<stg><name>conv</name>


<trans_list>

<trans id="393" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %ctrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl

]]></Node>
<StgValue><ssdm name="ctrl_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %inputMapSizeY_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputMapSizeY

]]></Node>
<StgValue><ssdm name="inputMapSizeY_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %inputMapSizeX_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputMapSizeX

]]></Node>
<StgValue><ssdm name="inputMapSizeX_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %numKernels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numKernels

]]></Node>
<StgValue><ssdm name="numKernels_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters

]]></Node>
<StgValue><ssdm name="numFilters_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %idx_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %id_save_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_save_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %readLines_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="readLines_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %inputMapLineAddr_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %inputMapLineAddr_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_1_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %inputMapLineAddr_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_2_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %inputMapLineAddr_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_3_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %inputMapLineAddr_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_4_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
entry:40 %filter_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
entry:41 %filter_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
entry:42 %filter_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
entry:43 %filter_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
entry:44 %filter_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
entry:45 %filter_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
entry:46 %filter_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
entry:47 %filter_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
entry:48 %filter_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
entry:49 %filter_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
entry:50 %filter_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
entry:51 %filter_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
entry:52 %filter_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
entry:53 %filter_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
entry:54 %filter_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
entry:55 %filter_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="64">
<![CDATA[
entry:56 %inputMap_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputMap_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64">
<![CDATA[
entry:57 %bias_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
entry:58 %bias_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="64">
<![CDATA[
entry:59 %bias_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
entry:60 %bias_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:61 %bias_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
entry:62 %bias_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
entry:63 %bias_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
entry:64 %bias_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
entry:65 %bias_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_8"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64">
<![CDATA[
entry:66 %bias_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_9"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
entry:67 %bias_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_10"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
entry:68 %bias_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
entry:69 %bias_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
entry:70 %bias_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_13"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="64">
<![CDATA[
entry:71 %bias_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_14"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="64">
<![CDATA[
entry:72 %bias_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V_15"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="32">
<![CDATA[
entry:73 %padding_V = trunc i32 %ctrl_read

]]></Node>
<StgValue><ssdm name="padding_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %stride_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %ctrl_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="stride_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:76 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %padding_V, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
entry:77 %zext_ln298_1 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln298_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %lhs_V = add i32 %zext_ln298_1, i32 %inputMapSizeX_read

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %kx_limit_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %ctrl_read, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="kx_limit_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %inputMapSizeY_1 = add i32 %zext_ln298_1, i32 %inputMapSizeY_read

]]></Node>
<StgValue><ssdm name="inputMapSizeY_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="32">
<![CDATA[
entry:112 %sext_ln186_2 = sext i32 %inputMapSizeY_1

]]></Node>
<StgValue><ssdm name="sext_ln186_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:113 %trunc_ln214_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %ctrl_read, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="3">
<![CDATA[
entry:114 %zext_ln186 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:116 %ret_V_517 = sub i33 %sext_ln186_2, i33 %zext_ln186

]]></Node>
<StgValue><ssdm name="ret_V_517"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="2">
<![CDATA[
entry:120 %zext_ln1513 = zext i2 %stride_V

]]></Node>
<StgValue><ssdm name="zext_ln1513"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="32">
<![CDATA[
entry:122 %sext_ln186_3 = sext i32 %lhs_V

]]></Node>
<StgValue><ssdm name="sext_ln186_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:123 %ret_V = sub i33 %sext_ln186_3, i33 %zext_ln186

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %biasScale_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %ctrl_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="biasScale_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %scale_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %ctrl_read, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="scale_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:147 %signedOp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_read, i32 12

]]></Node>
<StgValue><ssdm name="signedOp"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:171 %tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %inputMapSizeY_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:172 %icmp_ln350 = icmp_sgt  i30 %tmp_37, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:192 %tmp_39 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %numKernels_read, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:193 %icmp_ln369 = icmp_slt  i25 %tmp_39, i25 1

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:206 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:231 %tmp_41 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %numFilters_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:232 %icmp1447 = icmp_sgt  i31 %tmp_41, i31 0

]]></Node>
<StgValue><ssdm name="icmp1447"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:234 %tmp_42 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %numFilters_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:235 %icmp1450 = icmp_sgt  i30 %tmp_42, i30 0

]]></Node>
<StgValue><ssdm name="icmp1450"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %tmp_43 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %numFilters_read, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:240 %icmp1453 = icmp_sgt  i29 %tmp_43, i29 0

]]></Node>
<StgValue><ssdm name="icmp1453"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:248 %tmp_44 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %numFilters_read, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:249 %icmp1456 = icmp_sgt  i28 %tmp_44, i28 0

]]></Node>
<StgValue><ssdm name="icmp1456"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:165 %empty_66 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="168" st_id="26" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="172" st_id="28" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="173" st_id="28" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add_ln301 = add i32 %numKernels_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:80 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln301, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub_ln301 = sub i32 1, i32 %numKernels_read

]]></Node>
<StgValue><ssdm name="sub_ln301"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %trunc_ln301_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln301, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln301_1"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="27">
<![CDATA[
entry:83 %zext_ln301 = zext i27 %trunc_ln301_1

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:84 %sub_ln301_1 = sub i28 0, i28 %zext_ln301

]]></Node>
<StgValue><ssdm name="sub_ln301_1"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln301_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln301, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln301_2"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="27">
<![CDATA[
entry:86 %zext_ln301_1 = zext i27 %trunc_ln301_2

]]></Node>
<StgValue><ssdm name="zext_ln301_1"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
entry:87 %select_ln301 = select i1 %tmp, i28 %sub_ln301_1, i28 %zext_ln301_1

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="28">
<![CDATA[
entry:88 %sext_ln301 = sext i28 %select_ln301

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln301, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="28">
<![CDATA[
entry:90 %zext_ln303 = zext i28 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:91 %sub_ln303 = sub i29 0, i29 %zext_ln303

]]></Node>
<StgValue><ssdm name="sub_ln303"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %trunc_ln303_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln301, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln303_1"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="28">
<![CDATA[
entry:93 %zext_ln303_1 = zext i28 %trunc_ln303_1

]]></Node>
<StgValue><ssdm name="zext_ln303_1"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:94 %select_ln303 = select i1 %tmp, i29 %sub_ln303, i29 %zext_ln303_1

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="29">
<![CDATA[
entry:95 %sext_ln303 = sext i29 %select_ln303

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:96 %streamsPerAct = add i30 %sext_ln303, i30 1

]]></Node>
<StgValue><ssdm name="streamsPerAct"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="30">
<![CDATA[
entry:97 %sext_ln303_1 = sext i30 %streamsPerAct

]]></Node>
<StgValue><ssdm name="sext_ln303_1"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %streamsPerInputLine = mul i32 %sext_ln303_1, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="streamsPerInputLine"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:101 %call_ln332 = call void @conv_Pipeline_VITIS_LOOP_330_1, i32 %streamsPerInputLine, i32 %inputMapLineAddr_4_loc, i32 %inputMapLineAddr_3_loc, i32 %inputMapLineAddr_2_loc, i32 %inputMapLineAddr_1_loc, i32 %inputMapLineAddr_loc

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:109 %streamsPerWeight = add i29 %sext_ln301, i29 1

]]></Node>
<StgValue><ssdm name="streamsPerWeight"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %add_ln319 = add i32 %numFilters_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:126 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln319, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %sub_ln319 = sub i32 1, i32 %numFilters_read

]]></Node>
<StgValue><ssdm name="sub_ln319"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:128 %trunc_ln319_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln319, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln319_2"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="28">
<![CDATA[
entry:129 %zext_ln319_1 = zext i28 %trunc_ln319_2

]]></Node>
<StgValue><ssdm name="zext_ln319_1"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:130 %sub_ln319_1 = sub i29 0, i29 %zext_ln319_1

]]></Node>
<StgValue><ssdm name="sub_ln319_1"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:131 %trunc_ln319_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln319, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln319_3"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="28">
<![CDATA[
entry:132 %zext_ln319_2 = zext i28 %trunc_ln319_3

]]></Node>
<StgValue><ssdm name="zext_ln319_2"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:133 %select_ln319 = select i1 %tmp_36, i29 %sub_ln319_1, i29 %zext_ln319_2

]]></Node>
<StgValue><ssdm name="select_ln319"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="29">
<![CDATA[
entry:134 %sext_ln186_4 = sext i29 %select_ln319

]]></Node>
<StgValue><ssdm name="sext_ln186_4"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="29">
<![CDATA[
entry:142 %trunc_ln319 = trunc i29 %select_ln319

]]></Node>
<StgValue><ssdm name="trunc_ln319"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:143 %totalBiasStreams = add i30 %sext_ln186_4, i30 1

]]></Node>
<StgValue><ssdm name="totalBiasStreams"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="29">
<![CDATA[
entry:154 %trunc_ln214 = trunc i29 %select_ln319

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:157 %sub_ln239 = sub i30 1073741822, i30 %sext_ln186_4

]]></Node>
<StgValue><ssdm name="sub_ln239"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:158 %empty = icmp_ugt  i30 %sub_ln239, i30 1073741815

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:159 %sub_ln239_1 = sub i30 0, i30 %sub_ln239

]]></Node>
<StgValue><ssdm name="sub_ln239_1"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:160 %select_ln239 = select i1 %empty, i30 %sub_ln239_1, i30 9

]]></Node>
<StgValue><ssdm name="select_ln239"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="30">
<![CDATA[
entry:161 %sext_ln239 = sext i30 %select_ln239

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="32">
<![CDATA[
entry:162 %zext_ln239 = zext i32 %sext_ln239

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:163 %add_ln239 = add i33 %zext_ln239, i33 8589934591

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="33" op_2_bw="4">
<![CDATA[
entry:164 %tmp_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i33.i4, i33 %add_ln239, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="37" op_2_bw="30" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="128" op_20_bw="16" op_21_bw="16" op_22_bw="1" op_23_bw="0">
<![CDATA[
entry:166 %call_ln276 = call void @conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, i37 %tmp_4, i30 %totalBiasStreams, i8 %bias_V_15, i8 %bias_V_14, i8 %bias_V_13, i8 %bias_V_12, i8 %bias_V_11, i8 %bias_V_10, i8 %bias_V_9, i8 %bias_V_8, i8 %bias_V_7, i8 %bias_V_6, i8 %bias_V_5, i8 %bias_V_4, i8 %bias_V_3, i8 %bias_V_2, i8 %bias_V_1, i8 %bias_V, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="220" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:101 %call_ln332 = call void @conv_Pipeline_VITIS_LOOP_330_1, i32 %streamsPerInputLine, i32 %inputMapLineAddr_4_loc, i32 %inputMapLineAddr_3_loc, i32 %inputMapLineAddr_2_loc, i32 %inputMapLineAddr_1_loc, i32 %inputMapLineAddr_loc

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="37" op_2_bw="30" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="128" op_20_bw="16" op_21_bw="16" op_22_bw="1" op_23_bw="0">
<![CDATA[
entry:166 %call_ln276 = call void @conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, i37 %tmp_4, i30 %totalBiasStreams, i8 %bias_V_15, i8 %bias_V_14, i8 %bias_V_13, i8 %bias_V_12, i8 %bias_V_11, i8 %bias_V_10, i8 %bias_V_9, i8 %bias_V_8, i8 %bias_V_7, i8 %bias_V_6, i8 %bias_V_5, i8 %bias_V_4, i8 %bias_V_3, i8 %bias_V_2, i8 %bias_V_1, i8 %bias_V, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="224" st_id="31" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:167 %empty_67 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="29">
<![CDATA[
entry:110 %sext_ln186 = sext i29 %streamsPerWeight

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="29">
<![CDATA[
entry:111 %sext_ln186_1 = sext i29 %streamsPerWeight

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="3">
<![CDATA[
entry:118 %zext_ln319 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:141 %icmp_ln310 = icmp_ult  i30 %sext_ln186_1, i30 %streamsPerAct

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:148 %mul_ln302 = mul i6 %zext_ln319, i6 %zext_ln319

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
entry:149 %zext_ln302 = zext i6 %mul_ln302

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150 %streamsPerFilter = mul i32 %zext_ln302, i32 %sext_ln186

]]></Node>
<StgValue><ssdm name="streamsPerFilter"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:152 %weightsOffset = select i1 %icmp_ln310, i30 %streamsPerAct, i30 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="weightsOffset"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %totalWeightStreams = mul i32 %streamsPerFilter, i32 %numFilters_read

]]></Node>
<StgValue><ssdm name="totalWeightStreams"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:168 %empty_68 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="239" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="128" op_21_bw="16" op_22_bw="16" op_23_bw="1" op_24_bw="0" op_25_bw="0">
<![CDATA[
entry:169 %call_ln310 = call void @conv_Pipeline_ReadWeightStreamsLOOP, i30 %weightsOffset, i32 %totalWeightStreams, i32 %streamsPerFilter, i64 %filter_V, i64 %filter_V_15, i64 %filter_V_14, i64 %filter_V_13, i64 %filter_V_12, i64 %filter_V_11, i64 %filter_V_10, i64 %filter_V_9, i64 %filter_V_8, i64 %filter_V_7, i64 %filter_V_6, i64 %filter_V_5, i64 %filter_V_4, i64 %filter_V_3, i64 %filter_V_2, i64 %filter_V_1, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln310"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="240" st_id="33" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="128" op_21_bw="16" op_22_bw="16" op_23_bw="1" op_24_bw="0" op_25_bw="0">
<![CDATA[
entry:169 %call_ln310 = call void @conv_Pipeline_ReadWeightStreamsLOOP, i30 %weightsOffset, i32 %totalWeightStreams, i32 %streamsPerFilter, i64 %filter_V, i64 %filter_V_15, i64 %filter_V_14, i64 %filter_V_13, i64 %filter_V_12, i64 %filter_V_11, i64 %filter_V_10, i64 %filter_V_9, i64 %filter_V_8, i64 %filter_V_7, i64 %filter_V_6, i64 %filter_V_5, i64 %filter_V_4, i64 %filter_V_3, i64 %filter_V_2, i64 %filter_V_1, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln310"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="243" st_id="34" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:170 %empty_69 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
entry:75 %zext_ln298 = zext i3 %padding_V

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:102 %inputMapLineAddr_4_loc_load = load i32 %inputMapLineAddr_4_loc

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_4_loc_load"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:103 %inputMapLineAddr_3_loc_load = load i32 %inputMapLineAddr_3_loc

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_3_loc_load"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:104 %inputMapLineAddr_2_loc_load = load i32 %inputMapLineAddr_2_loc

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_2_loc_load"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:105 %inputMapLineAddr_1_loc_load = load i32 %inputMapLineAddr_1_loc

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_1_loc_load"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:106 %inputMapLineAddr_loc_load = load i32 %inputMapLineAddr_loc

]]></Node>
<StgValue><ssdm name="inputMapLineAddr_loc_load"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
entry:117 %zext_ln1494 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %paddingIters = mul i32 %sext_ln303_1, i32 %zext_ln298

]]></Node>
<StgValue><ssdm name="paddingIters"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:173 %select_ln350 = select i1 %icmp_ln350, i32 %zext_ln1494, i32 %inputMapSizeY_1

]]></Node>
<StgValue><ssdm name="select_ln350"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %readLimit = mul i32 %streamsPerInputLine, i32 %select_ln350

]]></Node>
<StgValue><ssdm name="readLimit"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:175 %xPadUpperLimit = sub i32 %streamsPerInputLine, i32 %paddingIters

]]></Node>
<StgValue><ssdm name="xPadUpperLimit"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176 %yPadUpperLimit = sub i32 %inputMapSizeY_1, i32 %zext_ln298

]]></Node>
<StgValue><ssdm name="yPadUpperLimit"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:177 %empty_70 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="128" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="128" op_14_bw="16" op_15_bw="16" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:178 %call_ln349 = call void @conv_Pipeline_ReadActivationsLOOP, i32 %inputMapLineAddr_loc_load, i32 %readLimit, i32 %streamsPerInputLine, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i128 %inputMap_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %readLines_loc, i32 %id_save_loc, i32 %idx_loc

]]></Node>
<StgValue><ssdm name="call_ln349"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:208 %empty_72 = icmp_sgt  i32 %numKernels_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %add_ln376 = add i32 %numKernels_read, i32 15

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:210 %tmp_8 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln376, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
entry:211 %select_ln376 = select i1 %empty_72, i28 %tmp_8, i28 0

]]></Node>
<StgValue><ssdm name="select_ln376"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="31" op_0_bw="3">
<![CDATA[
entry:212 %zext_ln329 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="28">
<![CDATA[
entry:213 %zext_ln329_1 = zext i28 %select_ln376

]]></Node>
<StgValue><ssdm name="zext_ln329_1"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:214 %mul_ln329 = mul i31 %zext_ln329, i31 %zext_ln329_1

]]></Node>
<StgValue><ssdm name="mul_ln329"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="269" st_id="36" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="271" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:155 %filtersPerPE_V = add i10 %trunc_ln319, i10 1

]]></Node>
<StgValue><ssdm name="filtersPerPE_V"/></StgValue>
</operation>

<operation id="272" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:156 %add_ln228 = add i4 %trunc_ln214, i4 1

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="128" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="128" op_14_bw="16" op_15_bw="16" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:178 %call_ln349 = call void @conv_Pipeline_ReadActivationsLOOP, i32 %inputMapLineAddr_loc_load, i32 %readLimit, i32 %streamsPerInputLine, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i128 %inputMap_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %readLines_loc, i32 %id_save_loc, i32 %idx_loc

]]></Node>
<StgValue><ssdm name="call_ln349"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:187 %tmp_38 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %filtersPerPE_V, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:188 %icmp_ln1027_8 = icmp_eq  i7 %tmp_38, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_8"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:189 %f_limit_V_1 = select i1 %icmp_ln1027_8, i4 %add_ln228, i4 8

]]></Node>
<StgValue><ssdm name="f_limit_V_1"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="34" op_0_bw="3">
<![CDATA[
entry:215 %zext_ln329_2 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln329_2"/></StgValue>
</operation>

<operation id="278" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="34" op_0_bw="31">
<![CDATA[
entry:216 %zext_ln329_3 = zext i31 %mul_ln329

]]></Node>
<StgValue><ssdm name="zext_ln329_3"/></StgValue>
</operation>

<operation id="279" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:217 %mul_ln329_1 = mul i34 %zext_ln329_2, i34 %zext_ln329_3

]]></Node>
<StgValue><ssdm name="mul_ln329_1"/></StgValue>
</operation>

<operation id="280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="44" op_0_bw="10">
<![CDATA[
entry:218 %zext_ln329_4 = zext i10 %filtersPerPE_V

]]></Node>
<StgValue><ssdm name="zext_ln329_4"/></StgValue>
</operation>

<operation id="281" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="44" op_0_bw="34">
<![CDATA[
entry:219 %zext_ln329_5 = zext i34 %mul_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln329_5"/></StgValue>
</operation>

<operation id="282" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:220 %mul_ln329_2 = mul i44 %zext_ln329_4, i44 %zext_ln329_5

]]></Node>
<StgValue><ssdm name="mul_ln329_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="283" st_id="37" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_518"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:124 %ret_V_516 = sdiv i33 %ret_V, i33 %zext_ln1513

]]></Node>
<StgValue><ssdm name="ret_V_516"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10">
<![CDATA[
entry:125 %trunc_ln186 = trunc i10 %ret_V_518

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10">
<![CDATA[
entry:135 %trunc_ln186_1 = trunc i10 %ret_V_516

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="10">
<![CDATA[
entry:136 %trunc_ln186_2 = trunc i10 %ret_V_518

]]></Node>
<StgValue><ssdm name="trunc_ln186_2"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:137 %outMapSizeY_V = add i10 %trunc_ln186, i10 1

]]></Node>
<StgValue><ssdm name="outMapSizeY_V"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="10">
<![CDATA[
entry:144 %trunc_ln186_3 = trunc i10 %ret_V_516

]]></Node>
<StgValue><ssdm name="trunc_ln186_3"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:145 %outMapSizeX_V = add i10 %trunc_ln186_1, i10 1

]]></Node>
<StgValue><ssdm name="outMapSizeX_V"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:182 %empty_71 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="34" op_0_bw="2">
<![CDATA[
entry:196 %rhs_V = zext i2 %stride_V

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="34" op_0_bw="32">
<![CDATA[
entry:197 %conv3_i_i_i246 = zext i32 %streamsPerInputLine

]]></Node>
<StgValue><ssdm name="conv3_i_i_i246"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:198 %mul_i_i258 = mul i34 %conv3_i_i_i246, i34 %rhs_V

]]></Node>
<StgValue><ssdm name="mul_i_i258"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="54" op_0_bw="10">
<![CDATA[
entry:221 %zext_ln329_6 = zext i10 %outMapSizeX_V

]]></Node>
<StgValue><ssdm name="zext_ln329_6"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="54" op_0_bw="44">
<![CDATA[
entry:222 %zext_ln329_7 = zext i44 %mul_ln329_2

]]></Node>
<StgValue><ssdm name="zext_ln329_7"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:223 %mul_ln329_3 = mul i54 %zext_ln329_6, i54 %zext_ln329_7

]]></Node>
<StgValue><ssdm name="mul_ln329_3"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
entry:224 %zext_ln329_8 = zext i10 %outMapSizeY_V

]]></Node>
<StgValue><ssdm name="zext_ln329_8"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="54">
<![CDATA[
entry:225 %zext_ln329_9 = zext i54 %mul_ln329_3

]]></Node>
<StgValue><ssdm name="zext_ln329_9"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:226 %mul_ln329_4 = mul i64 %zext_ln329_8, i64 %zext_ln329_9

]]></Node>
<StgValue><ssdm name="mul_ln329_4"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:269 %icmp_ln1027_4 = icmp_eq  i31 %mul_ln329, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_4"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:270 %icmp_ln1027_5 = icmp_eq  i34 %mul_ln329_1, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_5"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:271 %icmp_ln1027_6 = icmp_eq  i44 %mul_ln329_2, i44 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="3">
<![CDATA[
entry:115 %zext_ln1496 = zext i3 %kx_limit_V

]]></Node>
<StgValue><ssdm name="zext_ln1496"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:138 %add_ln278 = add i6 %trunc_ln186_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:146 %add_ln214 = add i6 %trunc_ln186_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:179 %readLines_loc_load = load i32 %readLines_loc

]]></Node>
<StgValue><ssdm name="readLines_loc_load"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:180 %id_save_loc_load = load i32 %id_save_loc

]]></Node>
<StgValue><ssdm name="id_save_loc_load"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:181 %idx_loc_load = load i32 %idx_loc

]]></Node>
<StgValue><ssdm name="idx_loc_load"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:183 %icmp_ln1027 = icmp_ult  i10 %outMapSizeY_V, i10 34

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:184 %y_limit_V_1 = select i1 %icmp_ln1027, i6 %add_ln278, i6 34

]]></Node>
<StgValue><ssdm name="y_limit_V_1"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:185 %icmp_ln1027_1 = icmp_ult  i10 %outMapSizeX_V, i10 34

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:186 %x_limit_V_1 = select i1 %icmp_ln1027_1, i6 %add_ln214, i6 34

]]></Node>
<StgValue><ssdm name="x_limit_V_1"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:190 %icmp_ln1027_3 = icmp_ult  i3 %kx_limit_V, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln1027_3"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:191 %ky_limit_V = select i1 %icmp_ln1027_3, i2 %trunc_ln214_1, i2 3

]]></Node>
<StgValue><ssdm name="ky_limit_V"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:194 %kn_limit = select i1 %icmp_ln369, i32 %numKernels_read, i32 128

]]></Node>
<StgValue><ssdm name="kn_limit"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %read_OK = icmp_ult  i32 %readLines_loc_load, i32 %inputMapSizeY_1

]]></Node>
<StgValue><ssdm name="read_OK"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:199 %sub_i_i195 = add i4 %zext_ln1496, i4 15

]]></Node>
<StgValue><ssdm name="sub_i_i195"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="10">
<![CDATA[
entry:200 %filtersPerPE_V_cast858 = zext i10 %filtersPerPE_V

]]></Node>
<StgValue><ssdm name="filtersPerPE_V_cast858"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:201 %sub_i_i72 = add i11 %filtersPerPE_V_cast858, i11 2047

]]></Node>
<StgValue><ssdm name="sub_i_i72"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="10">
<![CDATA[
entry:202 %outMapSizeX_V_cast859 = zext i10 %outMapSizeX_V

]]></Node>
<StgValue><ssdm name="outMapSizeX_V_cast859"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:203 %sub_i_i41 = add i11 %outMapSizeX_V_cast859, i11 2047

]]></Node>
<StgValue><ssdm name="sub_i_i41"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="10">
<![CDATA[
entry:204 %outMapSizeY_V_cast860 = zext i10 %outMapSizeY_V

]]></Node>
<StgValue><ssdm name="outMapSizeY_V_cast860"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:205 %sub_i_i = add i11 %outMapSizeY_V_cast860, i11 2047

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:207 %rev = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:227 %cmp_i_i523_mid1954 = icmp_ne  i6 %x_limit_V_1, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i523_mid1954"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:228 %notrhs_mid1960 = icmp_slt  i11 %sub_i_i41, i11 1

]]></Node>
<StgValue><ssdm name="notrhs_mid1960"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:229 %cmp_i_i530_mid1972 = icmp_ne  i4 %f_limit_V_1, i4 0

]]></Node>
<StgValue><ssdm name="cmp_i_i530_mid1972"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:230 %cmp243_mid1986 = icmp_sgt  i32 %numFilters_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp243_mid1986"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %cmp243_2_mid11006 = icmp_sgt  i32 %numFilters_read, i32 2

]]></Node>
<StgValue><ssdm name="cmp243_2_mid11006"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:236 %cmp243_4_mid11030 = icmp_sgt  i32 %numFilters_read, i32 4

]]></Node>
<StgValue><ssdm name="cmp243_4_mid11030"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %cmp243_5_mid11042 = icmp_sgt  i32 %numFilters_read, i32 5

]]></Node>
<StgValue><ssdm name="cmp243_5_mid11042"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:238 %cmp243_6_mid11054 = icmp_sgt  i32 %numFilters_read, i32 6

]]></Node>
<StgValue><ssdm name="cmp243_6_mid11054"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:241 %cmp243_8_mid11078 = icmp_sgt  i32 %numFilters_read, i32 8

]]></Node>
<StgValue><ssdm name="cmp243_8_mid11078"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:242 %cmp243_9_mid11090 = icmp_sgt  i32 %numFilters_read, i32 9

]]></Node>
<StgValue><ssdm name="cmp243_9_mid11090"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:243 %cmp243_10_mid11102 = icmp_sgt  i32 %numFilters_read, i32 10

]]></Node>
<StgValue><ssdm name="cmp243_10_mid11102"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:244 %cmp243_11_mid11114 = icmp_sgt  i32 %numFilters_read, i32 11

]]></Node>
<StgValue><ssdm name="cmp243_11_mid11114"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:245 %cmp243_12_mid11126 = icmp_sgt  i32 %numFilters_read, i32 12

]]></Node>
<StgValue><ssdm name="cmp243_12_mid11126"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:246 %cmp243_13_mid11138 = icmp_sgt  i32 %numFilters_read, i32 13

]]></Node>
<StgValue><ssdm name="cmp243_13_mid11138"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %cmp243_14_mid11150 = icmp_sgt  i32 %numFilters_read, i32 14

]]></Node>
<StgValue><ssdm name="cmp243_14_mid11150"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:250 %notlhs_mid11170 = icmp_slt  i11 %sub_i_i72, i11 1

]]></Node>
<StgValue><ssdm name="notlhs_mid11170"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:251 %and_ln279_16 = and i1 %cmp243_mid1986, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_16"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:252 %and_ln279_17 = and i1 %icmp1447, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_17"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:253 %and_ln279_18 = and i1 %cmp243_2_mid11006, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_18"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:254 %and_ln279_19 = and i1 %icmp1450, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_19"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:255 %and_ln279_20 = and i1 %cmp243_4_mid11030, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_20"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:256 %and_ln279_21 = and i1 %cmp243_5_mid11042, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_21"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:257 %and_ln279_22 = and i1 %cmp243_6_mid11054, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_22"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:258 %and_ln279_23 = and i1 %icmp1453, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_23"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:259 %and_ln279_24 = and i1 %cmp243_8_mid11078, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_24"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:260 %and_ln279_25 = and i1 %cmp243_9_mid11090, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_25"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:261 %and_ln279_26 = and i1 %cmp243_10_mid11102, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_26"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %and_ln279_27 = and i1 %cmp243_11_mid11114, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_27"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:263 %and_ln279_28 = and i1 %cmp243_12_mid11126, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_28"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:264 %and_ln279_29 = and i1 %cmp243_13_mid11138, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_29"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:265 %and_ln279_30 = and i1 %cmp243_14_mid11150, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_30"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %and_ln279_31 = and i1 %icmp1456, i1 %signedOp

]]></Node>
<StgValue><ssdm name="and_ln279_31"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:267 %cmp_i_i537_mid11214 = icmp_ne  i2 %ky_limit_V, i2 0

]]></Node>
<StgValue><ssdm name="cmp_i_i537_mid11214"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:268 %cmp_i_i172_mid11224 = icmp_eq  i4 %sub_i_i195, i4 0

]]></Node>
<StgValue><ssdm name="cmp_i_i172_mid11224"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:272 %empty_73 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="2" op_7_bw="11" op_8_bw="6" op_9_bw="11" op_10_bw="4" op_11_bw="3" op_12_bw="32" op_13_bw="11" op_14_bw="1" op_15_bw="2" op_16_bw="4" op_17_bw="3" op_18_bw="30" op_19_bw="64" op_20_bw="54" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="32" op_60_bw="1" op_61_bw="31" op_62_bw="1" op_63_bw="34" op_64_bw="1" op_65_bw="44" op_66_bw="1" op_67_bw="32" op_68_bw="8" op_69_bw="4" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="128" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="2" op_109_bw="32" op_110_bw="34" op_111_bw="3" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="128" op_116_bw="16" op_117_bw="16" op_118_bw="1" op_119_bw="1" op_120_bw="3" op_121_bw="128" op_122_bw="16" op_123_bw="16" op_124_bw="1" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0">
<![CDATA[
entry:273 %call_ln372 = call void @conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP, i1 %read_OK, i32 %readLines_loc_load, i32 %id_save_loc_load, i32 %idx_loc_load, i6 %y_limit_V_1, i2 %stride_V, i11 %sub_i_i, i6 %x_limit_V_1, i11 %sub_i_i41, i4 %f_limit_V_1, i3 %kx_limit_V, i32 %numFilters_read, i11 %sub_i_i72, i1 %signedOp, i2 %ky_limit_V, i4 %sub_i_i195, i3 %kx_limit_V, i30 %weightsOffset, i64 %mul_ln329_4, i54 %mul_ln329_3, i1 %cmp_i_i523_mid1954, i1 %notrhs_mid1960, i1 %cmp_i_i530_mid1972, i1 %cmp243_mid1986, i1 %icmp1447, i1 %cmp243_2_mid11006, i1 %icmp1450, i1 %cmp243_4_mid11030, i1 %cmp243_5_mid11042, i1 %cmp243_6_mid11054, i1 %icmp1453, i1 %cmp243_8_mid11078, i1 %cmp243_9_mid11090, i1 %cmp243_10_mid11102, i1 %cmp243_11_mid11114, i1 %cmp243_12_mid11126, i1 %cmp243_13_mid11138, i1 %cmp243_14_mid11150, i1 %icmp1456, i1 %notlhs_mid11170, i1 %and_ln279_16, i1 %and_ln279_17, i1 %and_ln279_18, i1 %and_ln279_19, i1 %and_ln279_20, i1 %and_ln279_21, i1 %and_ln279_22, i1 %and_ln279_23, i1 %and_ln279_24, i1 %and_ln279_25, i1 %and_ln279_26, i1 %and_ln279_27, i1 %and_ln279_28, i1 %and_ln279_29, i1 %and_ln279_30, i1 %and_ln279_31, i1 %cmp_i_i537_mid11214, i1 %cmp_i_i172_mid11224, i32 %numKernels_read, i1 %empty_72, i31 %mul_ln329, i1 %icmp_ln1027_4, i34 %mul_ln329_1, i1 %icmp_ln1027_5, i44 %mul_ln329_2, i1 %icmp_ln1027_6, i32 %kn_limit, i8 %bias_V, i4 %biasScale_V, i8 %bias_V_1, i8 %bias_V_2, i8 %bias_V_3, i8 %bias_V_4, i8 %bias_V_5, i8 %bias_V_6, i8 %bias_V_7, i8 %bias_V_8, i8 %bias_V_9, i8 %bias_V_10, i8 %bias_V_11, i8 %bias_V_12, i8 %bias_V_13, i8 %bias_V_14, i8 %bias_V_15, i128 %inputMap_V, i64 %filter_V, i64 %filter_V_1, i64 %filter_V_2, i64 %filter_V_3, i64 %filter_V_4, i64 %filter_V_5, i64 %filter_V_6, i64 %filter_V_7, i64 %filter_V_8, i64 %filter_V_9, i64 %filter_V_10, i64 %filter_V_11, i64 %filter_V_12, i64 %filter_V_13, i64 %filter_V_14, i64 %filter_V_15, i32 %inputMapSizeY_1, i32 %inputMapLineAddr_loc_load, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i2 %stride_V, i32 %streamsPerInputLine, i34 %mul_i_i258, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i1 %rev, i3 %scale_V, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln372"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="362" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="2" op_7_bw="11" op_8_bw="6" op_9_bw="11" op_10_bw="4" op_11_bw="3" op_12_bw="32" op_13_bw="11" op_14_bw="1" op_15_bw="2" op_16_bw="4" op_17_bw="3" op_18_bw="30" op_19_bw="64" op_20_bw="54" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="32" op_60_bw="1" op_61_bw="31" op_62_bw="1" op_63_bw="34" op_64_bw="1" op_65_bw="44" op_66_bw="1" op_67_bw="32" op_68_bw="8" op_69_bw="4" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="128" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="2" op_109_bw="32" op_110_bw="34" op_111_bw="3" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="128" op_116_bw="16" op_117_bw="16" op_118_bw="1" op_119_bw="1" op_120_bw="3" op_121_bw="128" op_122_bw="16" op_123_bw="16" op_124_bw="1" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0">
<![CDATA[
entry:273 %call_ln372 = call void @conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP, i1 %read_OK, i32 %readLines_loc_load, i32 %id_save_loc_load, i32 %idx_loc_load, i6 %y_limit_V_1, i2 %stride_V, i11 %sub_i_i, i6 %x_limit_V_1, i11 %sub_i_i41, i4 %f_limit_V_1, i3 %kx_limit_V, i32 %numFilters_read, i11 %sub_i_i72, i1 %signedOp, i2 %ky_limit_V, i4 %sub_i_i195, i3 %kx_limit_V, i30 %weightsOffset, i64 %mul_ln329_4, i54 %mul_ln329_3, i1 %cmp_i_i523_mid1954, i1 %notrhs_mid1960, i1 %cmp_i_i530_mid1972, i1 %cmp243_mid1986, i1 %icmp1447, i1 %cmp243_2_mid11006, i1 %icmp1450, i1 %cmp243_4_mid11030, i1 %cmp243_5_mid11042, i1 %cmp243_6_mid11054, i1 %icmp1453, i1 %cmp243_8_mid11078, i1 %cmp243_9_mid11090, i1 %cmp243_10_mid11102, i1 %cmp243_11_mid11114, i1 %cmp243_12_mid11126, i1 %cmp243_13_mid11138, i1 %cmp243_14_mid11150, i1 %icmp1456, i1 %notlhs_mid11170, i1 %and_ln279_16, i1 %and_ln279_17, i1 %and_ln279_18, i1 %and_ln279_19, i1 %and_ln279_20, i1 %and_ln279_21, i1 %and_ln279_22, i1 %and_ln279_23, i1 %and_ln279_24, i1 %and_ln279_25, i1 %and_ln279_26, i1 %and_ln279_27, i1 %and_ln279_28, i1 %and_ln279_29, i1 %and_ln279_30, i1 %and_ln279_31, i1 %cmp_i_i537_mid11214, i1 %cmp_i_i172_mid11224, i32 %numKernels_read, i1 %empty_72, i31 %mul_ln329, i1 %icmp_ln1027_4, i34 %mul_ln329_1, i1 %icmp_ln1027_5, i44 %mul_ln329_2, i1 %icmp_ln1027_6, i32 %kn_limit, i8 %bias_V, i4 %biasScale_V, i8 %bias_V_1, i8 %bias_V_2, i8 %bias_V_3, i8 %bias_V_4, i8 %bias_V_5, i8 %bias_V_6, i8 %bias_V_7, i8 %bias_V_8, i8 %bias_V_9, i8 %bias_V_10, i8 %bias_V_11, i8 %bias_V_12, i8 %bias_V_13, i8 %bias_V_14, i8 %bias_V_15, i128 %inputMap_V, i64 %filter_V, i64 %filter_V_1, i64 %filter_V_2, i64 %filter_V_3, i64 %filter_V_4, i64 %filter_V_5, i64 %filter_V_6, i64 %filter_V_7, i64 %filter_V_8, i64 %filter_V_9, i64 %filter_V_10, i64 %filter_V_11, i64 %filter_V_12, i64 %filter_V_13, i64 %filter_V_14, i64 %filter_V_15, i32 %inputMapSizeY_1, i32 %inputMapLineAddr_loc_load, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i2 %stride_V, i32 %streamsPerInputLine, i34 %mul_i_i258, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i1 %rev, i3 %scale_V, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln372"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln255 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln255"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %strm_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="369" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %strm_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numKernels

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numKernels, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numKernels, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputMapSizeX

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="381" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeX, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="382" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeX, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputMapSizeY

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="384" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeY, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="385" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeY, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="387" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_2, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:98 %specaxissidechannel_ln330 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln330"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:99 %specaxissidechannel_ln330 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 0, i1 %strm_out_V_last_V, i1 0, i1 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln330"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0">
<![CDATA[
entry:274 %ret_ln549 = ret

]]></Node>
<StgValue><ssdm name="ret_ln549"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
