<dec f='llvm/llvm/include/llvm/CodeGen/ModuloSchedule.h' l='217' type='void llvm::ModuloScheduleExpander::updateInstruction(llvm::MachineInstr * NewMI, bool LastDef, unsigned int CurStageNum, unsigned int InstrStageNum, llvm::ModuloScheduleExpander::ValueMapTy * VRMap)'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='137' u='c' c='_ZN4llvm22ModuloScheduleExpander21generatePipelinedLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='148' u='c' c='_ZN4llvm22ModuloScheduleExpander21generatePipelinedLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='221' u='c' c='_ZN4llvm22ModuloScheduleExpander14generatePrologEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='298' u='c' c='_ZN4llvm22ModuloScheduleExpander14generateEpilogEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS_15Sm12866009'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='900' u='c' c='_ZN4llvm22ModuloScheduleExpander11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detai3788540'/>
<def f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1025' ll='1058' type='void llvm::ModuloScheduleExpander::updateInstruction(llvm::MachineInstr * NewMI, bool LastDef, unsigned int CurStageNum, unsigned int InstrStageNum, llvm::ModuloScheduleExpander::ValueMapTy * VRMap)'/>
<doc f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1023'>/// Update the machine instruction with new virtual registers.  This
/// function may change the defintions and/or uses.</doc>
