<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006017A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006017</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17855725</doc-number><date>20220630</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2021-110662</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>32</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3262</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3276</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">ELECTRO-OPTICAL DEVICE AND ELECTRONIC DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SEIKO EPSON CORPORATION</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KODAMA</last-name><first-name>Takumi</first-name><address><city>CHINO-SHI</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SEIKO EPSON CORPORATION</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">An electro-optical device includes one supply circuit corresponding to one light-emitting element and another supply circuit corresponding to another light-emitting element and provided in a first direction relative to the one supply circuit in plan view, in which each of the supply circuits includes a transistor configured to drive a corresponding light-emitting element. In addition, the electro-optical device includes a conductive layer electrically coupled to the two transistors and supplied with a potential that is a constant potential, and the conductive layer is provided along a second direction intersecting the first direction.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="196.77mm" wi="158.75mm" file="US20230006017A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="215.56mm" wi="162.39mm" file="US20230006017A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="179.58mm" wi="161.80mm" file="US20230006017A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="218.44mm" wi="156.29mm" file="US20230006017A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="215.98mm" wi="156.38mm" file="US20230006017A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="209.97mm" wi="135.55mm" orientation="landscape" file="US20230006017A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="204.47mm" wi="135.64mm" orientation="landscape" file="US20230006017A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="240.62mm" wi="130.89mm" orientation="landscape" file="US20230006017A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="227.41mm" wi="124.80mm" orientation="landscape" file="US20230006017A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="211.41mm" wi="148.59mm" file="US20230006017A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="216.41mm" wi="156.38mm" file="US20230006017A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="211.24mm" wi="134.87mm" orientation="landscape" file="US20230006017A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="218.61mm" wi="162.22mm" orientation="landscape" file="US20230006017A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="216.66mm" wi="162.64mm" orientation="landscape" file="US20230006017A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="227.16mm" wi="127.59mm" orientation="landscape" file="US20230006017A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="225.72mm" wi="141.14mm" file="US20230006017A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><p id="p-0002" num="0001">The present application is based on, and claims priority from JP Application Serial Number 2021-110662, filed on Jul. 2, 2021, the disclosure of which is hereby incorporated by reference herein in its entirety.</p><heading id="h-0001" level="1">BACKGROUND</heading><heading id="h-0002" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present disclosure relates to an electro-optical device and an electronic device.</p><heading id="h-0003" level="1">2. Related Art</heading><p id="p-0004" num="0003">As described in JP-A-2014-102319, there is a known display device that includes pixels arrayed in a matrix manner. The pixels each include a light emitting portion and a driving circuit configured to drive the light emitting portion. In this display device, an m-th pixel in the column direction and an (m+1)-th pixel are provided so as to be symmetric with respect to a boundary line extending in the row direction between the m-th pixel and the (m+1)-th pixel, and a shield wall is formed on the boundary line.</p><p id="p-0005" num="0004">However, in a case of the display device described in JP-A-2014-102319, a control line, a power-supply wiring and other line wiring lines electrically coupled to the driving circuit are provided for each column or each row. This leads to a problem in that it is not possible to provide a display device having higher definition.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0006" num="0005">An electro-optical device includes a first light-emitting element, a second light-emitting element, a first drive transistor corresponding to the first light-emitting element, a second drive transistor corresponding to the second light-emitting element and provided in a first direction relative to the first drive transistor in plan view, and a first conductive layer electrically coupled to the first drive transistor and the second drive transistor and supplied with a constant potential, the first conductive layer being provided along a second direction intersecting the first direction.</p><p id="p-0007" num="0006">An electronic device includes the electro-optical device described above.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating the configuration of an electro-optical device according to a first embodiment.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an equivalent circuit diagram illustrating an electrical configuration of a pixel circuit in the electro-optical device.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view illustrating the layout of a gate electrode and an impurity region at a supply circuit.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view illustrating the layout of a first wiring layer at the supply circuit.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view taken along the line A-A illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view taken along the line B-B illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view taken along the line C-C illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view taken along the line D-D illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a plan view illustrating the layout of a gate electrode and an impurity region of a supply circuit according to a second embodiment.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a plan view illustrating the layout of a first wiring layer of the supply circuit according to the second embodiment.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view taken along the line A-A illustrated in <figref idref="DRAWINGS">FIG. <b>10</b></figref>.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a plan view illustrating the layout of a gate electrode and an impurity region of a supply circuit according to a third embodiment.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan view illustrating the layout of a first wiring layer of the supply circuit according to the third embodiment.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross-sectional view taken along the line A-A illustrated in <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a plan view schematically illustrating a portion of a virtual image display device serving as one example of an electronic device.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a perspective view illustrating a personal computer serving as one example of an electronic device.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DESCRIPTION OF EXEMPLARY EMBODIMENTS</heading><p id="p-0024" num="0023">Below, embodiments according to the present disclosure will be described with reference to the drawings. The embodiments described below will be described as one example of the present disclosure. The present disclosure is not limited to the following embodiments.</p><p id="p-0025" num="0024">It should be noted that, in each of the drawings below, the scale of each layer or member is set so as to differ from the actual scale thereof in order to make each layer or member have a recognizable size. In the following description, for example, when the statement &#x201c;on the substrate&#x201d; is used for a substrate, this represents any one of a case where something is disposed on the substrate in a contacted manner, a case where something is disposed at the substrate with another structure being interposed therebetween, and a case where a portion of something is disposed on the substrate in a contacted manner and a portion of it is disposed with another structure being interposed therebetween.</p><heading id="h-0007" level="1">1A. First Embodiment</heading><p id="p-0026" num="0025">An organic EL (electroluminescence) device will be given as an electro-optical device according to a first embodiment by way of example. This organic EL device is used favorably, for example, in a head mounted display (HMD) or the like serving as an electronic device that will be described later. The outline of an electro-optical device <b>1</b> according to the present embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>.</p><p id="p-0027" num="0026">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the electro-optical device <b>1</b> according to the present embodiment includes a display panel <b>10</b> including a plurality of pixel circuits <b>100</b> that will be described later, and a control circuit <b>20</b> configured to control operation of the display panel <b>10</b>.</p><p id="p-0028" num="0027">The control circuit <b>20</b> is supplied, from an upper-layer device that is not illustrated, with a digital image data Video in synchronization with a synchronization signal. Here, the image data Video is digital data used to define a gray scale level that each of the pixel circuits <b>100</b> of the display panel <b>10</b> is supposed to display. In addition, the synchronization signal is a signal including a vertical synchronization signal, a horizontal synchronization signal, a dot clock signal, and the like.</p><p id="p-0029" num="0028">The control circuit <b>20</b> is configured to generate a control signal Ctr used to control operation of the display pane <b>10</b>, and supplies the generated control signal Ctr to the display panel <b>10</b>. In addition, the control circuit <b>20</b> generates an analog image signal Vid on the basis of the image data Video, and supplies the generated image signal Vid to the display panel <b>10</b>. Here, the image signal Vid is a signal used to define the luminance of a light-emitting element included in each of the pixel circuits <b>100</b> such that each of the pixel circuits <b>100</b> displays a gray-scale designated in the image data Video.</p><p id="p-0030" num="0029">The display panel <b>10</b> includes: M pieces of scanning lines <b>12</b> extending along the X-axis; 3N pieces of data lines <b>14</b> extending along the Y-axis intersecting the X-axis; a display unit <b>13</b> including &#x201c;M&#xd7;3N&#x201d; pieces of pixel circuits <b>100</b> arrayed so as to correspond to intersections of the M pieces of scanning lines <b>12</b> and the 3N pieces of data lines <b>14</b>; and a driving circuit <b>11</b> configured to drive the display unit <b>13</b>. Here, the &#x201c;M&#x201d; and the &#x201c;N&#x201d; are natural numbers equal to or more than 1 and are each independent of each other.</p><p id="p-0031" num="0030">In the following description, in order to distinguish the plurality of pixel circuits <b>100</b>, the plurality of scanning lines <b>12</b>, and the plurality of data lines <b>14</b> from each other, the rows are referred to as the first row, the second row, . . . , and the M-th row in order toward the &#x2212;Y direction, and the columns are referred to as the first column, the second column, . . . , and the 3N-th column in order toward the +X direction.</p><p id="p-0032" num="0031">The plurality of pixel circuit <b>100</b> provided in the display unit <b>13</b> includes a pixel circuit <b>100</b> that can display red color (R), a pixel circuit <b>100</b> that can display green color (G), and a pixel circuit <b>100</b> that can display blue color (B). In addition, in the electro-optical device <b>1</b>, it is assumed that a pixel circuit <b>100</b> that can display the R is disposed at the (3n&#x2212;2)-th column from the first column to the 3N-th column, a pixel circuit <b>100</b> that can display the G is disposed at the (3n&#x2212;1)-th column, and a pixel circuit <b>100</b> that can display the B is disposed at the 3n-th column, where &#x201c;n&#x201d; is a natural number that satisfies 1&#x2264;n&#x2264;N, in the electro-optical device <b>1</b>, by way of example. The driving circuit <b>11</b> includes a scanning line drive circuit <b>111</b> and a data line driving circuit <b>112</b>.</p><p id="p-0033" num="0032">The scanning line drive circuit <b>111</b> sequentially selects scanning lines <b>12</b> from the first to the M-th rows. Specifically, in a period of one frame, the scanning line drive circuit <b>111</b> sequentially sets a predetermined selection potential for each horizontal scanning period as scanning signals /Gwr(<b>1</b>) to /Gwr(M) outputted to individual scanning lines <b>12</b> from the first to the M-th rows, thereby sequentially selecting the scanning lines <b>12</b> for each horizontal scanning period one row by one row. In other words, in the m-th horizontal scanning period in a period of one frame, the scanning line drive circuit <b>111</b> sets a predetermined selection potential as the scanning signal /Gwr(m) outputted to the scanning line <b>12</b> at the m-th row, thereby selecting the scanning line <b>12</b> at the m-th row. Note that the period of one frame is a period in which the electro-optical device <b>1</b> displays one image.</p><p id="p-0034" num="0033">For each horizontal scanning period, the data line driving circuit <b>112</b> outputs, to 3N pieces of data lines <b>14</b>, analog data signals Vd(<b>1</b>) to Vd(<b>3</b>N) used to define the gray-scale that each of the pixel circuits <b>100</b> is supposed to display, on the basis of the image signal Vid and the control signal Ctr each supplied from the control circuit <b>20</b>. In other words, for each horizontal scanning period, the data line driving circuit <b>112</b> outputs a data signal Vd(k) to the data line <b>14</b> at the k-th column.</p><p id="p-0035" num="0034">Note that, in the present embodiment, the image signal Vid outputted by the control circuit <b>20</b> is an analog signal. However, the image signal Vid outputted by the control circuit <b>20</b> may be a digital signal. In this case, the data line driving circuit <b>112</b> performs D-A conversion to the image signal Vid to generate analog data signals Vd(<b>1</b>) to Vd(<b>3</b>N).</p><p id="p-0036" num="0035">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the pixel circuit <b>100</b> includes a light-emitting element <b>3</b>, and a supply circuit <b>40</b> configured to supply a current to the light-emitting element <b>3</b>. The light-emitting element <b>3</b> includes a pixel electrode <b>31</b>, a light emission function layer <b>32</b>, and a counter electrode <b>33</b>. The pixel electrode <b>31</b> functions an anode that supplies the light emission function layer <b>32</b> with a positive hole. The counter electrode <b>33</b> is electrically coupled to the power-supply wiring line <b>118</b> that is set to have a potential Vct that is a power supply potential at the low potential side of the pixel circuit <b>100</b>, and functions as a cathode that supplies electrons to the light emission function layer <b>32</b>. In addition, the positive hole supplied from the pixel electrode <b>31</b> and the electron supplied from the counter electrode <b>33</b> are re-combined at the light emission function layer <b>32</b> to cause the light emission function layer <b>32</b> to emit light.</p><p id="p-0037" num="0036">Note that, although detailed description will not be made, a red color filter is disposed so as to overlap with the light-emitting element <b>3</b> included in the pixel circuit <b>100</b> that can emit the R light. A green color filter is disposed so as to overlap with the light-emitting element <b>3</b> included in the pixel circuit <b>100</b> that can emit the G light. A blue color filter is disposed so as to overlap with the light-emitting element <b>3</b> included in the pixel circuit <b>100</b> that can emit the B light.</p><p id="p-0038" num="0037">The supply circuit <b>40</b> includes a P-channel type transistors <b>121</b> to <b>124</b>, and a capacitance element <b>132</b>. Furthermore, a supply circuit <b>40</b> at the i-th row is supplied with a scanning signal /Gwr(i) as well as control signals /Gcmp(i) and /Gel(i) from the scanning line drive circuit <b>111</b>. The display panel <b>10</b> includes M rows of control lines <b>143</b> and M rows of control lines <b>144</b>. The scanning line drive circuit <b>111</b> supplies control lines <b>143</b> at the first, second, third, . . . , M-th rows with control signals /Gcmp(<b>1</b>), /Gcmp(<b>2</b>), /Gcmp(<b>3</b>), . . . , and /Gcmp(M), respectively, and supplies control lines <b>144</b> at the first, second, third, . . . , M-th rows with control signals /Gel(<b>1</b>), /Gel(<b>2</b>), /Gel(<b>3</b>), . . . , and /Gel(M), respectively.</p><p id="p-0039" num="0038">A gate electrode G<b>1</b> of the transistor <b>121</b> is electrically coupled to one of the source/drain regions of the transistor <b>122</b>. In addition, the one of the source/drain regions of the transistor <b>121</b> is electrically coupled to the power-supply wiring line <b>116</b> serving as a second conductive layer to which a potential Vel that is a constant potential is supplied. The other of the source/drain regions of the transistor <b>121</b> is electrically coupled to one of the source/drain regions of the transistor <b>123</b> and one of the source/drain regions of the transistor <b>124</b>. Note that one end of the capacitance element <b>132</b> is electrically coupled to the gate electrode G<b>1</b> of the transistor <b>121</b>. The other end of the capacitance element <b>132</b> is electrically coupled to the power-supply wiring line <b>116</b> having a constant potential such as a potential Vel. With this configuration, the capacitance element <b>132</b> holds a voltage across the gate electrode G<b>1</b> and one of the source/drain regions at the transistor <b>121</b>. This transistor <b>121</b> serves as one example of a drive transistor configured to cause a flow of electric current corresponding to a voltage across the gate electrode G<b>1</b> and one of the source/drain regions of the transistor <b>121</b>.</p><p id="p-0040" num="0039">Note that, as for the capacitance element <b>132</b>, it may be possible, for example, to use a capacitor that parasitizes the gate electrode G<b>1</b> of the transistor <b>121</b>, or use a capacitor formed, at a silicon substrate, by interposing an insulating layer between conductive layers differing from each other.</p><p id="p-0041" num="0040">The transistor <b>122</b> of the supply circuit <b>40</b> at the i-th row and any given column is configured such that: the gate electrode G<b>2</b> is electrically coupled to the scanning line <b>12</b> at the i-th row; one of the source/drain regions is electrically coupled to the gate electrode G<b>1</b> of the transistor <b>121</b>; and the other of the source/drain regions is coupled to the data line <b>14</b> at this column.</p><p id="p-0042" num="0041">The transistor <b>123</b> of the supply circuit <b>40</b> at the i-th row and any given column is configured such that: the gate electrode G<b>3</b> is electrically coupled to the control line <b>143</b> supplied with the control signal/Gcmp(i); one of the source/drain regions is electrically coupled to the other of the source/drain regions of the transistor <b>121</b> as well as one of the source/drain regions of the transistor <b>124</b>; and the other of the source/drain regions is electrically coupled to the data line <b>14</b> at this column.</p><p id="p-0043" num="0042">The transistor <b>124</b> of the supply circuit <b>40</b> at the i-th row and any given column is configured such that: the gate electrode G<b>4</b> is electrically coupled to the control line <b>144</b> supplied with the control signal /Gel(i); one of the source/drain regions is electrically coupled to the other of the source/drain regions of the transistor <b>121</b> as well as one of the source/drain regions of the transistor <b>123</b>; and the other of the source/drain regions is electrically coupled to the pixel electrode <b>31</b> serving as an anode of the light-emitting element <b>3</b>.</p><p id="p-0044" num="0043">Note that the counter electrode <b>33</b> functioning as a cathode of the light-emitting element <b>3</b> is electrically coupled to the power-supply wiring line <b>118</b> having a potential Vct. In addition, the display panel <b>10</b> is formed at a silicon substrate, and hence, the substrate potential of the transistors <b>121</b> to <b>124</b> is a potential corresponding, for example, to the potential Vel.</p><p id="p-0045" num="0044">Note that the source area and the drain region of the transistors <b>121</b> to <b>124</b> described above may be interchanged depending on the channel type or the relationship of potential of the transistors <b>121</b> to <b>124</b>. In addition, the transistors <b>121</b> to <b>124</b> may be a thin membrane transistor or may be a field effect transistor.</p><p id="p-0046" num="0045">Next, the structure of the pixel circuit <b>100</b>, in particular, the structure of the supply circuit <b>40</b> will be described with reference to <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>8</b></figref>. Note that, as for the substrate, the present embodiment uses a P-type semiconductor substrate that is a silicon substrate. An N-well <b>170</b> is formed at almost the entire area of the substrate.</p><p id="p-0047" num="0046">The N-well <b>170</b> is supplied with the potential Vel through an N-type diffusion region. In addition, impurities are doped at the front surface of the N-well <b>170</b> to form a plurality of P-type diffusion regions. The P-type diffusion regions can function as one or the other of the source/drain regions of the transistors <b>121</b> to <b>124</b>. In the present embodiment, the P-type diffusion region and the N-type diffusion region are collectively referred to as an impurity region <b>180</b>.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view illustrating the layout of the impurity region <b>180</b> and the gate electrodes G<b>1</b> to G<b>4</b> at supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>in which three are disposed adjacent to each other in a direction of the X-axis and two are disposed adjacent to each other in a direction of the Y-axis. The gate electrodes G<b>1</b> to G<b>4</b> are formed, through a gate insulating film L<b>0</b>, on the region that is a portion of the silicon semiconductor substrate. In the semiconductor substrate at both sides of the electrodes, the impurity region <b>180</b> that is to be source/drain regions is formed, and then, the transistors <b>121</b> to <b>124</b> are formed.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view illustrating the layout of a first wiring layer M<b>1</b> (see <figref idref="DRAWINGS">FIG. <b>5</b></figref>) at the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. In <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the layout of the first wiring layer M<b>1</b> is illustrated on the layout of the gate electrodes G<b>1</b> to G<b>4</b> and the impurity region <b>180</b>. The first wiring layer M<b>1</b> is formed, through an interlayer insulating layer L<b>1</b>, on the semiconductor substrate on which the transistors <b>121</b> to <b>124</b> are formed. For example, the interlayer insulating layer L<b>1</b> is made of silicon dioxide, and the first wiring layer M<b>1</b> is made of aluminum. In addition, the marks &#x201c;x&#x201d; each provided within the square in the drawing indicates a contact hole provided in the interlayer insulating layer L<b>1</b> to couple wiring lines at each layer to the upper layer.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view taken along the line A-A in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view taken along the line B-B in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view taken along the line C-C in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view taken along the line D-D in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref> only illustrate a portion up to the first wiring layer M<b>1</b> and do not illustrate the structural body at the upper layer. In addition, the configurations of the six supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>are substantially the same between the rows, and hence, the reference characters are not attached to constituent elements as appropriate. Note that, hereinafter, of the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f</i>, description will be made mainly of the supply circuits <b>40</b><i>a </i>and <b>40</b><i>b</i>. However, the supply circuits <b>40</b><i>c </i>and <b>40</b><i>d </i>and the supply circuits <b>40</b><i>e </i>and <b>40</b><i>f </i>have a similar configuration.</p><p id="p-0051" num="0050">As illustrated in <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>8</b></figref>, the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>each include the transistors <b>121</b> to <b>124</b>. Furthermore, a conductive layer <b>60</b> serving as a first conductive layer disposed along the direction of the X-axis is provided between the supply circuit <b>40</b><i>a </i>and the supply circuit <b>40</b><i>b </i>disposed adjacent to each other in the direction of the Y-axis in plan view. In other words, the conductive layer <b>60</b> extends across both the supply circuit <b>40</b><i>a </i>and the supply circuit <b>40</b><i>b</i>. The conductive layer <b>60</b> is a conductive layer supplied with the potential Vel that is a constant potential, and is electrically couple to the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>. The conductive layer <b>60</b> is provided at the same layer as the gate electrodes G<b>1</b> to G<b>4</b> of the transistors <b>121</b> to <b>124</b>. Note that, hereinafter, the direction the Y-axis is also referred to as a &#x201c;first direction&#x201d;, and the direction of the X-axis intersecting the direction of the Y-axis is also referred to as a &#x201c;second direction&#x201d;.</p><p id="p-0052" num="0051">Specifically, the conductive layer <b>60</b> is electrically coupled, through a contact hole Ha<b>1</b>, to the power-supply wiring line <b>116</b> provided at the first wiring layer M<b>1</b>. In other words, the conductive layer <b>60</b> and the power-supply wiring line <b>116</b> are supplied with the same potential. Furthermore, the power-supply wiring line <b>116</b> is electrically coupled, through a contact hole Ha<b>2</b>, to a region SD<b>1</b> of the impurity region <b>180</b> that is to be one of the source/drain regions of the transistor <b>121</b>. In other words, the conductive layer <b>60</b> is electrically coupled, through the power-supply wiring line <b>116</b>, to the region SD<b>1</b> that is to be one of the source/drain regions of the transistor <b>121</b>.</p><p id="p-0053" num="0052">Furthermore, in plan view, the conductive layer <b>60</b> is provided between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b. </i></p><p id="p-0054" num="0053">In addition, in plan view, the distance H<b>1</b> between the conductive layer <b>60</b> and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>is equal to the distance H<b>2</b> between the conductive layer <b>60</b> and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b. </i></p><p id="p-0055" num="0054">Furthermore, at the two supply circuits <b>40</b><i>a </i>and <b>40</b><i>b </i>disposed so as to adjacent to each other in the first direction, the transistors <b>121</b> to <b>124</b> of these circuits are disposed so as to be symmetric in plan view with respect to the imaginary line P overlapping with the conductive layer <b>60</b> and extending in the second direction. In the present disclosure, the imaginary line P represents an imaginary straight line passing through the center of the conductive layer <b>60</b> and extending along the second direction in plan view. However, the imaginary line P may be a straight line passing through a position shifted from the center of the conductive layer <b>60</b>.</p><p id="p-0056" num="0055">Note that, of the four transistors <b>121</b> to <b>124</b> included in each of the supply circuits <b>40</b><i>a </i>and <b>40</b><i>b</i>, it is desirable that the transistors <b>121</b> be disposed so as to be symmetric with respect to the imaginary line P, and the transistors <b>122</b> to <b>124</b> may not be symmetric with each other.</p><p id="p-0057" num="0056">Furthermore, in plan view, a portion of the impurity region <b>180</b> is provided so as to overlap with the conductive layer <b>60</b> and extend along the second direction.</p><p id="p-0058" num="0057">As illustrated in <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>5</b></figref>, the impurity region <b>180</b> includes a region SD<b>1</b> that is to be one of the source/drain regions of the transistor <b>121</b> included in the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f</i>, and is electrically coupled to the power-supply wiring line <b>116</b> through the contact hole Ha<b>2</b>. In other words, the impurity region <b>180</b> is electrically coupled to the conductive layer <b>60</b> through the power-supply wiring line <b>116</b>, and the impurity region <b>180</b> is supplied with the potential Vel. In addition, although illustration is not given, the impurity region <b>180</b> is provided over the second direction of the display unit <b>13</b>.</p><p id="p-0059" num="0058">As illustrated in <figref idref="DRAWINGS">FIGS. <b>4</b> to <b>8</b></figref>, the scanning line <b>12</b>, the control lines <b>143</b> and <b>144</b>, the relay wiring line <b>64</b>, and the power-supply wiring line <b>16</b> are formed at the first wiring layer M<b>1</b> together with the power-supply wiring line <b>116</b>. The scanning line <b>12</b> is provided along the second direction for each of the rows, and is electrically coupled, through a contact hole Ha<b>3</b>, to the gate electrode G<b>2</b> of the transistor <b>122</b> included in each of the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f. </i></p><p id="p-0060" num="0059">The control line <b>143</b> is provided along the second direction for each of the rows, and is electrically coupled, through a contact hole Ha<b>4</b>, to the gate electrode G<b>3</b> of the transistor <b>123</b> included in each of the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f. </i></p><p id="p-0061" num="0060">The control line <b>144</b> is provided along the second direction for each of the rows, and is electrically coupled, through a contact hole Ha<b>5</b>, to the gate electrode G<b>4</b> of the transistor <b>124</b> included in each of the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f. </i></p><p id="p-0062" num="0061">The relay wiring line <b>64</b> is provided for each of the supply circuits <b>40</b>. The relay wiring line <b>64</b> is electrically coupled to the gate electrode G<b>1</b> of the transistor <b>121</b> through a contact hole Ha<b>7</b>, and is electrically coupled to one of the source/drain regions of the transistor <b>122</b> through a contact hole Ha<b>8</b>.</p><p id="p-0063" num="0062">The power-supply wiring line <b>16</b> is a conductive layer supplied with a constant potential, for example, the potential Vel. The power-supply wiring line <b>16</b> is provided along the second direction in each of the rows. A portion of the power-supply wiring line <b>16</b> extends in the first direction and is disposed, in plan view, between relay wiring lines <b>64</b> of supply circuits <b>40</b> adjacent to each other in the second direction. In other words, in plan view, the power-supply wiring line <b>16</b> is disposed between relay wiring lines <b>64</b> of the supply circuit <b>40</b><i>a </i>and the supply circuit <b>40</b><i>c </i>and between relay wiring lines <b>64</b> of the supply circuit <b>40</b><i>a </i>and the supply circuit <b>40</b><i>e</i>, and is also disposed between relay wiring lines <b>64</b> of the supply circuit <b>40</b><i>b </i>and the supply circuit <b>40</b><i>d </i>and between relay wiring lines <b>64</b> of the supply circuit <b>40</b><i>b </i>and the supply circuit <b>40</b><i>f. </i></p><p id="p-0064" num="0063">The power-supply wiring line <b>116</b> is provided along the second direction so as to extend across both the row including the supply circuit <b>40</b><i>a </i>and the row including the supply circuit <b>40</b><i>b</i>. In plan view, the power-supply wiring line <b>116</b> is electrically coupled, through the contact hole Ha<b>2</b>, to the region SD<b>1</b> that is to be one of the source/drain regions of the transistor <b>121</b> included in each of the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f</i>. In addition, in plan view, the power-supply wiring line <b>116</b> overlaps with the conductive layer <b>60</b>. Furthermore, in plan view, the power-supply wiring line <b>116</b> overlaps with the impurity region <b>180</b>.</p><p id="p-0065" num="0064">In addition, in plan view, at least a portion of the power-supply wiring line <b>116</b> is provided between the gate electrode G<b>1</b> of the transistor <b>121</b> included in each of the supply circuit <b>40</b><i>a</i>, <b>40</b><i>c</i>, and <b>40</b><i>e </i>provided along the second direction and the gate electrode G<b>1</b> of the transistor <b>121</b> included in each of the supply circuit <b>40</b><i>b</i>, <b>40</b><i>d</i>, and <b>40</b><i>f </i>provided along the second direction. In other words, in plan view, at least a portion of the power-supply wiring line <b>116</b> is provided between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b. </i></p><p id="p-0066" num="0065"><figref idref="DRAWINGS">FIGS. <b>3</b> and <b>4</b></figref> illustrate two supply circuits <b>40</b> disposed adjacent to each other in the first direction. Furthermore, the layouts of the other supply circuits <b>40</b> are also set such that two supply circuits <b>40</b> disposed adjacent to each other in the first direction are arranged in a similar manner. As for two supply circuits <b>40</b> disposed adjacent to each other in the second direction, the same repeated pattern may be employed, or they may be disposed so as to be symmetric with respect to a certain imaginary line. Note that the first direction and the second direction in the layout of the supply circuit <b>40</b> are not limited to the direction of the X-axis and the direction of the Y-axis illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0067" num="0066">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the power-supply wiring line <b>116</b> is provided at the first wiring layer M<b>1</b>, and the conductive layer <b>60</b> is provided at a layer between the power-supply wiring line <b>116</b> and the impurity region <b>180</b>. In other words, the power-supply wiring line <b>116</b> is provided at an opposite side from the impurity region <b>180</b> relative to the conductive layer <b>60</b>. In addition, as described above, the impurity region <b>180</b> and the power-supply wiring line <b>116</b> are electrically coupled to each other through the contact hole Ha<b>2</b>. In other words, the impurity region <b>180</b> and the power-supply wiring line <b>116</b> are electrically coupled to each other through a plurality of contact holes Ha<b>2</b> provided at certain intervals in the second direction. Thus, a contact hole Ha<b>2</b> is disposed between conductive layers <b>60</b> of two supply circuits <b>40</b> adjacent to each other in the second direction.</p><p id="p-0068" num="0067">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the relay wiring line <b>64</b> is electrically coupled, through the contact hole Ha<b>1</b>, to the gate electrode G<b>1</b> of the transistor <b>121</b> included in each of the supply circuits <b>40</b>. In addition, the power-supply wiring line <b>16</b> is disposed between relay wiring lines <b>64</b> of two supply circuits <b>40</b> adjacent to each other in the second direction. Note that three power-supply wiring lines <b>16</b> illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref> are the same wiring line as illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0069" num="0068">As illustrated in <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref>, the conductive layer <b>60</b> is provided at the same layer as the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>, and is also provided between these two gate electrodes G<b>1</b> in plan view. However, the conductive layer <b>60</b> may be provided at a layer differing from the gate electrode G<b>1</b>. In this case, it is possible to overlap a portion of the conductive layer <b>60</b> with the gate electrode G<b>1</b> in plan view. In other words, it is only necessary that, in plan view, at least a portion of the conductive layer <b>60</b> is provided between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b. </i></p><p id="p-0070" num="0069">Furthermore, although illustration is not given, the upper layer of the first wiring layer M<b>1</b> includes a second wiring layer where various types of signal lines such as the data line <b>14</b> and the control lines are disposed, a layer where the pixel electrode <b>31</b> of the light-emitting element <b>3</b> is disposed, a layer where the light emission function layer <b>32</b> of the light-emitting element <b>3</b> is disposed, a layer where the counter electrode <b>33</b> of a light-emitting element is disposed, or the like. However, the configuration is not limited to the configuration described above, and the wiring layer may be added or deleted on an as-necessary basis.</p><p id="p-0071" num="0070">As described above, the electro-optical device <b>1</b> is electrically coupled to the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>, and includes the conductive layer <b>60</b> supplied with the potential Vel. In other words, two supply circuits <b>40</b> provided along the first direction are electrically coupled to the same conductive layer, which makes it possible to reduce the number of wiring lines provided in the electro-optical device <b>1</b> and also reduce the overall size of the supply circuit <b>40</b>. This makes it possible to achieve the electro-optical device <b>1</b> having higher definition.</p><p id="p-0072" num="0071">In addition, as described above, in plan view, at least a portion of the conductive layer <b>60</b> is provided between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>. This makes it possible to suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction, which makes it possible to improve the display quality of the electro-optical device <b>1</b>.</p><p id="p-0073" num="0072">Furthermore, as described above, in plan view, the distance H<b>1</b> between the conductive layer <b>60</b> and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>is equal to the distance H<b>2</b> between the conductive layer <b>60</b> and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>. This makes it possible to reduce a variation in the degree of suppression of the parasitic capacitor occurring in each of the supply circuits <b>40</b> due to the conductive layer <b>60</b>.</p><p id="p-0074" num="0073">In addition, as described above, in plan view, the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the transistor <b>121</b> included in the supply circuit <b>40</b><i>b </i>are disposed so as to be symmetric with respect to the imaginary line P overlapping with the conductive layer <b>60</b> in plan view and extending in the second direction. This makes it possible to achieve highly efficient layout.</p><p id="p-0075" num="0074">Furthermore, as described above, the conductive layer <b>60</b> is provided at the same layer as the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>. This makes it possible to suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction, which makes it possible to improve the display quality of the electro-optical device <b>1</b>.</p><p id="p-0076" num="0075">In addition, as described above, the electro-optical device <b>1</b> includes the impurity region <b>180</b> supplied with the same potential as that to the conductive layer <b>60</b>, and in plan view, the impurity region <b>180</b> overlaps with the conductive layer <b>60</b>. Thus, the conductive layer <b>60</b> and the impurity region <b>180</b> suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction, which makes it possible to improve the display quality of the electro-optical device <b>1</b>.</p><p id="p-0077" num="0076">Furthermore, as described above, the electro-optical device <b>1</b> is supplied with the same potential as that to the conductive layer <b>60</b>, and includes the power-supply wiring line <b>116</b> provided at the opposite side from the impurity region <b>180</b> relative to the conductive layer <b>60</b>. In addition, in plan view, the power-supply wiring line <b>116</b> overlaps with the conductive layer <b>60</b>. Thus, the conductive layer <b>60</b>, the impurity region <b>180</b>, and the power-supply wiring line <b>116</b> suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction, which makes it possible to improve the display quality of the electro-optical device <b>1</b>.</p><p id="p-0078" num="0077">In addition, as described above, the power-supply wiring line <b>116</b> is electrically coupled to the conductive layer <b>60</b> through the contact hole Ha<b>1</b>, and is also electrically coupled to the impurity region <b>180</b> through the contact hole Ha<b>2</b>. Thus, the contact hole Ha<b>1</b> and the contact hole Ha<b>2</b> suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction, which makes it possible to improve the display quality of the electro-optical device <b>1</b>.</p><p id="p-0079" num="0078">Furthermore, as described above, the impurity region <b>180</b> includes one of the source/drain regions of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a</i>, and also includes one of the source/drain regions of the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>. This eliminates the need of providing another region, which makes it possible to reduce the overall size of the supply circuit <b>40</b>. This makes it possible to achieve the electro-optical device <b>1</b> having higher definition.</p><p id="p-0080" num="0079">Note that, in the embodiment described above, when the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>is a first drive transistor, the light-emitting element <b>3</b> corresponding to this transistor <b>121</b> corresponds a first light-emitting element, and the gate electrode G<b>1</b> of this transistor <b>121</b> corresponds to a first gate electrode. In addition, in this case, the transistor <b>121</b> included in the supply circuit <b>40</b><i>b </i>provided in the first direction relative to the supply circuit <b>40</b><i>a </i>corresponds to a second drive transistor. The light-emitting element <b>3</b> corresponding to this transistor <b>121</b> corresponds to a second light-emitting element. Furthermore, the gate electrode G<b>1</b> of this transistor <b>121</b> corresponds to a second gate electrode. In addition, the contact hole Ha<b>1</b> corresponds to a first contact hole, and the contact hole Ha<b>2</b> corresponds to a second contact hole.</p><heading id="h-0008" level="1">1B. Second Embodiment</heading><p id="p-0081" num="0080">A second embodiment will be described. Note that, in the examples described below, constituent elements having functions similar to those in the first embodiment are denoted with the reference characters used in the description of the first embodiment, and detailed explanation thereof will not be repeated as appropriate.</p><p id="p-0082" num="0081"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a plan view illustrating the layout of the impurity region <b>180</b> and the gate electrodes G<b>1</b> to G<b>4</b> in the electro-optical device <b>1</b> according to a second embodiment, the gate electrodes G<b>1</b> to G<b>4</b> being at the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>including three circuits disposed adjacent to each other in the direction of the X-axis and two circuits disposed adjacent to each other in a direction of the Y-axis. In addition, <figref idref="DRAWINGS">FIG. <b>10</b></figref> is a plan view illustrating the layout of the first wiring layer M<b>1</b> at the supply circuits <b>40</b><i>a </i>to <b>40</b><i>f </i>illustrated in <figref idref="DRAWINGS">FIG. <b>9</b></figref>. In <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the layout of the first wiring layer M<b>1</b> is illustrated on the layout of the gate electrodes G<b>1</b> to G<b>4</b> and the impurity region <b>180</b>. <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-section view taken along the line A-A in <figref idref="DRAWINGS">FIG. <b>10</b></figref>. In the first embodiment, the conductive layer <b>60</b> is divided at each column where the supply circuit <b>40</b> is provided. However, in the present embodiment, in plan view, the width along the second direction includes a conductive layer <b>61</b> corresponding to three supply circuit <b>40</b><i>a</i>, <b>40</b><i>c</i>, and <b>40</b><i>e. </i></p><p id="p-0083" num="0082">As illustrated in <figref idref="DRAWINGS">FIGS. <b>9</b> to <b>11</b></figref>, in plan view, the conductive layer <b>61</b> is a conductive layer supplied with the potential Vel, and is electrically coupled to the transistor <b>121</b> included in the supply circuit <b>40</b><i>a</i>, the transistor <b>121</b> included in the supply circuit <b>40</b><i>b</i>, the transistor <b>121</b> included in the supply circuit <b>40</b><i>c</i>, the transistor <b>121</b> included in the supply circuit <b>40</b><i>d</i>, and the transistor <b>121</b> included in the supply circuit <b>40</b><i>e</i>, and the transistor <b>121</b> included in the supply circuit <b>40</b><i>f. </i></p><p id="p-0084" num="0083">Specifically, the width, along the second direction, of the conductive layer <b>61</b> corresponds to the width, along the second direction, of three supply circuits <b>40</b><i>a</i>, <b>40</b><i>c</i>, and <b>40</b><i>e </i>disposed alongside each other in the second direction. In other words, in the present embodiment, the conductive layer <b>61</b> is divided at every three columns where the supply circuits <b>40</b> are provided.</p><p id="p-0085" num="0084">In a case of the present embodiment, the width, along the second direction, of the conductive layer <b>61</b> is wider as compared with the conductive layer <b>60</b> according to the first embodiment. Thus, the number of contact holes Ha<b>2</b> used to electrically couple the impurity region <b>180</b> and the power-supply wiring line <b>116</b> is small.</p><p id="p-0086" num="0085">With the present embodiment, the width, along the second direction, of the conductive layer <b>61</b> is wide. This makes it possible to suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction in plan view, and also suppress the influence of interference occurring between two gate electrodes G<b>1</b> along the third direction (direction of the A axis illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>) and the fourth direction (direction of the B axis in <figref idref="DRAWINGS">FIG. <b>1</b></figref>) in plan view. For example, the conductive layer <b>61</b> makes it possible to suppress the influence of interference occurring between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>d</i>. Furthermore, for example, the conductive layer <b>61</b> makes it possible to suppress the influence of interference occurring between the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>a </i>and the gate electrode G<b>1</b> of the transistor <b>121</b> included in the supply circuit <b>40</b><i>f. </i></p><heading id="h-0009" level="1">1C. Third Embodiment</heading><p id="p-0087" num="0086">A third embodiment will be described. Note that, in the examples described below, constituent elements having functions similar to those in the first embodiment are denoted with the reference characters used in the description of the first embodiment, and detailed explanation thereof will not be repeated as appropriate.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a plan view illustrating the layout of the plurality of supply circuits <b>40</b>, the impurity region <b>180</b>, and the gate electrodes G<b>1</b> to G<b>4</b> in two supply circuits <b>40</b> in the electro-optical device <b>1</b> according to a third embodiment. The plurality of supply circuits <b>40</b> are disposed in the direction of the X-axis in the display unit <b>13</b>, and the two supply circuits <b>40</b> are disposed adjacent to each other in the direction of the Y-axis. Furthermore, <figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan view illustrating the layout of the first wiring layer M<b>1</b> at the supply circuits <b>40</b> illustrated in <figref idref="DRAWINGS">FIG. <b>12</b></figref>. In the drawing, the layout of the first wiring layer M<b>1</b> is illustrated on the layout of the gate electrodes G<b>1</b> to G<b>4</b> and the impurity region <b>180</b>. In addition, <figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross-sectional view taken along the line A-A in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. In the first embodiment, the conductive layer <b>60</b> is divided at each column where the supply circuit <b>40</b> is provided. However, in the present embodiment, in plan view, the width along the second direction includes a conductive layer <b>62</b> corresponding to the width of the display unit <b>13</b>.</p><p id="p-0089" num="0088">As illustrated in <figref idref="DRAWINGS">FIGS. <b>12</b> to <b>14</b></figref>, the conductive layer <b>62</b> is a conductive layer supplied with the potential Vel. The conductive layer <b>62</b> is provided across the second direction of the display unit <b>13</b> in plan view, and is provided between gate electrodes G<b>1</b> of transistors <b>121</b> included in two supply circuits <b>40</b> adjacent to each other in the first direction.</p><p id="p-0090" num="0089">The conductive layer <b>62</b> is provided across the second direction of the display unit <b>13</b>, and hence, the impurity region <b>180</b> and the power-supply wiring line <b>116</b> are not electrically coupled to each other within the display unit <b>13</b>. The impurity region <b>180</b> and the power-supply wiring line <b>116</b> are electrically coupled to each other at the outside of the display unit <b>13</b> through a contact hole Ha<b>10</b> or the like.</p><p id="p-0091" num="0090">With the present embodiment, the width, along the second direction, of the conductive layer <b>62</b> is wide. This makes it possible to suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the first direction in plan view, and also suppress the influence of interference occurring between two gate electrodes G<b>1</b> provided along the third direction (direction of the A axis illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>) and the fourth direction (direction of the B axis illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>) in plan view. In addition, the conductive layer <b>62</b> makes it possible to suppress the influence of interference occurring in the gate electrode G<b>1</b> of the transistor <b>121</b> included in each of the plurality of supply circuits <b>40</b> provided at opposite sides from each other relative to the conductive layer <b>62</b>.</p><p id="p-0092" num="0091">Note that the &#x201c;electro-optical device&#x201d; is not limited to the organic EL device, and may be an inorganic EL device using an inorganic material or may be a &#x3bc;LED device.</p><heading id="h-0010" level="1">2. Electronic Device</heading><p id="p-0093" num="0092">The electro-optical device <b>1</b> according to the embodiments described above can be applied to various types of electronic devices.</p><p id="p-0094" num="0093">2-1. Head-Mounted Display</p><p id="p-0095" num="0094"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a plan view schematically illustrating a portion of a virtual image display device <b>700</b> serving as one example of the electronic device. The virtual image display device <b>700</b> illustrated in <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a head-mounted display mounted at the head of an observer and configured to display an image. The virtual image display device <b>700</b> includes the electro-optical device <b>1</b> described above, a collimator <b>71</b>, a light guide <b>72</b>, a first reflective-type volume hologram <b>73</b>, a second reflective-type volume hologram <b>74</b>, and a control unit <b>79</b>. Note that the light outputted from the electro-optical device <b>1</b> is outputted as image light LL.</p><p id="p-0096" num="0095">The control unit <b>79</b> includes, for example, a processor and a memory, and controls operation of the electro-optical device <b>1</b>. The collimator <b>71</b> is disposed between the electro-optical device <b>1</b> and the light guide <b>72</b>. The collimator <b>71</b> collimates the light outputted from the electro-optical device <b>1</b>. The collimator <b>71</b> includes a collimator lens or the like. The light converted into parallel light at the collimator <b>71</b> enters the light guide <b>72</b>.</p><p id="p-0097" num="0096">The light guide <b>72</b> has a flat plate shape, and is disposed so as to extend in a direction intersecting the direction in which the light enters through the collimator <b>71</b>. The light guide <b>72</b> reflects, therewithin, the light and guides the light. A surface <b>721</b> of the light guide <b>72</b> that faces the collimator <b>71</b> includes a light incidence port where light enters, and a light exit port where light exits. A surface <b>722</b> of the light guide <b>72</b> that is disposed at the opposite side from the surface <b>721</b> includes the first reflective-type volume hologram <b>73</b> serving as a diffraction optical element and the second reflective-type volume hologram <b>74</b> serving as a diffraction optical element. The second reflective-type volume hologram <b>74</b> is provided at a position more toward the light exit port side than the first reflective-type volume hologram <b>73</b>. The first reflective-type volume hologram <b>73</b> and the second reflective-type volume hologram <b>74</b> each include an interference fringe corresponding to a predetermined wavelength region, and diffract and reflect light in the predetermined wavelength region.</p><p id="p-0098" num="0097">In the virtual image display device <b>700</b> having the configuration described above, an image light LL entering the light guide <b>72</b> from the light incidence port travels while repeating reflection and is guided from the light exit portion to the eyes EY of the observer. This enables the observer to observe an image comprised of a virtual image formed of the image light LL.</p><p id="p-0099" num="0098">The virtual image display device <b>700</b> includes the electro-optical device <b>1</b> described above. The electro-optical device <b>1</b> described above has a small size and high definition. Thus, with the electro-optical device <b>1</b> being provided, it is possible to provide the small and light-weighted virtual image display device <b>700</b> having excellent display quality.</p><p id="p-0100" num="0099">2-2. Personal Computer</p><p id="p-0101" num="0100"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a perspective view illustrating a personal computer <b>400</b> serving as one example of the electronic device according to the present disclosure. The personal computer <b>400</b> illustrated in <figref idref="DRAWINGS">FIG. <b>16</b></figref> includes the electro-optical device <b>1</b>, a main body portion <b>403</b> including a power supply switch <b>401</b> and a keyboard <b>402</b>, and also includes a control unit <b>409</b>. The control unit <b>409</b> includes, for example, a processor and a memory, and controls operation of the electro-optical device <b>1</b>. The personal computer <b>400</b> includes the electro-optical device <b>1</b> described above. The electro-optical device <b>1</b> described above has a small size and high definition. Thus, with the electro-optical device <b>1</b> being provided, it is possible to provide the small and light-weighted personal computer <b>400</b> having excellent display quality.</p><p id="p-0102" num="0101">Note that, the &#x201c;electronic device&#x201d; including the electro-optical device <b>1</b> includes a digital scope, digital binoculars, a digital still camera, a video camera, or other devices disposed so as to be close to eyes, in addition to the virtual image display device <b>700</b> illustrated, as an example, in <figref idref="DRAWINGS">FIG. <b>15</b></figref> and the personal computer <b>400</b> illustrated, as an example, in <figref idref="DRAWINGS">FIG. <b>16</b></figref>. Furthermore, the &#x201c;electronic device&#x201d; including the electro-optical device <b>1</b> is used as a mobile phone, a smartphone, a personal digital assistant (PDA), a car navigation device, and a vehicle-mounted display unit. In addition, the &#x201c;electronic device&#x201d; including the electro-optical device <b>1</b> is used as illumination for emitting light.</p><p id="p-0103" num="0102">These are descriptions of the present disclosure using the embodiments with reference to the drawings. However, the present disclosure is not limited these. In addition, the configuration of each component of the present disclosure may be replaced with any given configuration that exerts the equivalent functions of the above-described embodiments, and any given configuration may be added. Furthermore, in the present disclosure, any given configurations in each of the embodiments described above may be combined with each other.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. An electro-optical device comprising:<claim-text>a first light-emitting element;</claim-text><claim-text>a second light-emitting element;</claim-text><claim-text>a first drive transistor corresponding to the first light-emitting element;</claim-text><claim-text>a second drive transistor corresponding to the second light-emitting element and provided in a first direction relative to the first drive transistor; and</claim-text><claim-text>a first conductive layer electrically coupled to the first drive transistor and the second drive transistor and supplied with a constant potential, the first conductive layer being provided along a second direction intersecting the first direction.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The electro-optical device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>in a plan view, at least a portion of the first conductive layer is provided between a first gate electrode of the first drive transistor and a second gate electrode of the second drive transistor.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The electro-optical device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein<claim-text>in the plan view, a distance between the first conductive layer and the first gate electrode is equal to a distance between the first conductive layer and the second gate electrode.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The electro-optical device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein<claim-text>the first conductive layer is provided at a same layer as the first gate electrode and the second gate electrode.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The electro-optical device according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein<claim-text>the first conductive layer is provided at a same layer as the first gate electrode and the second gate electrode.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The electro-optical device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>in a plan view, the first drive transistor and the second drive transistor are disposed so as to be symmetric with respect to an imaginary line overlapping with the first conductive layer and extending in the second direction.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The electro-optical device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein<claim-text>in the plan view, the first drive transistor and the second drive transistor are disposed so as to be symmetric with respect to an imaginary line overlapping with the first conductive layer and extending in the second direction.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The electro-optical device according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein<claim-text>in the plan view, the first drive transistor and the second drive transistor are disposed so as to be symmetric with respect to an imaginary line overlapping with the first conductive layer and extending in the second direction.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The electro-optical device according to <claim-ref idref="CLM-00001">claim 1</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in a plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The electro-optical device according to <claim-ref idref="CLM-00002">claim 2</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in the plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The electro-optical device according to <claim-ref idref="CLM-00003">claim 3</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in the plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The electro-optical device according to <claim-ref idref="CLM-00006">claim 6</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in the plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The electro-optical device according to <claim-ref idref="CLM-00007">claim 7</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in the plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The electro-optical device according to <claim-ref idref="CLM-00008">claim 8</claim-ref> comprising:<claim-text>an impurity region provided along the second direction and supplied with a potential equal to that to the first conductive layer, wherein</claim-text><claim-text>in the plan view, the impurity region overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The electro-optical device according to <claim-ref idref="CLM-00009">claim 9</claim-ref> comprising:<claim-text>a second conductive layer supplied with a potential equal to that to the first conductive layer and provided at an opposite side of the first conductive layer from the impurity region, wherein</claim-text><claim-text>in the plan view, the second conductive layer overlaps with the first conductive layer.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The electro-optical device according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein<claim-text>the second conductive layer is electrically coupled to the first conductive layer through a first contact hole, and is electrically coupled to the impurity region through a second contact hole.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The electro-optical device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein<claim-text>the impurity region includes one of source/drain regions of the first drive transistor and one of source/drain regions of the second drive transistor.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. An electronic device comprising the electro-optical device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text></claim></claims></us-patent-application>