#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 27 10:59:04 2021
# Process ID: 5605
# Current directory: /home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.runs/system_sum_ip_0_0_synth_1
# Command line: vivado -log system_sum_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sum_ip_0_0.tcl
# Log file: /home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.runs/system_sum_ip_0_0_synth_1/system_sum_ip_0_0.vds
# Journal file: /home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.runs/system_sum_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_sum_ip_0_0.tcl -notrace
Command: synth_design -top system_sum_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5739 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1291.254 ; gain = 81.879 ; free physical = 135 ; free virtual = 4865
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_sum_ip_0_0' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ip/system_sum_ip_0_0/synth/system_sum_ip_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sum_ip_v1_0' declared at '/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0.vhd:5' bound to instance 'U0' of component 'sum_ip_v1_0' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ip/system_sum_ip_0_0/synth/system_sum_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'sum_ip_v1_0' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sum_ip_v1_0_S_AXI' declared at '/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:5' bound to instance 'sum_ip_v1_0_S_AXI_inst' of component 'sum_ip_v1_0_S_AXI' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sum_ip_v1_0_S_AXI' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:364]
INFO: [Synth 8-3491] module 'sum_user_logic' declared at '/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/fuentes VHDL/sum_user_logic.vhd:9' bound to instance 'sum_inst' of component 'sum_user_logic' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:398]
INFO: [Synth 8-638] synthesizing module 'sum_user_logic' [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/fuentes VHDL/sum_user_logic.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sum_user_logic' (1#1) [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/fuentes VHDL/sum_user_logic.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'sum_ip_v1_0_S_AXI' (2#1) [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sum_ip_v1_0' (3#1) [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ipshared/7f91/hdl/sum_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_sum_ip_0_0' (4#1) [/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ip/system_sum_ip_0_0/synth/system_sum_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sum_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.879 ; gain = 126.504 ; free physical = 181 ; free virtual = 4851
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.879 ; gain = 126.504 ; free physical = 165 ; free virtual = 4835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.879 ; gain = 126.504 ; free physical = 165 ; free virtual = 4835
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1643.512 ; gain = 2.000 ; free physical = 152 ; free virtual = 4409
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 219 ; free virtual = 4446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 219 ; free virtual = 4446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 212 ; free virtual = 4439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:02:18 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 216 ; free virtual = 4451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sum_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module sum_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_sum_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sum_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/sum_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sum_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sum_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sum_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sum_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sum_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_sum_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_sum_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:02:20 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 203 ; free virtual = 4440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:03:10 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 119 ; free virtual = 4163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 128 ; free virtual = 4158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 139 ; free virtual = 4151
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 131 ; free virtual = 4129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 131 ; free virtual = 4129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 131 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 132 ; free virtual = 4130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 132 ; free virtual = 4130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 132 ; free virtual = 4130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    33|
|4     |LUT3   |     3|
|5     |LUT4   |    16|
|6     |LUT5   |     2|
|7     |LUT6   |    33|
|8     |FDRE   |   167|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   265|
|2     |  U0                       |sum_ip_v1_0       |   265|
|3     |    sum_ip_v1_0_S_AXI_inst |sum_ip_v1_0_S_AXI |   265|
|4     |      sum_inst             |sum_user_logic    |    72|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1643.512 ; gain = 434.137 ; free physical = 132 ; free virtual = 4130
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:33 . Memory (MB): peak = 1643.512 ; gain = 126.504 ; free physical = 186 ; free virtual = 4184
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1643.520 ; gain = 434.137 ; free physical = 186 ; free virtual = 4184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:03:26 . Memory (MB): peak = 1643.520 ; gain = 445.719 ; free physical = 248 ; free virtual = 4229
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.runs/system_sum_ip_0_0_synth_1/system_sum_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.srcs/sources_1/bd/system/ip/system_sum_ip_0_0/system_sum_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/FPGA_Practicas/sumador_ip/sumador_ip/sumador_ip.runs/system_sum_ip_0_0_synth_1/system_sum_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sum_ip_0_0_utilization_synth.rpt -pb system_sum_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1667.523 ; gain = 0.000 ; free physical = 227 ; free virtual = 4226
INFO: [Common 17-206] Exiting Vivado at Sat Nov 27 11:03:24 2021...
