<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 19 22:06:42 2023" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="CPU_mips" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="memoryDataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memoryDataIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memdata_reg" PORT="D"/>
        <CONNECTION INSTANCE="reg_instr" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="multiplier_0" PORT="clk"/>
        <CONNECTION INSTANCE="MPL_reg_lo" PORT="CLK"/>
        <CONNECTION INSTANCE="memdata_reg" PORT="CLK"/>
        <CONNECTION INSTANCE="B_reg" PORT="CLK"/>
        <CONNECTION INSTANCE="A_reg" PORT="CLK"/>
        <CONNECTION INSTANCE="reg_instr" PORT="CLK"/>
        <CONNECTION INSTANCE="reg_ALU" PORT="CLK"/>
        <CONNECTION INSTANCE="MPL_reg_hi" PORT="CLK"/>
        <CONNECTION INSTANCE="reg_PC" PORT="CLK"/>
        <CONNECTION INSTANCE="regbank" PORT="clk"/>
        <CONNECTION INSTANCE="mips_controller_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="memoryAddress" RIGHT="0" SIGIS="undef" SIGNAME="mux2_memaddr_x">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux2_memaddr" PORT="x"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPL_reg_lo" PORT="RST"/>
        <CONNECTION INSTANCE="memdata_reg" PORT="RST"/>
        <CONNECTION INSTANCE="B_reg" PORT="RST"/>
        <CONNECTION INSTANCE="A_reg" PORT="RST"/>
        <CONNECTION INSTANCE="reg_instr" PORT="RST"/>
        <CONNECTION INSTANCE="reg_ALU" PORT="RST"/>
        <CONNECTION INSTANCE="MPL_reg_hi" PORT="RST"/>
        <CONNECTION INSTANCE="reg_PC" PORT="RST"/>
        <CONNECTION INSTANCE="regbank" PORT="rst"/>
        <CONNECTION INSTANCE="mips_controller_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="memoryData" RIGHT="0" SIGIS="undef" SIGNAME="B_reg_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="B_reg" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="memoryWrite" SIGIS="undef" SIGNAME="mips_controller_0_MEMwr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mips_controller_0" PORT="MEMwr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="memoryRead" SIGIS="undef" SIGNAME="mips_controller_0_MEMrd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mips_controller_0" PORT="MEMrd"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcA_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcA" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="shift_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="R" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux3_PCsrc" PORT="mux_in0"/>
            <CONNECTION INSTANCE="reg_ALU" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="ALU_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="ALU_z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Overflow" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/A_reg" HWVERSION="1.0" INSTANCE="A_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_memdata_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="regbank_x0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="x0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_A_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="A_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="A_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcA" PORT="mux_in1"/>
            <CONNECTION INSTANCE="L1_counter" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/B_reg" HWVERSION="1.0" INSTANCE="B_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_memdata_reg1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="regbank_x1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="x1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_B_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="B_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="B_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryData"/>
            <CONNECTION INSTANCE="mux4_srcB" PORT="mux_in0"/>
            <CONNECTION INSTANCE="mux4_srcA" PORT="mux_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/L1_counter" HWVERSION="1.0" INSTANCE="L1_counter" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="leading_ones_counter" VLNV="xilinx.com:module_ref:leading_ones_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_leading_ones_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="A_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="A_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="L1_counter_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="mux_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MPL_reg_hi" HWVERSION="1.0" INSTANCE="MPL_reg_hi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_reg_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="mslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_MPLR_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="MPLR_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MPL_reg_hi_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="mux_in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MPL_reg_lo" HWVERSION="1.0" INSTANCE="MPL_reg_lo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_MPL_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="mslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_MPLR_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="MPLR_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MPL_reg_lo_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="mux_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_31dt28" HWVERSION="1.0" INSTANCE="PC_31dt28" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_funct_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_PC_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_PC" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC_31dt28_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_jump" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ShiftLeft_0" HWVERSION="1.0" INSTANCE="ShiftLeft_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ShiftLeft" VLNV="xilinx.com:module_ref:ShiftLeft:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_in" VALUE="32"/>
        <PARAMETER NAME="n_out" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_ShiftLeft_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="SignExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt32_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ShiftLeft_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="mux_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ShiftLeft_1" HWVERSION="1.0" INSTANCE="ShiftLeft_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ShiftLeft" VLNV="xilinx.com:module_ref:ShiftLeft:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_in" VALUE="26"/>
        <PARAMETER NAME="n_out" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_ShiftLeft_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="instr_jumpdest_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_jumpdest" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ShiftLeft_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_jump" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SignExt32_0" HWVERSION="1.0" INSTANCE="SignExt32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SignExt32" VLNV="xilinx.com:module_ref:SignExt32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_in" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_SignExt32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="instr_imm_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_imm" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="SignExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="mux_in2"/>
            <CONNECTION INSTANCE="mux4_srcA" PORT="mux_in2"/>
            <CONNECTION INSTANCE="ShiftLeft_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ZeroExt32_0" HWVERSION="1.0" INSTANCE="ZeroExt32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ZeroExt32" VLNV="xilinx.com:module_ref:ZeroExt32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_in" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_ZeroExt32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="instr_shamt_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_shamt" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ZeroExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift" PORT="mux_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/concat_jump" HWVERSION="2.1" INSTANCE="concat_jump" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="28"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="27" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ShiftLeft_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ShiftLeft_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="PC_31dt28_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_31dt28" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="concat_jump_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux3_PCsrc" PORT="mux_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_funct" HWVERSION="1.0" INSTANCE="instr_funct" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_4"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_funct_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="funct"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_imm" HWVERSION="1.0" INSTANCE="instr_imm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_5"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_imm_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt32_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_jumpdest" HWVERSION="1.0" INSTANCE="instr_jumpdest" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_jumpdest_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ShiftLeft_1" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_opcode" HWVERSION="1.0" INSTANCE="instr_opcode" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_25dt21_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_opcode_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="opcode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_rd" HWVERSION="1.0" INSTANCE="instr_rd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_rd_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_RegDst" PORT="mux_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_rs" HWVERSION="1.0" INSTANCE="instr_rs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_rs_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="raddr0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_rt" HWVERSION="1.0" INSTANCE="instr_rt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_31dt26_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_rt_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_RegDst" PORT="mux_in0"/>
            <CONNECTION INSTANCE="regbank" PORT="raddr1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_shamt" HWVERSION="1.0" INSTANCE="instr_shamt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_rd_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instr_shamt_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ZeroExt32_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/logicsrc_16" HWVERSION="1.0" INSTANCE="logicsrc_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="logic_source" VLNV="xilinx.com:module_ref:logic_source:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_logicsrc_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="sig" RIGHT="0" SIGIS="undef" SIGNAME="logicsrc_16_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift" PORT="mux_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/logicsrc_4" HWVERSION="1.0" INSTANCE="logicsrc_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="logic_source" VLNV="xilinx.com:module_ref:logic_source:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_logic_source_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="sig" RIGHT="0" SIGIS="undef" SIGNAME="logicsrc_4_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="mux_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memdata_reg" HWVERSION="1.0" INSTANCE="memdata_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_instr_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memoryDataIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryDataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_MD_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="MD_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="memdata_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_mem2reg" PORT="mux_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mips_controller_0" HWVERSION="1.0" INSTANCE="mips_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mips_controller" VLNV="xilinx.com:module_ref:mips_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mips_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ALU_z" SIGIS="undef" SIGNAME="ALU_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MPLdone" SIGIS="undef" SIGNAME="multiplier_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="opcode" RIGHT="0" SIGIS="undef" SIGNAME="instr_opcode_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_opcode" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="funct" RIGHT="0" SIGIS="undef" SIGNAME="instr_funct_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_funct" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMwr" SIGIS="undef" SIGNAME="mips_controller_0_MEMwr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMrd" SIGIS="undef" SIGNAME="mips_controller_0_MEMrd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RBwr" SIGIS="undef" SIGNAME="mips_controller_0_RBwr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mplrst" SIGIS="undef" SIGNAME="mips_controller_0_mplrst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PCwro" SIGIS="undef" SIGNAME="mips_controller_0_PCwro">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_PC" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MD_en" SIGIS="undef" SIGNAME="mips_controller_0_MD_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memdata_reg" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IRwr" SIGIS="undef" SIGNAME="mips_controller_0_IRwr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_instr" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="A_en" SIGIS="undef" SIGNAME="mips_controller_0_A_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="A_reg" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B_en" SIGIS="undef" SIGNAME="mips_controller_0_B_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B_reg" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUR_en" SIGIS="undef" SIGNAME="mips_controller_0_ALUR_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_ALU" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MPLR_en" SIGIS="undef" SIGNAME="mips_controller_0_MPLR_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MPL_reg_lo" PORT="EN"/>
            <CONNECTION INSTANCE="MPL_reg_hi" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IorD" SIGIS="undef" SIGNAME="mips_controller_0_IorD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_memaddr" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem2rb" SIGIS="undef" SIGNAME="mips_controller_0_mem2rb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_mem2reg" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regDst" SIGIS="undef" SIGNAME="mips_controller_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_RegDst" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ALUsrcA" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUsrcA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcA" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ALUsrcB" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUsrcB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="shift" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PCsrc" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_PCsrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux3_PCsrc" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="MPL_ALU" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_MPL_ALU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mslice_0" HWVERSION="1.0" INSTANCE="mslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MPL_reg_lo" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mslice_1" HWVERSION="1.0" INSTANCE="mslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MPL_reg_hi" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/multiplier_0" HWVERSION="1.0" INSTANCE="multiplier_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplier" VLNV="xilinx.com:user:multiplier:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_multiplier_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcA_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcA" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcB_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="mips_controller_0_mplrst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="mplrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="R" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="mslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="multiplier_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="MPLdone"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_RegDst" HWVERSION="1.0" INSTANCE="mux2_RegDst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2" VLNV="xilinx.com:module_ref:mux2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux2_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="instr_rt_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_rt" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="instr_rd_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_rd" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="mips_controller_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux2_RegDst_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="waddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_mem2reg" HWVERSION="1.0" INSTANCE="mux2_mem2reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2" VLNV="xilinx.com:module_ref:mux2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="mux4_outbus_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="memdata_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memdata_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="mips_controller_0_mem2rb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="mem2rb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux2_mem2reg_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regbank" PORT="wrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_memaddr" HWVERSION="1.0" INSTANCE="mux2_memaddr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2" VLNV="xilinx.com:module_ref:mux2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux2_srcA_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="reg_PC_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_PC" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="mux4_outbus_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="mips_controller_0_IorD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="IorD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux2_memaddr_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryAddress"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux3_PCsrc" HWVERSION="1.0" INSTANCE="mux3_PCsrc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux3" VLNV="xilinx.com:module_ref:mux3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="nsel" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="mux4_outbus_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in2" RIGHT="0" SIGIS="undef" SIGNAME="concat_jump_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_jump" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_PCsrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="PCsrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux3_PCsrc_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_PC" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_outbus" HWVERSION="1.0" INSTANCE="mux4_outbus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4" VLNV="xilinx.com:module_ref:mux4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="nsel" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux4_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="MPL_reg_hi_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MPL_reg_hi" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="MPL_reg_lo_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MPL_reg_lo" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in2" RIGHT="0" SIGIS="undef" SIGNAME="reg_ALU_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_ALU" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in3" RIGHT="0" SIGIS="undef" SIGNAME="L1_counter_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L1_counter" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_MPL_ALU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="MPL_ALU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux4_outbus_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux3_PCsrc" PORT="mux_in1"/>
            <CONNECTION INSTANCE="mux2_memaddr" PORT="mux_in1"/>
            <CONNECTION INSTANCE="mux2_mem2reg" PORT="mux_in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_srcA" HWVERSION="1.0" INSTANCE="mux4_srcA" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4" VLNV="xilinx.com:module_ref:mux4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="nsel" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="reg_PC_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_PC" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="A_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="A_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in2" RIGHT="0" SIGIS="undef" SIGNAME="SignExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt32_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in3" RIGHT="0" SIGIS="undef" SIGNAME="B_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUsrcA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="ALUsrcA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcA_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="A"/>
            <CONNECTION INSTANCE="ALU_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_srcB" HWVERSION="1.0" INSTANCE="mux4_srcB" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4" VLNV="xilinx.com:module_ref:mux4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="nsel" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="B_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="logicsrc_4_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logicsrc_4" PORT="sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in2" RIGHT="0" SIGIS="undef" SIGNAME="SignExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt32_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in3" RIGHT="0" SIGIS="undef" SIGNAME="ShiftLeft_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ShiftLeft_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_ALUsrcB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="ALUsrcB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcB_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="B"/>
            <CONNECTION INSTANCE="shift" PORT="mux_in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_ALU" HWVERSION="1.0" INSTANCE="reg_ALU" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_reg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_ALUR_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="ALUR_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reg_ALU_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_outbus" PORT="mux_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_PC" HWVERSION="1.0" INSTANCE="reg_PC" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_reg_ALU_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="mux3_PCsrc_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux3_PCsrc" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_PCwro">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="PCwro"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reg_PC_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_31dt28" PORT="Din"/>
            <CONNECTION INSTANCE="mux2_memaddr" PORT="mux_in0"/>
            <CONNECTION INSTANCE="mux4_srcA" PORT="mux_in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_instr" HWVERSION="1.0" INSTANCE="reg_instr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memoryDataIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memoryDataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="mips_controller_0_IRwr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="IRwr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reg_instr_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_jumpdest" PORT="Din"/>
            <CONNECTION INSTANCE="instr_rs" PORT="Din"/>
            <CONNECTION INSTANCE="instr_rt" PORT="Din"/>
            <CONNECTION INSTANCE="instr_rd" PORT="Din"/>
            <CONNECTION INSTANCE="instr_funct" PORT="Din"/>
            <CONNECTION INSTANCE="instr_imm" PORT="Din"/>
            <CONNECTION INSTANCE="instr_opcode" PORT="Din"/>
            <CONNECTION INSTANCE="instr_shamt" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/regbank" HWVERSION="1.0" INSTANCE="regbank" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_bank32x32" VLNV="xilinx.com:module_ref:reg_bank32x32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="nregs" VALUE="32"/>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_reg_bank32x32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regwrite" SIGIS="undef" SIGNAME="mips_controller_0_RBwr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="RBwr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wrdata" RIGHT="0" SIGIS="undef" SIGNAME="mux2_mem2reg_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_mem2reg" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="waddr" RIGHT="0" SIGIS="undef" SIGNAME="mux2_RegDst_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_RegDst" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="raddr0" RIGHT="0" SIGIS="undef" SIGNAME="instr_rs_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_rs" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="raddr1" RIGHT="0" SIGIS="undef" SIGNAME="instr_rt_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_rt" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x0" RIGHT="0" SIGIS="undef" SIGNAME="regbank_x0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="A_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x1" RIGHT="0" SIGIS="undef" SIGNAME="regbank_x1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/shift" HWVERSION="1.0" INSTANCE="shift" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux3" VLNV="xilinx.com:module_ref:mux3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="nsel" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mips_mux3_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="mux_in0" RIGHT="0" SIGIS="undef" SIGNAME="mux4_srcB_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_srcB" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in1" RIGHT="0" SIGIS="undef" SIGNAME="ZeroExt32_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ZeroExt32_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mux_in2" RIGHT="0" SIGIS="undef" SIGNAME="logicsrc_16_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logicsrc_16" PORT="sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="mips_controller_0_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mips_controller_0" PORT="shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="shift_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
