git clone --depth 1 --no-tags https://github.com/Mr-Sheep/CS233-MISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688663082
git clone --depth 1 --no-tags https://github.com/mahiru23/FPGA_Eatbean.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685972963
git clone --depth 1 --no-tags https://github.com/efabless/EF_ADCS1008NC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686992802
git clone --depth 1 --no-tags https://github.com/will-hut/Prototypical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692256614
git clone --depth 1 --no-tags https://github.com/hank09901/112_Spring_DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692424757
git clone --depth 1 --no-tags https://github.com/dishak14/pes_4bcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685895482
git clone --depth 1 --no-tags https://github.com/devinatkin/tt05-cookiemonster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691353454
git clone --depth 1 --no-tags https://github.com/wsl5300/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692517026
git clone --depth 1 --no-tags https://github.com/Sharathsv08/32-bit-carry-look-ahead-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690390166
git clone --depth 1 --no-tags https://github.com/AshitSahu0212/MIPS_based_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690154559
git clone --depth 1 --no-tags https://github.com/sunnywindow/DS18B20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690552611
git clone --depth 1 --no-tags https://github.com/Talha-Moghul/VerilogFundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690544932
git clone --depth 1 --no-tags https://github.com/sunnywindow/FSM_vendring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690534689
git clone --depth 1 --no-tags https://github.com/geotrieu/rad-sim-adder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690293535
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685381414
git clone --depth 1 --no-tags https://github.com/mattyCharitan/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685484626
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fulladder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685363963
git clone --depth 1 --no-tags https://github.com/f-hal/fft-4-tt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685599567
git clone --depth 1 --no-tags https://github.com/harshasus/Sure-trust-G9-VLSI-FRONT-END-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685634608
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_transmit_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685712413
git clone --depth 1 --no-tags https://github.com/Jingzhi-cyber/Central-Processing-Unit-design-and-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686008089
git clone --depth 1 --no-tags https://github.com/Sbj3333/pes_freq_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685903483
git clone --depth 1 --no-tags https://github.com/Karthik-6362/pes_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685896126
git clone --depth 1 --no-tags https://github.com/vandhana01/pes_3bit_rc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687336963
git clone --depth 1 --no-tags https://github.com/Pavan2280/pes_binary_to_gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687516395
git clone --depth 1 --no-tags https://github.com/amandeep2326/PWM-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687668351
git clone --depth 1 --no-tags https://github.com/AbdullahMahmoudGhazal/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687684875
git clone --depth 1 --no-tags https://github.com/PJM0213/Verilog_FULLADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684860006
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686458310
git clone --depth 1 --no-tags https://github.com/Mplaban/MIN-Execution-Unit-RTL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687139179
git clone --depth 1 --no-tags https://github.com/ariya954/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686254929
git clone --depth 1 --no-tags https://github.com/verilogmayur/basicverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686417804
git clone --depth 1 --no-tags https://github.com/pitt-photonics/caravel_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686434104
git clone --depth 1 --no-tags https://github.com/Howie354/ARBITER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690081456
git clone --depth 1 --no-tags https://github.com/Gauravmk343/Hardware-Implementation-UART-communication-protocol-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688427112
git clone --depth 1 --no-tags https://github.com/MosTransistor/loop_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689008903
git clone --depth 1 --no-tags https://github.com/anjalish05/Processor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692018874
git clone --depth 1 --no-tags https://github.com/yassershokr/Traffic_Light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691177654
git clone --depth 1 --no-tags https://github.com/SALAHEAG/AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691236574
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/my_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690893265
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/Name-scroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689542647
git clone --depth 1 --no-tags https://github.com/chloewangmeow/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692442716
git clone --depth 1 --no-tags https://github.com/p-medeiros/Sap1_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692038818
git clone --depth 1 --no-tags https://github.com/Gurusatwik/SAP1-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687376935
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/moore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689655081
git clone --depth 1 --no-tags https://github.com/yasmincsme/TEC498_CONTROLADOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691208377
git clone --depth 1 --no-tags https://github.com/sherry186/Digital-Systems-Design-and-Laboratory-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686635228
git clone --depth 1 --no-tags https://github.com/AleksaZatezalo/ComputerDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690839926
git clone --depth 1 --no-tags https://github.com/drujensen/tiny16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686859829
git clone --depth 1 --no-tags https://github.com/yagnavivek/PES_ADD_SUB_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687081143
git clone --depth 1 --no-tags https://github.com/Rajarshii/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690847158
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/FaultTrackingFrameworkForRISC-VArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688404127
git clone --depth 1 --no-tags https://github.com/ruei7916/SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692472940
git clone --depth 1 --no-tags https://github.com/p810105b/Simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685883787
git clone --depth 1 --no-tags https://github.com/YangLingSanShan/BUAA-CO-2206.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688008679
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689575791
git clone --depth 1 --no-tags https://github.com/dlmiles/tt04-muldiv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688784080
git clone --depth 1 --no-tags https://github.com/panzerstadt/verilog-wip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686608504
git clone --depth 1 --no-tags https://github.com/Hema-m-01/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686651941
git clone --depth 1 --no-tags https://github.com/Omarafifi1/swap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686654455
git clone --depth 1 --no-tags https://github.com/Srini-web/pes_fb_piso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685897850
git clone --depth 1 --no-tags https://github.com/AhmedAwad17-5-2002/Parking_Sys_Using_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686637417
git clone --depth 1 --no-tags https://github.com/wonseop1/MU0_idx_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687510123
git clone --depth 1 --no-tags https://github.com/aildsonf/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687301730
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687849104
git clone --depth 1 --no-tags https://github.com/Abhinandan-Singh-Baghel/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687185751
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_clk_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687276408
git clone --depth 1 --no-tags https://github.com/francoriba/ALU_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687228828
git clone --depth 1 --no-tags https://github.com/Veda1809/pes_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687038262
git clone --depth 1 --no-tags https://github.com/Z-o-o-d/verilog_learn_hdlbits.01xz.net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688311535
git clone --depth 1 --no-tags https://github.com/Howie354/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690076300
git clone --depth 1 --no-tags https://github.com/Howie354/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690072294
git clone --depth 1 --no-tags https://github.com/Yousif-Abuzeid/Spartan-6-DSP---DSP48A1---.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690290979
git clone --depth 1 --no-tags https://github.com/wang-hsiu-cheng/DigitalLogicDesignExp_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690153319
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Traffic_Light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690589155
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/Sequential_8x8_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691300548
git clone --depth 1 --no-tags https://github.com/alaarabie/digital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691478159
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/SPI-Protocol-Implementation-using-SystemVerilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691135337
git clone --depth 1 --no-tags https://github.com/hnminh1908/Caravel-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689222830
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/Verilog-Training-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688377411
git clone --depth 1 --no-tags https://github.com/Wangxianke123/HDLbits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691851406
git clone --depth 1 --no-tags https://github.com/9964ERESH/8-BIT-MULTIPLIER-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691864836
git clone --depth 1 --no-tags https://github.com/Ogatarina-sq/PIDcontrol-auto-tracking-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684947335
git clone --depth 1 --no-tags https://github.com/EdigaSuseela407/CourseFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685008027
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fsm_sequence_detercors_project5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685478373
git clone --depth 1 --no-tags https://github.com/divyajalikoppa/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685417946
git clone --depth 1 --no-tags https://github.com/chokkapuvandana/32-bit-floatingpoint-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685661997
git clone --depth 1 --no-tags https://github.com/saikrishnagujju/32-Bit-Floating_Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685661756
git clone --depth 1 --no-tags https://github.com/Abdoemad220/ALSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685729033
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690676840
git clone --depth 1 --no-tags https://github.com/Armin-armin/Image-Smoother-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689293431
git clone --depth 1 --no-tags https://github.com/Armin-armin/RISC-V-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689285584
git clone --depth 1 --no-tags https://github.com/StuLiMing/CPU_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691109356
git clone --depth 1 --no-tags https://github.com/XH-Liao/elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692211157
git clone --depth 1 --no-tags https://github.com/ajmj98/rtl_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692148976
git clone --depth 1 --no-tags https://github.com/jason611130/verilog_ASE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686822153
git clone --depth 1 --no-tags https://github.com/ZSteam77/Cisc-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686282888
git clone --depth 1 --no-tags https://github.com/khsong07/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688272298
