Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 27 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/alu_tb.v" Line 43
ne 53
