#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x58d0fd6801a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58d0fd680330 .scope module, "dma_controller_tb" "dma_controller_tb" 3 4;
 .timescale -9 -12;
v0x58d0fd762d40_0 .var "apb_addr", 7 0;
v0x58d0fd762e20_0 .net "apb_busy", 0 0, L_0x58d0fd774f80;  1 drivers
v0x58d0fd762ec0_0 .net "apb_idle", 0 0, L_0x58d0fd774df0;  1 drivers
v0x58d0fd762f60_0 .net "apb_rdata", 31 0, v0x58d0fd755f10_0;  1 drivers
v0x58d0fd763000_0 .var "apb_rw", 0 0;
v0x58d0fd7630f0_0 .var "apb_start", 0 0;
v0x58d0fd763190_0 .var "apb_wdata", 31 0;
v0x58d0fd763230_0 .net "axi_araddr", 31 0, v0x58d0fd75b4a0_0;  1 drivers
v0x58d0fd7632d0_0 .net "axi_arready", 0 0, v0x58d0fd760fc0_0;  1 drivers
v0x58d0fd763370_0 .net "axi_arvalid", 0 0, v0x58d0fd75b660_0;  1 drivers
v0x58d0fd763410_0 .net "axi_awaddr", 31 0, v0x58d0fd75cc30_0;  1 drivers
v0x58d0fd7634b0_0 .net "axi_awready", 0 0, v0x58d0fd7613c0_0;  1 drivers
v0x58d0fd763550_0 .net "axi_awvalid", 0 0, v0x58d0fd75cdf0_0;  1 drivers
v0x58d0fd7635f0_0 .net "axi_bready", 0 0, v0x58d0fd75cec0_0;  1 drivers
v0x58d0fd763690_0 .net "axi_bvalid", 0 0, v0x58d0fd7616d0_0;  1 drivers
v0x58d0fd763730_0 .net "axi_rdata", 31 0, v0x58d0fd761a00_0;  1 drivers
v0x58d0fd7637d0_0 .net "axi_rready", 0 0, v0x58d0fd75b810_0;  1 drivers
v0x58d0fd763980_0 .net "axi_rvalid", 0 0, v0x58d0fd761ca0_0;  1 drivers
v0x58d0fd763a20_0 .net "axi_wdata", 31 0, v0x58d0fd75d040_0;  1 drivers
v0x58d0fd763ac0_0 .net "axi_wready", 0 0, v0x58d0fd761ea0_0;  1 drivers
v0x58d0fd763b60_0 .net "axi_wstrb", 3 0, v0x58d0fd75d1e0_0;  1 drivers
v0x58d0fd763c00_0 .net "axi_wvalid", 0 0, v0x58d0fd75d2c0_0;  1 drivers
v0x58d0fd763ca0_0 .var "clk", 0 0;
v0x58d0fd763e50_0 .net "paddr", 7 0, v0x58d0fd755970_0;  1 drivers
v0x58d0fd763ef0_0 .net "penable", 0 0, v0x58d0fd755a50_0;  1 drivers
v0x58d0fd763f90_0 .net "prdata", 31 0, v0x58d0fd757b60_0;  1 drivers
v0x58d0fd764050_0 .net "pready", 0 0, v0x58d0fd757c30_0;  1 drivers
v0x58d0fd7640f0_0 .net "psel", 0 0, v0x58d0fd755cb0_0;  1 drivers
v0x58d0fd764190_0 .net "pwdata", 31 0, v0x58d0fd755d70_0;  1 drivers
v0x58d0fd764250_0 .net "pwrite", 0 0, v0x58d0fd755e50_0;  1 drivers
v0x58d0fd7642f0_0 .var "rst_n", 0 0;
S_0x58d0fd68b2a0 .scope module, "apb_m" "apb_master" 3 78, 4 2 0, S_0x58d0fd680330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "psel";
    .port_info 3 /OUTPUT 1 "penable";
    .port_info 4 /OUTPUT 1 "pwrite";
    .port_info 5 /OUTPUT 8 "paddr";
    .port_info 6 /OUTPUT 32 "pwdata";
    .port_info 7 /INPUT 32 "prdata";
    .port_info 8 /INPUT 1 "pready";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /INPUT 1 "rw";
    .port_info 11 /INPUT 8 "addr";
    .port_info 12 /INPUT 32 "wdata";
    .port_info 13 /OUTPUT 32 "rdata";
    .port_info 14 /OUTPUT 1 "idle";
    .port_info 15 /OUTPUT 1 "busy";
P_0x58d0fd6b5ce0 .param/l "ACCESS" 1 4 25, +C4<00000000000000000000000000000010>;
P_0x58d0fd6b5d20 .param/l "IDLE" 1 4 25, +C4<00000000000000000000000000000000>;
P_0x58d0fd6b5d60 .param/l "SETUP" 1 4 25, +C4<00000000000000000000000000000001>;
v0x58d0fd7262d0_0 .net *"_ivl_0", 31 0, L_0x58d0fd764cf0;  1 drivers
L_0x7e6b0f386018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58d0fd726370_0 .net *"_ivl_3", 29 0, L_0x7e6b0f386018;  1 drivers
L_0x7e6b0f386060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58d0fd726b20_0 .net/2u *"_ivl_4", 31 0, L_0x7e6b0f386060;  1 drivers
v0x58d0fd726bc0_0 .net "addr", 7 0, v0x58d0fd762d40_0;  1 drivers
v0x58d0fd7271d0_0 .net "busy", 0 0, L_0x58d0fd774f80;  alias, 1 drivers
v0x58d0fd7272a0_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  1 drivers
v0x58d0fd6f8cc0_0 .net "idle", 0 0, L_0x58d0fd774df0;  alias, 1 drivers
v0x58d0fd755970_0 .var "paddr", 7 0;
v0x58d0fd755a50_0 .var "penable", 0 0;
v0x58d0fd755b10_0 .net "prdata", 31 0, v0x58d0fd757b60_0;  alias, 1 drivers
v0x58d0fd755bf0_0 .net "pready", 0 0, v0x58d0fd757c30_0;  alias, 1 drivers
v0x58d0fd755cb0_0 .var "psel", 0 0;
v0x58d0fd755d70_0 .var "pwdata", 31 0;
v0x58d0fd755e50_0 .var "pwrite", 0 0;
v0x58d0fd755f10_0 .var "rdata", 31 0;
v0x58d0fd755ff0_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  1 drivers
v0x58d0fd7560b0_0 .net "rw", 0 0, v0x58d0fd763000_0;  1 drivers
v0x58d0fd756170_0 .net "start", 0 0, v0x58d0fd7630f0_0;  1 drivers
v0x58d0fd756230_0 .var "state", 1 0;
v0x58d0fd756310_0 .net "wdata", 31 0, v0x58d0fd763190_0;  1 drivers
E_0x58d0fd678bb0/0 .event negedge, v0x58d0fd755ff0_0;
E_0x58d0fd678bb0/1 .event posedge, v0x58d0fd7272a0_0;
E_0x58d0fd678bb0 .event/or E_0x58d0fd678bb0/0, E_0x58d0fd678bb0/1;
L_0x58d0fd764cf0 .concat [ 2 30 0 0], v0x58d0fd756230_0, L_0x7e6b0f386018;
L_0x58d0fd774df0 .cmp/eq 32, L_0x58d0fd764cf0, L_0x7e6b0f386060;
L_0x58d0fd774f80 .reduce/nor L_0x58d0fd774df0;
S_0x58d0fd7565f0 .scope autotask, "apb_write" "apb_write" 3 116, 3 116 0, S_0x58d0fd680330;
 .timescale -9 -12;
v0x58d0fd7567c0_0 .var "addr", 7 0;
v0x58d0fd7568c0_0 .var "data", 31 0;
E_0x58d0fd63cb20 .event posedge, v0x58d0fd7272a0_0;
TD_dma_controller_tb.apb_write ;
    %wait E_0x58d0fd63cb20;
T_0.0 ;
    %load/vec4 v0x58d0fd762ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x58d0fd63cb20;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x58d0fd7567c0_0;
    %store/vec4 v0x58d0fd762d40_0, 0, 8;
    %load/vec4 v0x58d0fd7568c0_0;
    %store/vec4 v0x58d0fd763190_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58d0fd763000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58d0fd7630f0_0, 0, 1;
    %wait E_0x58d0fd63cb20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58d0fd7630f0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x58d0fd762ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x58d0fd63cb20;
    %jmp T_0.2;
T_0.3 ;
    %end;
S_0x58d0fd7569a0 .scope module, "dma_inst" "dma_controller" 3 52, 5 5 0, S_0x58d0fd680330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 8 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /OUTPUT 32 "prdata";
    .port_info 8 /OUTPUT 1 "pready";
    .port_info 9 /OUTPUT 1 "axi_arvalid";
    .port_info 10 /OUTPUT 32 "axi_araddr";
    .port_info 11 /INPUT 1 "axi_arready";
    .port_info 12 /INPUT 1 "axi_rvalid";
    .port_info 13 /INPUT 32 "axi_rdata";
    .port_info 14 /OUTPUT 1 "axi_rready";
    .port_info 15 /OUTPUT 1 "axi_awvalid";
    .port_info 16 /OUTPUT 32 "axi_awaddr";
    .port_info 17 /INPUT 1 "axi_awready";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /OUTPUT 4 "axi_wstrb";
    .port_info 20 /OUTPUT 32 "axi_wdata";
    .port_info 21 /INPUT 1 "axi_wready";
    .port_info 22 /INPUT 1 "axi_bvalid";
    .port_info 23 /OUTPUT 1 "axi_bready";
v0x58d0fd75c9d0_0 .net "axi_araddr", 31 0, v0x58d0fd75b4a0_0;  alias, 1 drivers
v0x58d0fd75e0a0_0 .net "axi_arready", 0 0, v0x58d0fd760fc0_0;  alias, 1 drivers
v0x58d0fd75e170_0 .net "axi_arvalid", 0 0, v0x58d0fd75b660_0;  alias, 1 drivers
v0x58d0fd75e270_0 .net "axi_awaddr", 31 0, v0x58d0fd75cc30_0;  alias, 1 drivers
v0x58d0fd75e340_0 .net "axi_awready", 0 0, v0x58d0fd7613c0_0;  alias, 1 drivers
v0x58d0fd75e3e0_0 .net "axi_awvalid", 0 0, v0x58d0fd75cdf0_0;  alias, 1 drivers
v0x58d0fd75e4b0_0 .net "axi_bready", 0 0, v0x58d0fd75cec0_0;  alias, 1 drivers
v0x58d0fd75e580_0 .net "axi_bvalid", 0 0, v0x58d0fd7616d0_0;  alias, 1 drivers
v0x58d0fd75e650_0 .net "axi_rdata", 31 0, v0x58d0fd761a00_0;  alias, 1 drivers
v0x58d0fd75e720_0 .net "axi_rready", 0 0, v0x58d0fd75b810_0;  alias, 1 drivers
v0x58d0fd75e7f0_0 .net "axi_rvalid", 0 0, v0x58d0fd761ca0_0;  alias, 1 drivers
v0x58d0fd75e8c0_0 .net "axi_wdata", 31 0, v0x58d0fd75d040_0;  alias, 1 drivers
v0x58d0fd75e990_0 .net "axi_wready", 0 0, v0x58d0fd761ea0_0;  alias, 1 drivers
v0x58d0fd75ea60_0 .net "axi_wstrb", 3 0, v0x58d0fd75d1e0_0;  alias, 1 drivers
v0x58d0fd75eb30_0 .net "axi_wvalid", 0 0, v0x58d0fd75d2c0_0;  alias, 1 drivers
v0x58d0fd75ec00_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd75eca0_0 .net "data_in", 31 0, v0x58d0fd75ba80_0;  1 drivers
v0x58d0fd75ee50_0 .net "data_out", 31 0, v0x58d0fd75a670_0;  1 drivers
v0x58d0fd75ef40_0 .net "dma_done", 0 0, v0x58d0fd758ae0_0;  1 drivers
v0x58d0fd75f030_0 .net "dma_start", 0 0, v0x58d0fd757800_0;  1 drivers
v0x58d0fd75f120_0 .net "dst_reg", 31 0, v0x58d0fd7578c0_0;  1 drivers
v0x58d0fd75f210_0 .net "fifo_empty", 0 0, L_0x58d0fd764c10;  1 drivers
v0x58d0fd75f300_0 .net "fifo_full", 0 0, L_0x58d0fd727070;  1 drivers
v0x58d0fd75f3f0_0 .net "paddr", 7 0, v0x58d0fd755970_0;  alias, 1 drivers
v0x58d0fd75f4e0_0 .net "penable", 0 0, v0x58d0fd755a50_0;  alias, 1 drivers
v0x58d0fd75f5d0_0 .net "prdata", 31 0, v0x58d0fd757b60_0;  alias, 1 drivers
v0x58d0fd75f6c0_0 .net "pready", 0 0, v0x58d0fd757c30_0;  alias, 1 drivers
v0x58d0fd75f7b0_0 .net "psel", 0 0, v0x58d0fd755cb0_0;  alias, 1 drivers
v0x58d0fd75f8a0_0 .net "pwdata", 31 0, v0x58d0fd755d70_0;  alias, 1 drivers
v0x58d0fd75f990_0 .net "pwrite", 0 0, v0x58d0fd755e50_0;  alias, 1 drivers
v0x58d0fd75fa80_0 .net "r_size_data", 15 0, v0x58d0fd758d70_0;  1 drivers
v0x58d0fd75fb70_0 .net "raddr_reg", 31 0, v0x58d0fd758e60_0;  1 drivers
v0x58d0fd75fc60_0 .net "read_done", 0 0, v0x58d0fd75bf30_0;  1 drivers
v0x58d0fd75fd50_0 .net "ren", 0 0, v0x58d0fd75d5b0_0;  1 drivers
v0x58d0fd75fe40_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd75fee0_0 .net "size_dtrans", 15 0, v0x58d0fd7580e0_0;  1 drivers
v0x58d0fd75ffd0_0 .net "src_reg", 31 0, v0x58d0fd758180_0;  1 drivers
v0x58d0fd7600c0_0 .net "start_read", 0 0, v0x58d0fd759280_0;  1 drivers
v0x58d0fd7601b0_0 .net "start_write", 0 0, v0x58d0fd759320_0;  1 drivers
v0x58d0fd7602a0_0 .net "w_size_data", 15 0, v0x58d0fd7594a0_0;  1 drivers
v0x58d0fd760390_0 .net "waddr_reg", 31 0, v0x58d0fd759580_0;  1 drivers
v0x58d0fd760480_0 .net "wen", 0 0, v0x58d0fd75c200_0;  1 drivers
v0x58d0fd760570_0 .net "write_done", 0 0, v0x58d0fd75dca0_0;  1 drivers
S_0x58d0fd756dd0 .scope module, "app_intf0" "apb_interface" 5 67, 6 1 0, S_0x58d0fd7569a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "dma_done";
    .port_info 3 /OUTPUT 1 "dma_start";
    .port_info 4 /OUTPUT 16 "size_dtrans";
    .port_info 5 /OUTPUT 32 "src_reg";
    .port_info 6 /OUTPUT 32 "dst_reg";
    .port_info 7 /INPUT 1 "psel";
    .port_info 8 /INPUT 1 "penable";
    .port_info 9 /INPUT 1 "pwrite";
    .port_info 10 /INPUT 8 "paddr";
    .port_info 11 /INPUT 32 "pwdata";
    .port_info 12 /OUTPUT 32 "prdata";
    .port_info 13 /OUTPUT 1 "pready";
L_0x58d0fd731070 .functor AND 1, v0x58d0fd755cb0_0, v0x58d0fd755a50_0, C4<1>, C4<1>;
L_0x58d0fd731c20 .functor AND 1, L_0x58d0fd731070, v0x58d0fd755e50_0, C4<1>, C4<1>;
L_0x58d0fd72a3b0 .functor AND 1, L_0x58d0fd731c20, L_0x58d0fd7644e0, C4<1>, C4<1>;
L_0x58d0fd724fc0 .functor AND 1, v0x58d0fd755cb0_0, v0x58d0fd755a50_0, C4<1>, C4<1>;
L_0x58d0fd726170 .functor AND 1, L_0x58d0fd724fc0, L_0x58d0fd764580, C4<1>, C4<1>;
v0x58d0fd757110_0 .net *"_ivl_1", 0 0, L_0x58d0fd731070;  1 drivers
v0x58d0fd7571f0_0 .net *"_ivl_11", 0 0, L_0x58d0fd764580;  1 drivers
v0x58d0fd7572b0_0 .net *"_ivl_3", 0 0, L_0x58d0fd731c20;  1 drivers
v0x58d0fd757350_0 .net *"_ivl_5", 0 0, L_0x58d0fd7644e0;  1 drivers
v0x58d0fd757410_0 .net *"_ivl_9", 0 0, L_0x58d0fd724fc0;  1 drivers
v0x58d0fd757520_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd7575c0_0 .var "ctrl_reg", 31 0;
v0x58d0fd757680_0 .var "dma_busy", 0 0;
v0x58d0fd757740_0 .net "dma_done", 0 0, v0x58d0fd758ae0_0;  alias, 1 drivers
v0x58d0fd757800_0 .var "dma_start", 0 0;
v0x58d0fd7578c0_0 .var "dst_reg", 31 0;
v0x58d0fd7579a0_0 .net "paddr", 7 0, v0x58d0fd755970_0;  alias, 1 drivers
v0x58d0fd757a90_0 .net "penable", 0 0, v0x58d0fd755a50_0;  alias, 1 drivers
v0x58d0fd757b60_0 .var "prdata", 31 0;
v0x58d0fd757c30_0 .var "pready", 0 0;
v0x58d0fd757d00_0 .net "psel", 0 0, v0x58d0fd755cb0_0;  alias, 1 drivers
v0x58d0fd757dd0_0 .net "pwdata", 31 0, v0x58d0fd755d70_0;  alias, 1 drivers
v0x58d0fd757ea0_0 .net "pwrite", 0 0, v0x58d0fd755e50_0;  alias, 1 drivers
v0x58d0fd757f70_0 .net "read_en", 0 0, L_0x58d0fd726170;  1 drivers
v0x58d0fd758010_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd7580e0_0 .var "size_dtrans", 15 0;
v0x58d0fd758180_0 .var "src_reg", 31 0;
v0x58d0fd758220_0 .net "write_en", 0 0, L_0x58d0fd72a3b0;  1 drivers
L_0x58d0fd7644e0 .reduce/nor v0x58d0fd757680_0;
L_0x58d0fd764580 .reduce/nor v0x58d0fd755e50_0;
S_0x58d0fd758480 .scope module, "ctrl0" "controller" 5 84, 7 5 0, S_0x58d0fd7569a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "dma_start";
    .port_info 3 /INPUT 16 "size_dtrans";
    .port_info 4 /INPUT 32 "src_reg";
    .port_info 5 /INPUT 32 "dst_reg";
    .port_info 6 /OUTPUT 1 "dma_done";
    .port_info 7 /OUTPUT 1 "start_read";
    .port_info 8 /OUTPUT 16 "r_size_data";
    .port_info 9 /OUTPUT 32 "raddr_reg";
    .port_info 10 /INPUT 1 "read_done";
    .port_info 11 /OUTPUT 1 "start_write";
    .port_info 12 /OUTPUT 16 "w_size_data";
    .port_info 13 /OUTPUT 32 "waddr_reg";
    .port_info 14 /INPUT 1 "write_done";
P_0x58d0fd758630 .param/l "IDLE" 1 7 31, C4<00000000000000000000000000000000>;
P_0x58d0fd758670 .param/l "RAM_LIMIT" 1 7 34, C4<00000000000000010000000000000000>;
P_0x58d0fd7586b0 .param/l "WAIT_DONE" 1 7 31, C4<00000000000000000000000000000001>;
v0x58d0fd7589f0_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd758ae0_0 .var "dma_done", 0 0;
v0x58d0fd758ba0_0 .net "dma_start", 0 0, v0x58d0fd757800_0;  alias, 1 drivers
v0x58d0fd758ca0_0 .net "dst_reg", 31 0, v0x58d0fd7578c0_0;  alias, 1 drivers
v0x58d0fd758d70_0 .var "r_size_data", 15 0;
v0x58d0fd758e60_0 .var "raddr_reg", 31 0;
v0x58d0fd758f00_0 .var "read_completed", 0 0;
v0x58d0fd758fc0_0 .net "read_done", 0 0, v0x58d0fd75bf30_0;  alias, 1 drivers
v0x58d0fd759080_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd759120_0 .net "size_dtrans", 15 0, v0x58d0fd7580e0_0;  alias, 1 drivers
v0x58d0fd7591e0_0 .net "src_reg", 31 0, v0x58d0fd758180_0;  alias, 1 drivers
v0x58d0fd759280_0 .var "start_read", 0 0;
v0x58d0fd759320_0 .var "start_write", 0 0;
v0x58d0fd7593e0_0 .var "state", 0 0;
v0x58d0fd7594a0_0 .var "w_size_data", 15 0;
v0x58d0fd759580_0 .var "waddr_reg", 31 0;
v0x58d0fd759660_0 .net "write_done", 0 0, v0x58d0fd75dca0_0;  alias, 1 drivers
S_0x58d0fd759a10 .scope module, "fifo0" "fifo" 5 119, 8 5 0, S_0x58d0fd7569a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /OUTPUT 1 "fifo_full";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /OUTPUT 1 "fifo_empty";
    .port_info 7 /OUTPUT 32 "data_out";
P_0x58d0fd759c20 .param/l "ADDR_WIDTH" 0 8 8, +C4<00000000000000000000000000000100>;
P_0x58d0fd759c60 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
P_0x58d0fd759ca0 .param/l "DEPTH" 1 8 23, +C4<000000000000000000000000000000010000>;
L_0x58d0fd7269c0 .functor XOR 1, L_0x58d0fd764670, L_0x58d0fd764710, C4<0>, C4<0>;
L_0x58d0fd727070 .functor AND 1, L_0x58d0fd7269c0, L_0x58d0fd764a30, C4<1>, C4<1>;
v0x58d0fd759e40_0 .net *"_ivl_1", 0 0, L_0x58d0fd764670;  1 drivers
v0x58d0fd75a070_0 .net *"_ivl_10", 0 0, L_0x58d0fd764a30;  1 drivers
v0x58d0fd75a130_0 .net *"_ivl_3", 0 0, L_0x58d0fd764710;  1 drivers
v0x58d0fd75a220_0 .net *"_ivl_4", 0 0, L_0x58d0fd7269c0;  1 drivers
v0x58d0fd75a2e0_0 .net *"_ivl_7", 3 0, L_0x58d0fd764850;  1 drivers
v0x58d0fd75a410_0 .net *"_ivl_9", 3 0, L_0x58d0fd764940;  1 drivers
v0x58d0fd75a4f0_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd75a590_0 .net "data_in", 31 0, v0x58d0fd75ba80_0;  alias, 1 drivers
v0x58d0fd75a670_0 .var "data_out", 31 0;
v0x58d0fd75a750_0 .net "fifo_empty", 0 0, L_0x58d0fd764c10;  alias, 1 drivers
v0x58d0fd75a810_0 .net "fifo_full", 0 0, L_0x58d0fd727070;  alias, 1 drivers
v0x58d0fd75a8d0 .array "fifo_mem", 15 0, 31 0;
v0x58d0fd75a990_0 .var "rd_ptr", 4 0;
v0x58d0fd75aa70_0 .net "ren", 0 0, v0x58d0fd75d5b0_0;  alias, 1 drivers
v0x58d0fd75ab30_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd75abd0_0 .net "wen", 0 0, v0x58d0fd75c200_0;  alias, 1 drivers
v0x58d0fd75ac90_0 .var "wr_ptr", 4 0;
L_0x58d0fd764670 .part v0x58d0fd75ac90_0, 4, 1;
L_0x58d0fd764710 .part v0x58d0fd75a990_0, 4, 1;
L_0x58d0fd764850 .part v0x58d0fd75ac90_0, 0, 4;
L_0x58d0fd764940 .part v0x58d0fd75a990_0, 0, 4;
L_0x58d0fd764a30 .cmp/eq 4, L_0x58d0fd764850, L_0x58d0fd764940;
L_0x58d0fd764c10 .cmp/eq 5, v0x58d0fd75ac90_0, v0x58d0fd75a990_0;
S_0x58d0fd75af80 .scope module, "rd_axi40" "read_axi4_interface" 5 101, 9 4 0, S_0x58d0fd7569a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_read";
    .port_info 3 /INPUT 16 "r_size_data";
    .port_info 4 /INPUT 32 "raddr_reg";
    .port_info 5 /OUTPUT 1 "read_done";
    .port_info 6 /INPUT 1 "fifo_full";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_in";
    .port_info 9 /OUTPUT 1 "axi_arvalid";
    .port_info 10 /OUTPUT 32 "axi_araddr";
    .port_info 11 /INPUT 1 "axi_arready";
    .port_info 12 /INPUT 1 "axi_rvalid";
    .port_info 13 /INPUT 32 "axi_rdata";
    .port_info 14 /OUTPUT 1 "axi_rready";
P_0x58d0fd75b110 .param/l "R_ADDR" 1 9 33, +C4<00000000000000000000000000000001>;
P_0x58d0fd75b150 .param/l "R_DATA" 1 9 33, +C4<00000000000000000000000000000010>;
P_0x58d0fd75b190 .param/l "R_IDLE" 1 9 33, +C4<00000000000000000000000000000000>;
v0x58d0fd75b4a0_0 .var "axi_araddr", 31 0;
v0x58d0fd75b5a0_0 .net "axi_arready", 0 0, v0x58d0fd760fc0_0;  alias, 1 drivers
v0x58d0fd75b660_0 .var "axi_arvalid", 0 0;
v0x58d0fd75b730_0 .net "axi_rdata", 31 0, v0x58d0fd761a00_0;  alias, 1 drivers
v0x58d0fd75b810_0 .var "axi_rready", 0 0;
v0x58d0fd75b920_0 .net "axi_rvalid", 0 0, v0x58d0fd761ca0_0;  alias, 1 drivers
v0x58d0fd75b9e0_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd75ba80_0 .var "data_in", 31 0;
v0x58d0fd75bb40_0 .net "fifo_full", 0 0, L_0x58d0fd727070;  alias, 1 drivers
v0x58d0fd75bc10_0 .net "r_size_data", 15 0, v0x58d0fd758d70_0;  alias, 1 drivers
v0x58d0fd75bce0_0 .var "r_state", 1 0;
v0x58d0fd75bd80_0 .net "raddr_reg", 31 0, v0x58d0fd758e60_0;  alias, 1 drivers
v0x58d0fd75be70_0 .var "read_cnt", 16 0;
v0x58d0fd75bf30_0 .var "read_done", 0 0;
v0x58d0fd75c000_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd75c130_0 .net "start_read", 0 0, v0x58d0fd759280_0;  alias, 1 drivers
v0x58d0fd75c200_0 .var "wen", 0 0;
S_0x58d0fd75c560 .scope module, "wr_axi40" "write_axi4_interface" 5 130, 10 5 0, S_0x58d0fd7569a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_write";
    .port_info 3 /INPUT 16 "w_size_data";
    .port_info 4 /INPUT 32 "waddr_reg";
    .port_info 5 /OUTPUT 1 "write_done";
    .port_info 6 /INPUT 1 "fifo_empty";
    .port_info 7 /INPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "ren";
    .port_info 9 /OUTPUT 1 "axi_awvalid";
    .port_info 10 /OUTPUT 32 "axi_awaddr";
    .port_info 11 /INPUT 1 "axi_awready";
    .port_info 12 /OUTPUT 1 "axi_wvalid";
    .port_info 13 /OUTPUT 4 "axi_wstrb";
    .port_info 14 /OUTPUT 32 "axi_wdata";
    .port_info 15 /INPUT 1 "axi_wready";
    .port_info 16 /INPUT 1 "axi_bvalid";
    .port_info 17 /OUTPUT 1 "axi_bready";
P_0x58d0fd75c6f0 .param/l "W_ADDR" 1 10 35, +C4<00000000000000000000000000000001>;
P_0x58d0fd75c730 .param/l "W_DATA" 1 10 35, +C4<00000000000000000000000000000010>;
P_0x58d0fd75c770 .param/l "W_IDLE" 1 10 35, +C4<00000000000000000000000000000000>;
P_0x58d0fd75c7b0 .param/l "W_RESP" 1 10 35, +C4<00000000000000000000000000000011>;
v0x58d0fd75cc30_0 .var "axi_awaddr", 31 0;
v0x58d0fd75cd30_0 .net "axi_awready", 0 0, v0x58d0fd7613c0_0;  alias, 1 drivers
v0x58d0fd75cdf0_0 .var "axi_awvalid", 0 0;
v0x58d0fd75cec0_0 .var "axi_bready", 0 0;
v0x58d0fd75cf80_0 .net "axi_bvalid", 0 0, v0x58d0fd7616d0_0;  alias, 1 drivers
v0x58d0fd75d040_0 .var "axi_wdata", 31 0;
v0x58d0fd75d120_0 .net "axi_wready", 0 0, v0x58d0fd761ea0_0;  alias, 1 drivers
v0x58d0fd75d1e0_0 .var "axi_wstrb", 3 0;
v0x58d0fd75d2c0_0 .var "axi_wvalid", 0 0;
v0x58d0fd75d380_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd75d420_0 .net "data_out", 31 0, v0x58d0fd75a670_0;  alias, 1 drivers
v0x58d0fd75d4e0_0 .net "fifo_empty", 0 0, L_0x58d0fd764c10;  alias, 1 drivers
v0x58d0fd75d5b0_0 .var "ren", 0 0;
v0x58d0fd75d680_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd75d720_0 .net "start_write", 0 0, v0x58d0fd759320_0;  alias, 1 drivers
v0x58d0fd75d7f0_0 .net "w_size_data", 15 0, v0x58d0fd7594a0_0;  alias, 1 drivers
v0x58d0fd75d8c0_0 .var "w_state", 2 0;
v0x58d0fd75da70_0 .net "waddr_reg", 31 0, v0x58d0fd759580_0;  alias, 1 drivers
v0x58d0fd75db40_0 .var "wait_data", 0 0;
v0x58d0fd75dbe0_0 .var "write_cnt", 15 0;
v0x58d0fd75dca0_0 .var "write_done", 0 0;
S_0x58d0fd760a30 .scope module, "mem" "axi4_ram_slave" 3 96, 11 2 0, S_0x58d0fd680330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 32 "awaddr";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 1 "wvalid";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /INPUT 4 "wstrb";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 1 "bvalid";
    .port_info 10 /INPUT 1 "bready";
    .port_info 11 /INPUT 1 "arvalid";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /OUTPUT 1 "arready";
    .port_info 14 /OUTPUT 1 "rvalid";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /INPUT 1 "rready";
v0x58d0fd760db0_0 .net "araddr", 31 0, v0x58d0fd75b4a0_0;  alias, 1 drivers
v0x58d0fd760ee0_0 .net "aridx", 13 0, L_0x58d0fd7751a0;  1 drivers
v0x58d0fd760fc0_0 .var "arready", 0 0;
v0x58d0fd7610b0_0 .net "arvalid", 0 0, v0x58d0fd75b660_0;  alias, 1 drivers
v0x58d0fd7611a0_0 .net "awaddr", 31 0, v0x58d0fd75cc30_0;  alias, 1 drivers
v0x58d0fd7612e0_0 .net "awidx", 13 0, L_0x58d0fd775070;  1 drivers
v0x58d0fd7613c0_0 .var "awready", 0 0;
v0x58d0fd7614b0_0 .net "awvalid", 0 0, v0x58d0fd75cdf0_0;  alias, 1 drivers
v0x58d0fd7615a0_0 .net "bready", 0 0, v0x58d0fd75cec0_0;  alias, 1 drivers
v0x58d0fd7616d0_0 .var "bvalid", 0 0;
v0x58d0fd7617c0_0 .net "clk", 0 0, v0x58d0fd763ca0_0;  alias, 1 drivers
v0x58d0fd761860_0 .var/i "i", 31 0;
v0x58d0fd761940 .array "mem", 16383 0, 31 0;
v0x58d0fd761a00_0 .var "rdata", 31 0;
v0x58d0fd761b10_0 .net "rready", 0 0, v0x58d0fd75b810_0;  alias, 1 drivers
v0x58d0fd761c00_0 .net "rst_n", 0 0, v0x58d0fd7642f0_0;  alias, 1 drivers
v0x58d0fd761ca0_0 .var "rvalid", 0 0;
v0x58d0fd761d90_0 .net "wdata", 31 0, v0x58d0fd75d040_0;  alias, 1 drivers
v0x58d0fd761ea0_0 .var "wready", 0 0;
v0x58d0fd761f90_0 .net "wstrb", 3 0, v0x58d0fd75d1e0_0;  alias, 1 drivers
v0x58d0fd7620a0_0 .net "wvalid", 0 0, v0x58d0fd75d2c0_0;  alias, 1 drivers
L_0x58d0fd775070 .part v0x58d0fd75cc30_0, 2, 14;
L_0x58d0fd7751a0 .part v0x58d0fd75b4a0_0, 2, 14;
S_0x58d0fd7623b0 .scope autotask, "run_dma_test" "run_dma_test" 3 128, 3 128 0, S_0x58d0fd680330;
 .timescale -9 -12;
v0x58d0fd7629c0_0 .var "dst_addr", 31 0;
v0x58d0fd762ac0_0 .var/i "i", 31 0;
v0x58d0fd762ba0_0 .var "size", 15 0;
v0x58d0fd762c60_0 .var "src_addr", 31 0;
TD_dma_controller_tb.run_dma_test ;
    %alloc S_0x58d0fd7565f0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x58d0fd7567c0_0, 0, 8;
    %load/vec4 v0x58d0fd762c60_0;
    %store/vec4 v0x58d0fd7568c0_0, 0, 32;
    %fork TD_dma_controller_tb.apb_write, S_0x58d0fd7565f0;
    %join;
    %free S_0x58d0fd7565f0;
    %alloc S_0x58d0fd7565f0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x58d0fd7567c0_0, 0, 8;
    %load/vec4 v0x58d0fd7629c0_0;
    %store/vec4 v0x58d0fd7568c0_0, 0, 32;
    %fork TD_dma_controller_tb.apb_write, S_0x58d0fd7565f0;
    %join;
    %free S_0x58d0fd7565f0;
    %alloc S_0x58d0fd7565f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58d0fd7567c0_0, 0, 8;
    %load/vec4 v0x58d0fd762ba0_0;
    %concati/vec4 1, 0, 16;
    %store/vec4 v0x58d0fd7568c0_0, 0, 32;
    %fork TD_dma_controller_tb.apb_write, S_0x58d0fd7565f0;
    %join;
    %free S_0x58d0fd7565f0;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58d0fd762ac0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x58d0fd762ac0_0;
    %load/vec4 v0x58d0fd762ba0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %cmp/u;
    %jmp/0xz T_1.5, 5;
    %fork t_1, S_0x58d0fd7625e0;
    %jmp t_0;
    .scope S_0x58d0fd7625e0;
t_1 ;
    %load/vec4 v0x58d0fd762c60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x58d0fd762ac0_0;
    %add;
    %cast2;
    %store/vec4 v0x58d0fd7628e0_0, 0, 32;
    %load/vec4 v0x58d0fd7629c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x58d0fd762ac0_0;
    %add;
    %cast2;
    %store/vec4 v0x58d0fd7627e0_0, 0, 32;
    %ix/getv/s 4, v0x58d0fd7627e0_0;
    %load/vec4a v0x58d0fd761940, 4;
    %ix/getv/s 4, v0x58d0fd7628e0_0;
    %load/vec4a v0x58d0fd761940, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 144 "$display", "[ERROR] Mismatch at word %0d: src[%h]=%h dst[%h]=%h", v0x58d0fd762ac0_0, v0x58d0fd762c60_0, &A<v0x58d0fd761940, v0x58d0fd7628e0_0 >, v0x58d0fd7629c0_0, &A<v0x58d0fd761940, v0x58d0fd7627e0_0 > {0 0 0};
    %vpi_call/w 3 146 "$fatal" {0 0 0};
T_1.6 ;
    %end;
    .scope S_0x58d0fd7623b0;
t_0 %join;
    %load/vec4 v0x58d0fd762ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58d0fd762ac0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %vpi_call/w 3 149 "$display", "[PASS] DMA transferred and verified %0d bytes from %08x to %08x.", v0x58d0fd762ba0_0, v0x58d0fd762c60_0, v0x58d0fd7629c0_0 {0 0 0};
    %end;
S_0x58d0fd7625e0 .scope autobegin, "$unm_blk_40" "$unm_blk_40" 3 140, 3 140 0, S_0x58d0fd7623b0;
 .timescale -9 -12;
v0x58d0fd7627e0_0 .var/2s "dst_idx", 31 0;
v0x58d0fd7628e0_0 .var/2s "src_idx", 31 0;
    .scope S_0x58d0fd756dd0;
T_2 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd758010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd7575c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd758180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd7578c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x58d0fd758220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x58d0fd7579a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x58d0fd757dd0_0;
    %assign/vec4 v0x58d0fd7575c0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x58d0fd757dd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd758180_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x58d0fd757dd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd7578c0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
    %load/vec4 v0x58d0fd757f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x58d0fd7579a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x58d0fd7575c0_0;
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x58d0fd757740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58d0fd757680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x58d0fd758180_0;
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x58d0fd7578c0_0;
    %assign/vec4 v0x58d0fd757b60_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
T_2.9 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58d0fd756dd0;
T_3 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd758010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd757800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58d0fd7580e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58d0fd757680_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.6, 11;
    %load/vec4 v0x58d0fd758220_0;
    %and;
T_3.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v0x58d0fd7579a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x58d0fd757dd0_0;
    %parti/s 1, 0, 2;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd757800_0, 0;
    %load/vec4 v0x58d0fd757dd0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x58d0fd7580e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd757800_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58d0fd756dd0;
T_4 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd758010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd757680_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x58d0fd757800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd757680_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x58d0fd757740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd757680_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x58d0fd756dd0;
T_5 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd758010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd757c30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x58d0fd757d00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x58d0fd757a90_0;
    %and;
T_5.2;
    %assign/vec4 v0x58d0fd757c30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x58d0fd758480;
T_6 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd759080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd758ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58d0fd758d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd758e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58d0fd7594a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd759580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd758f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd758ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759320_0, 0;
    %load/vec4 v0x58d0fd7593e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd758f00_0, 0;
    %load/vec4 v0x58d0fd758ba0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.9, 10;
    %load/vec4 v0x58d0fd758ca0_0;
    %load/vec4 v0x58d0fd759120_0;
    %pad/u 32;
    %add;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x58d0fd7591e0_0;
    %load/vec4 v0x58d0fd759120_0;
    %pad/u 32;
    %add;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd759280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd759320_0, 0;
    %load/vec4 v0x58d0fd759120_0;
    %assign/vec4 v0x58d0fd758d70_0, 0;
    %load/vec4 v0x58d0fd759120_0;
    %assign/vec4 v0x58d0fd7594a0_0, 0;
    %load/vec4 v0x58d0fd7591e0_0;
    %assign/vec4 v0x58d0fd758e60_0, 0;
    %load/vec4 v0x58d0fd758ca0_0;
    %assign/vec4 v0x58d0fd759580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd7593e0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd758ae0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd759320_0, 0;
    %load/vec4 v0x58d0fd758fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd758f00_0, 0;
T_6.10 ;
    %load/vec4 v0x58d0fd759660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.14, 9;
    %load/vec4 v0x58d0fd758f00_0;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd758ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7593e0_0, 0;
T_6.12 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58d0fd75af80;
T_7 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd75c000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75c200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75b4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75b810_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x58d0fd75be70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75c200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75bf30_0, 0;
    %load/vec4 v0x58d0fd75bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75b4a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x58d0fd75be70_0, 0;
    %load/vec4 v0x58d0fd75c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x58d0fd75bd80_0;
    %load/vec4 v0x58d0fd75be70_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x58d0fd75b4a0_0, 0;
    %load/vec4 v0x58d0fd75b660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75b660_0, 0;
T_7.9 ;
    %load/vec4 v0x58d0fd75b660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0x58d0fd75b5a0_0;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75b660_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x58d0fd75b920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x58d0fd75bb40_0;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75b810_0, 0;
    %load/vec4 v0x58d0fd75b730_0;
    %assign/vec4 v0x58d0fd75ba80_0, 0;
T_7.14 ;
    %load/vec4 v0x58d0fd75b920_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v0x58d0fd75b810_0;
    %and;
T_7.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0x58d0fd75bb40_0;
    %nor/r;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75c200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75b810_0, 0;
    %load/vec4 v0x58d0fd75be70_0;
    %addi 4, 0, 17;
    %assign/vec4 v0x58d0fd75be70_0, 0;
    %load/vec4 v0x58d0fd75be70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x58d0fd75bc10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.21, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75bf30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd75bce0_0, 0;
T_7.22 ;
T_7.17 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x58d0fd759a10;
T_8 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd75ab30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x58d0fd75ac90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x58d0fd75abd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x58d0fd75a810_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x58d0fd75a590_0;
    %load/vec4 v0x58d0fd75ac90_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd75a8d0, 0, 4;
    %load/vec4 v0x58d0fd75ac90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x58d0fd75ac90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x58d0fd759a10;
T_9 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd75ab30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x58d0fd75a990_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x58d0fd75aa70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x58d0fd75a750_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x58d0fd75a990_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x58d0fd75a8d0, 4;
    %assign/vec4 v0x58d0fd75a670_0, 0;
    %load/vec4 v0x58d0fd75a990_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x58d0fd75a990_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x58d0fd75c560;
T_10 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd75d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75dca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75d2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58d0fd75dbe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75dca0_0, 0;
    %load/vec4 v0x58d0fd75d8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58d0fd75dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75d2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd75d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cec0_0, 0;
    %load/vec4 v0x58d0fd75d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75cdf0_0, 0;
    %load/vec4 v0x58d0fd75da70_0;
    %load/vec4 v0x58d0fd75dbe0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x58d0fd75cc30_0, 0;
    %load/vec4 v0x58d0fd75cd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.12, 9;
    %load/vec4 v0x58d0fd75d4e0_0;
    %nor/r;
    %and;
T_10.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75d5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75db40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
T_10.10 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x58d0fd75d420_0;
    %assign/vec4 v0x58d0fd75d040_0, 0;
    %load/vec4 v0x58d0fd75db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75db40_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x58d0fd75d2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75d2c0_0, 0;
    %load/vec4 v0x58d0fd75d7f0_0;
    %pad/u 32;
    %load/vec4 v0x58d0fd75dbe0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.17, 5;
    %load/vec4 v0x58d0fd75d7f0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x58d0fd75d1e0_0, 0;
T_10.18 ;
T_10.15 ;
T_10.14 ;
    %load/vec4 v0x58d0fd75d2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.27, 9;
    %load/vec4 v0x58d0fd75d120_0;
    %and;
T_10.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75d2c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
T_10.25 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x58d0fd75cf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.30, 9;
    %load/vec4 v0x58d0fd75cec0_0;
    %nor/r;
    %and;
T_10.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75cec0_0, 0;
    %load/vec4 v0x58d0fd75dbe0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x58d0fd75dbe0_0, 0;
T_10.28 ;
    %load/vec4 v0x58d0fd75cf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.33, 9;
    %load/vec4 v0x58d0fd75cec0_0;
    %and;
T_10.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.31, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd75cec0_0, 0;
    %load/vec4 v0x58d0fd75dbe0_0;
    %load/vec4 v0x58d0fd75d7f0_0;
    %cmp/u;
    %jmp/0xz  T_10.34, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
    %jmp T_10.35;
T_10.34 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58d0fd75d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd75dca0_0, 0;
T_10.35 ;
T_10.31 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x58d0fd68b2a0;
T_11 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd755ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58d0fd755970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd755d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd755f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd756230_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x58d0fd756230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x58d0fd756170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd755cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755a50_0, 0;
    %load/vec4 v0x58d0fd7560b0_0;
    %assign/vec4 v0x58d0fd755e50_0, 0;
    %load/vec4 v0x58d0fd726bc0_0;
    %assign/vec4 v0x58d0fd755970_0, 0;
    %load/vec4 v0x58d0fd756310_0;
    %assign/vec4 v0x58d0fd755d70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58d0fd756230_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd755a50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58d0fd756230_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x58d0fd755bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x58d0fd7560b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x58d0fd755b10_0;
    %assign/vec4 v0x58d0fd755f10_0, 0;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd755a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58d0fd756230_0, 0;
T_11.8 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x58d0fd760a30;
T_12 ;
    %wait E_0x58d0fd678bb0;
    %load/vec4 v0x58d0fd761c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58d0fd761860_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x58d0fd761860_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x58d0fd761860_0;
    %add;
    %ix/getv/s 3, v0x58d0fd761860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd761940, 0, 4;
    %load/vec4 v0x58d0fd761860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58d0fd761860_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7613c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd761ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7616d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd760fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd761ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58d0fd761a00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x58d0fd7613c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x58d0fd7614b0_0;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd7613c0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7613c0_0, 0;
T_12.5 ;
    %load/vec4 v0x58d0fd761ea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0x58d0fd7620a0_0;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd761ea0_0, 0;
    %load/vec4 v0x58d0fd761f90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x58d0fd761d90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x58d0fd7612e0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd761940, 0, 4;
T_12.10 ;
    %load/vec4 v0x58d0fd761f90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x58d0fd761d90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x58d0fd7612e0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd761940, 4, 5;
T_12.12 ;
    %load/vec4 v0x58d0fd761f90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x58d0fd761d90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x58d0fd7612e0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd761940, 4, 5;
T_12.14 ;
    %load/vec4 v0x58d0fd761f90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %load/vec4 v0x58d0fd761d90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x58d0fd7612e0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x58d0fd761940, 4, 5;
T_12.16 ;
    %vpi_call/w 11 62 "$display", "[AXI4_RAM_WRITE] Time: %t | Addr: %h | Data: %h | wstrb = %b", $time, v0x58d0fd7611a0_0, v0x58d0fd761d90_0, v0x58d0fd761f90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd7616d0_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd761ea0_0, 0;
T_12.8 ;
    %load/vec4 v0x58d0fd7616d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.20, 9;
    %load/vec4 v0x58d0fd7615a0_0;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd7616d0_0, 0;
T_12.18 ;
    %load/vec4 v0x58d0fd760fc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.23, 9;
    %load/vec4 v0x58d0fd7610b0_0;
    %and;
T_12.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd760fc0_0, 0;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd760fc0_0, 0;
T_12.22 ;
    %load/vec4 v0x58d0fd7610b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.26, 9;
    %load/vec4 v0x58d0fd760fc0_0;
    %and;
T_12.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58d0fd761ca0_0, 0;
    %load/vec4 v0x58d0fd760ee0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x58d0fd761940, 4;
    %assign/vec4 v0x58d0fd761a00_0, 0;
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0x58d0fd761ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.29, 9;
    %load/vec4 v0x58d0fd761b10_0;
    %and;
T_12.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58d0fd761ca0_0, 0;
T_12.27 ;
T_12.25 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x58d0fd680330;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58d0fd763ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58d0fd7642f0_0, 0, 1;
    %end;
    .thread T_13, $init;
    .scope S_0x58d0fd680330;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x58d0fd763ca0_0;
    %inv;
    %store/vec4 v0x58d0fd763ca0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x58d0fd680330;
T_15 ;
    %vpi_call/w 3 153 "$display", "[TB] Starting DMA Test" {0 0 0};
    %vpi_call/w 3 154 "$dumpfile", "dma_controller_tb.vcd" {0 0 0};
    %vpi_call/w 3 155 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58d0fd680330 {0 0 0};
    %vpi_call/w 3 156 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58d0fd7569a0 {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58d0fd68b2a0 {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58d0fd760a30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58d0fd7642f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58d0fd7642f0_0, 0, 1;
    %alloc S_0x58d0fd7623b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58d0fd762c60_0, 0, 32;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0x58d0fd7629c0_0, 0, 32;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x58d0fd762ba0_0, 0, 16;
    %fork TD_dma_controller_tb.run_dma_test, S_0x58d0fd7623b0;
    %join;
    %free S_0x58d0fd7623b0;
    %alloc S_0x58d0fd7623b0;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v0x58d0fd762c60_0, 0, 32;
    %pushi/vec4 49152, 0, 32;
    %store/vec4 v0x58d0fd7629c0_0, 0, 32;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x58d0fd762ba0_0, 0, 16;
    %fork TD_dma_controller_tb.run_dma_test, S_0x58d0fd7623b0;
    %join;
    %free S_0x58d0fd7623b0;
    %alloc S_0x58d0fd7623b0;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x58d0fd762c60_0, 0, 32;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x58d0fd7629c0_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x58d0fd762ba0_0, 0, 16;
    %fork TD_dma_controller_tb.run_dma_test, S_0x58d0fd7623b0;
    %join;
    %free S_0x58d0fd7623b0;
    %vpi_call/w 3 178 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./RTL/dma_controller_tb.v";
    "./RTL/apb_master.v";
    "./RTL/dma_controller.v";
    "./RTL/apb_interface.v";
    "./RTL/controller.v";
    "./RTL/fifo.v";
    "./RTL/read_axi4_interface.v";
    "./RTL/write_axi4_interface.v";
    "./RTL/axi4_ram_slave.v";
