m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/workspace/lampn182628/kien_truc_may_tinh/project/riscv32i_pipeline/sim
T_opt
!s110 1641387584
V]_=TCdSJQTSJ;4bD>8P5H3
04 16 4 work tb_uart_protocol fast 0
=1-30d0421069d5-61d59640-83-3dd0
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7c;67
R0
T_opt1
!s110 1641377210
Vg8n69TKUenzE<dHfQW3d92
04 18 4 work tb_clock_generator fast 0
=1-30d0421069d5-61d56dba-12e-3454
R1
R2
n@_opt1
R3
R0
vtb_clock_generator
Z4 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z5 !s110 1641387640
!i10b 1
!s100 D;_=m?n=cY=7AeUGVdGVj0
I_2=eXhYOci83j_4VWj:LU2
Z6 VDg1SIo80bB@j0V0VzS_@n1
!s105 tb_clock_generator_sv_unit
S1
Z7 dD:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb
w1639903173
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv
Z8 L0 14
Z9 OL;L;10.7c;67
r1
!s85 0
31
Z10 !s108 1641387640.000000
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv|
!i113 0
Z11 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_uart_protocol
R4
R5
!i10b 1
!s100 C5moW62:TXPo6oT:N7<R:0
ITl8nJIFBTAi7aVXgjE^DM3
R6
!s105 tb_uart_protocol_sv_unit
S1
R7
w1641375933
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb/tb_uart_protocol.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb/tb_uart_protocol.sv
R8
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb/tb_uart_protocol.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb/tb_uart_protocol.sv|
!i113 0
R11
R2
vuart_control_receiver
R4
R5
!i10b 1
!s100 >?4mPYYC4ibCG5`fRjf6:3
IT]DO^GNoE5Mb@_N9NlFc30
R6
!s105 uart_control_receiver_sv_unit
S1
R7
w1641371559
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_receiver.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_receiver.sv
Z12 L0 13
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_receiver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_receiver.sv|
!i113 0
R11
R2
vuart_control_transmitter
R4
R5
!i10b 1
!s100 ;U4@1fBTK8Ed7BRR6T>n60
IcPPQkoFM:J62EmecPojUU3
R6
!s105 uart_control_transmitter_sv_unit
S1
R7
w1641371589
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_transmitter.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_transmitter.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_transmitter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_control_transmitter.sv|
!i113 0
R11
R2
vuart_fifo
R4
R5
!i10b 1
!s100 KAO9IWFibZY12`XHGLHX@2
IWRmEGhjYCXe:e2Z=j_QQc1
R6
!s105 uart_fifo_sv_unit
S1
R7
w1640352429
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_fifo.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_fifo.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_fifo.sv|
!i113 0
R11
R2
vuart_generator_clock
R4
R5
!i10b 1
!s100 h4Y_;6=on:OG64>oAJ`9l0
I0:m8Q<Y6Q2<2QQ:zRi0SM0
R6
!s105 uart_generator_clock_sv_unit
S1
R7
w1641368649
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv|
!i113 0
R11
R2
vuart_protocol
R4
R5
!i10b 1
!s100 7C7CUdN3_zTW?Z@4BAYh43
IP7`NPYmG0`3XCzg`cU@040
R6
!s105 uart_protocol_sv_unit
S1
R7
w1641387565
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_protocol.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_protocol.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_protocol.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_protocol.sv|
!i113 0
R11
R2
vuart_receiver
R4
R5
!i10b 1
!s100 ATU=KH[cEhH1a1m?jNGW52
IB43]m]600<P_5XB>O1S881
R6
!s105 uart_receiver_sv_unit
S1
R7
w1641372304
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_receiver.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_receiver.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_receiver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_receiver.sv|
!i113 0
R11
R2
vuart_transmitter
R4
R5
!i10b 1
!s100 HR<OYlmB70?@@<2VMRVSI3
IFUW2DGKT^hSN1EWBo8E^63
R6
!s105 uart_transmitter_sv_unit
S1
R7
w1641372569
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_transmitter.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_transmitter.sv
R12
R9
r1
!s85 0
31
R10
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_transmitter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_transmitter.sv|
!i113 0
R11
R2
