
TP_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08007fc4  08007fc4  00008fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008150  08008150  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008150  08008150  00009150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008158  08008158  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008158  08008158  00009158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800815c  0800815c  0000915c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008160  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001554  2000006c  080081cc  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c0  080081cc  0000a5c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab36  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f0a  00000000  00000000  00024bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  00028ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000115d  00000000  00000000  0002a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a7a1  00000000  00000000  0002b2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3b5  00000000  00000000  00055a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd9a0  00000000  00000000  00070e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016e7b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006678  00000000  00000000  0016e7f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00174e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007fac 	.word	0x08007fac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007fac 	.word	0x08007fac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000098 	.word	0x20000098
 80005cc:	20000138 	.word	0x20000138

080005d0 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b08e      	sub	sp, #56	@ 0x38
 80005d4:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	uart_rx_queue = xQueueCreate(128, sizeof(uint8_t));
 80005d6:	2200      	movs	r2, #0
 80005d8:	2101      	movs	r1, #1
 80005da:	2080      	movs	r0, #128	@ 0x80
 80005dc:	f004 fcb0 	bl	8004f40 <xQueueGenericCreate>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a15      	ldr	r2, [pc, #84]	@ (8000638 <MX_FREERTOS_Init+0x68>)
 80005e4:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b15      	ldr	r3, [pc, #84]	@ (800063c <MX_FREERTOS_Init+0x6c>)
 80005e8:	f107 041c 	add.w	r4, r7, #28
 80005ec:	461d      	mov	r5, r3
 80005ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f004 fb1e 	bl	8004c42 <osThreadCreate>
 8000606:	4603      	mov	r3, r0
 8000608:	4a0d      	ldr	r2, [pc, #52]	@ (8000640 <MX_FREERTOS_Init+0x70>)
 800060a:	6013      	str	r3, [r2, #0]

	/* definition and creation of shellTask */
	osThreadDef(shellTask, StartShellTask, osPriorityIdle, 0, 128);
 800060c:	4b0d      	ldr	r3, [pc, #52]	@ (8000644 <MX_FREERTOS_Init+0x74>)
 800060e:	463c      	mov	r4, r7
 8000610:	461d      	mov	r5, r3
 8000612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000616:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	shellTaskHandle = osThreadCreate(osThread(shellTask), NULL);
 800061e:	463b      	mov	r3, r7
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f004 fb0d 	bl	8004c42 <osThreadCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a07      	ldr	r2, [pc, #28]	@ (8000648 <MX_FREERTOS_Init+0x78>)
 800062c:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 800062e:	bf00      	nop
 8000630:	3738      	adds	r7, #56	@ 0x38
 8000632:	46bd      	mov	sp, r7
 8000634:	bdb0      	pop	{r4, r5, r7, pc}
 8000636:	bf00      	nop
 8000638:	20000088 	.word	0x20000088
 800063c:	08007fd0 	.word	0x08007fd0
 8000640:	20000090 	.word	0x20000090
 8000644:	08007ff8 	.word	0x08007ff8
 8000648:	20000094 	.word	0x20000094

0800064c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000654:	2120      	movs	r1, #32
 8000656:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065a:	f001 f8b7 	bl	80017cc <HAL_GPIO_TogglePin>
		//		printf("Led toggled\n\r");
		osDelay(1000);
 800065e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000662:	f004 fb3a 	bl	8004cda <osDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000666:	bf00      	nop
 8000668:	e7f4      	b.n	8000654 <StartDefaultTask+0x8>
	...

0800066c <fonction.0>:

	HAL_UART_Receive_IT(&huart2, &rx_char, 1);


	int fonction(int argc, char **argv)
	{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	f8c7 c004 	str.w	ip, [r7, #4]
		printf("Je suis une fonction bidon\r\n");
 800067a:	4804      	ldr	r0, [pc, #16]	@ (800068c <fonction.0+0x20>)
 800067c:	f006 fbb6 	bl	8006dec <puts>
		return 0;
 8000680:	2300      	movs	r3, #0
	}
 8000682:	4618      	mov	r0, r3
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	08008014 	.word	0x08008014

08000690 <StartShellTask>:
{
 8000690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000692:	b08d      	sub	sp, #52	@ 0x34
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
void StartShellTask(void const * argument)
 8000698:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800069c:	623b      	str	r3, [r7, #32]
 800069e:	f107 0410 	add.w	r4, r7, #16
 80006a2:	f107 0510 	add.w	r5, r7, #16
 80006a6:	4b46      	ldr	r3, [pc, #280]	@ (80007c0 <StartShellTask+0x130>)
 80006a8:	4626      	mov	r6, r4
 80006aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006ac:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80006b0:	60a5      	str	r5, [r4, #8]
 80006b2:	4b44      	ldr	r3, [pc, #272]	@ (80007c4 <StartShellTask+0x134>)
 80006b4:	60e3      	str	r3, [r4, #12]
	HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 80006b6:	2201      	movs	r2, #1
 80006b8:	4943      	ldr	r1, [pc, #268]	@ (80007c8 <StartShellTask+0x138>)
 80006ba:	4844      	ldr	r0, [pc, #272]	@ (80007cc <StartShellTask+0x13c>)
 80006bc:	f002 ff90 	bl	80035e0 <HAL_UART_Receive_IT>

	shell_init();
 80006c0:	f000 fc52 	bl	8000f68 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 80006c4:	f107 0310 	add.w	r3, r7, #16
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	4a40      	ldr	r2, [pc, #256]	@ (80007d0 <StartShellTask+0x140>)
 80006ce:	4619      	mov	r1, r3
 80006d0:	2066      	movs	r0, #102	@ 0x66
 80006d2:	f000 fc6b 	bl	8000fac <shell_add>

	//	printf("\r\n=== Shell en mode interruption (FreeRTOS + IT) ===\r\n> ");

	static char cmd_buffer[BUFFER_SIZE];
	int pos = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char backspace[] = "\b \b";
 80006da:	4b3e      	ldr	r3, [pc, #248]	@ (80007d4 <StartShellTask+0x144>)
 80006dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char prompt[] = "> ";
 80006de:	4a3e      	ldr	r2, [pc, #248]	@ (80007d8 <StartShellTask+0x148>)
 80006e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e4:	6812      	ldr	r2, [r2, #0]
 80006e6:	4611      	mov	r1, r2
 80006e8:	8019      	strh	r1, [r3, #0]
 80006ea:	3302      	adds	r3, #2
 80006ec:	0c12      	lsrs	r2, r2, #16
 80006ee:	701a      	strb	r2, [r3, #0]

	// Premier prompt
	HAL_UART_Transmit(&huart2, (uint8_t*)prompt, strlen(prompt), 100);
 80006f0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80006f4:	2364      	movs	r3, #100	@ 0x64
 80006f6:	2202      	movs	r2, #2
 80006f8:	4834      	ldr	r0, [pc, #208]	@ (80007cc <StartShellTask+0x13c>)
 80006fa:	f002 fee7 	bl	80034cc <HAL_UART_Transmit>

	/* Infinite loop */
	for(;;)
	{
		char c;
		if (xQueueReceive(uart_rx_queue, &c, portMAX_DELAY) == pdPASS)
 80006fe:	4b37      	ldr	r3, [pc, #220]	@ (80007dc <StartShellTask+0x14c>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f107 010f 	add.w	r1, r7, #15
 8000706:	f04f 32ff 	mov.w	r2, #4294967295
 800070a:	4618      	mov	r0, r3
 800070c:	f004 fd10 	bl	8005130 <xQueueReceive>
 8000710:	4603      	mov	r3, r0
 8000712:	2b01      	cmp	r3, #1
 8000714:	d1f3      	bne.n	80006fe <StartShellTask+0x6e>
		{
			HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 8000716:	f107 010f 	add.w	r1, r7, #15
 800071a:	f04f 33ff 	mov.w	r3, #4294967295
 800071e:	2201      	movs	r2, #1
 8000720:	482a      	ldr	r0, [pc, #168]	@ (80007cc <StartShellTask+0x13c>)
 8000722:	f002 fed3 	bl	80034cc <HAL_UART_Transmit>
			switch(c)
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	2b7f      	cmp	r3, #127	@ 0x7f
 800072a:	d024      	beq.n	8000776 <StartShellTask+0xe6>
 800072c:	2b7f      	cmp	r3, #127	@ 0x7f
 800072e:	dc2f      	bgt.n	8000790 <StartShellTask+0x100>
 8000730:	2b0d      	cmp	r3, #13
 8000732:	d005      	beq.n	8000740 <StartShellTask+0xb0>
 8000734:	2b0d      	cmp	r3, #13
 8000736:	dc2b      	bgt.n	8000790 <StartShellTask+0x100>
 8000738:	2b08      	cmp	r3, #8
 800073a:	d01c      	beq.n	8000776 <StartShellTask+0xe6>
 800073c:	2b0a      	cmp	r3, #10
 800073e:	d127      	bne.n	8000790 <StartShellTask+0x100>
			{
			case '\r':
			case '\n':
				printf("\r\n");                                     // \r\n
 8000740:	4827      	ldr	r0, [pc, #156]	@ (80007e0 <StartShellTask+0x150>)
 8000742:	f006 fb53 	bl	8006dec <puts>
				cmd_buffer[pos] = '\0';
 8000746:	4a27      	ldr	r2, [pc, #156]	@ (80007e4 <StartShellTask+0x154>)
 8000748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800074a:	4413      	add	r3, r2
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]

				printf(":%s\r\n", cmd_buffer);                       // Affiche la commande reçue (comme l'original)
 8000750:	4924      	ldr	r1, [pc, #144]	@ (80007e4 <StartShellTask+0x154>)
 8000752:	4825      	ldr	r0, [pc, #148]	@ (80007e8 <StartShellTask+0x158>)
 8000754:	f006 fada 	bl	8006d0c <iprintf>

				if (pos > 0)
 8000758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd02      	ble.n	8000764 <StartShellTask+0xd4>
				{
					shell_exec(cmd_buffer);                         // Exécution !
 800075e:	4821      	ldr	r0, [pc, #132]	@ (80007e4 <StartShellTask+0x154>)
 8000760:	f000 fc62 	bl	8001028 <shell_exec>
				}

				printf("%s", prompt);                               // Nouveau prompt
 8000764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000768:	4619      	mov	r1, r3
 800076a:	4820      	ldr	r0, [pc, #128]	@ (80007ec <StartShellTask+0x15c>)
 800076c:	f006 face 	bl	8006d0c <iprintf>
				pos = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	62fb      	str	r3, [r7, #44]	@ 0x2c
				break;
 8000774:	e023      	b.n	80007be <StartShellTask+0x12e>

			case '\b':
			case 0x7F:  // Delete
				if (pos > 0)
 8000776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000778:	2b00      	cmp	r3, #0
 800077a:	dd1d      	ble.n	80007b8 <StartShellTask+0x128>
				{
					pos--;
 800077c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800077e:	3b01      	subs	r3, #1
 8000780:	62fb      	str	r3, [r7, #44]	@ 0x2c
					printf("%s", backspace);                        // Efface sur le terminal
 8000782:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000786:	4619      	mov	r1, r3
 8000788:	4818      	ldr	r0, [pc, #96]	@ (80007ec <StartShellTask+0x15c>)
 800078a:	f006 fabf 	bl	8006d0c <iprintf>
				}
				break;
 800078e:	e013      	b.n	80007b8 <StartShellTask+0x128>

			default:
				if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126)
 8000790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000792:	2b26      	cmp	r3, #38	@ 0x26
 8000794:	dc12      	bgt.n	80007bc <StartShellTask+0x12c>
 8000796:	7bfb      	ldrb	r3, [r7, #15]
 8000798:	2b1f      	cmp	r3, #31
 800079a:	d90f      	bls.n	80007bc <StartShellTask+0x12c>
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	2b7e      	cmp	r3, #126	@ 0x7e
 80007a0:	d80c      	bhi.n	80007bc <StartShellTask+0x12c>
				{
					putchar(c);                                     // Echo propre
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f006 fac3 	bl	8006d30 <putchar>
					cmd_buffer[pos++] = c;
 80007aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80007b0:	7bf9      	ldrb	r1, [r7, #15]
 80007b2:	4a0c      	ldr	r2, [pc, #48]	@ (80007e4 <StartShellTask+0x154>)
 80007b4:	54d1      	strb	r1, [r2, r3]
				}
				break;
 80007b6:	e001      	b.n	80007bc <StartShellTask+0x12c>
				break;
 80007b8:	bf00      	nop
 80007ba:	e7a0      	b.n	80006fe <StartShellTask+0x6e>
				break;
 80007bc:	bf00      	nop
	{
 80007be:	e79e      	b.n	80006fe <StartShellTask+0x6e>
 80007c0:	08008030 	.word	0x08008030
 80007c4:	0800066d 	.word	0x0800066d
 80007c8:	2000008c 	.word	0x2000008c
 80007cc:	200003b0 	.word	0x200003b0
 80007d0:	08008040 	.word	0x08008040
 80007d4:	00082008 	.word	0x00082008
 80007d8:	08008068 	.word	0x08008068
 80007dc:	20000088 	.word	0x20000088
 80007e0:	08008058 	.word	0x08008058
 80007e4:	20000338 	.word	0x20000338
 80007e8:	0800805c 	.word	0x0800805c
 80007ec:	08008064 	.word	0x08008064

080007f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	@ 0x28
 80007f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	4b2b      	ldr	r3, [pc, #172]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	4a2a      	ldr	r2, [pc, #168]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 800080c:	f043 0304 	orr.w	r3, r3, #4
 8000810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000812:	4b28      	ldr	r3, [pc, #160]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	f003 0304 	and.w	r3, r3, #4
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081e:	4b25      	ldr	r3, [pc, #148]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	4a24      	ldr	r2, [pc, #144]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082a:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	4a1e      	ldr	r2, [pc, #120]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	4a18      	ldr	r2, [pc, #96]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 8000854:	f043 0302 	orr.w	r3, r3, #2
 8000858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085a:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_GPIO_Init+0xc4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2120      	movs	r1, #32
 800086a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800086e:	f000 ff95 	bl	800179c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000872:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000878:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800087c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <MX_GPIO_Init+0xc8>)
 800088a:	f000 fddd 	bl	8001448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800088e:	2320      	movs	r3, #32
 8000890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	4619      	mov	r1, r3
 80008a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a8:	f000 fdce 	bl	8001448 <HAL_GPIO_Init>

}
 80008ac:	bf00      	nop
 80008ae:	3728      	adds	r7, #40	@ 0x28
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40021000 	.word	0x40021000
 80008b8:	48000800 	.word	0x48000800

080008bc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80008c4:	1d39      	adds	r1, r7, #4
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295
 80008ca:	2201      	movs	r2, #1
 80008cc:	4803      	ldr	r0, [pc, #12]	@ (80008dc <__io_putchar+0x20>)
 80008ce:	f002 fdfd 	bl	80034cc <HAL_UART_Transmit>

	return ch;
 80008d2:	687b      	ldr	r3, [r7, #4]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200003b0 	.word	0x200003b0

080008e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e4:	f000 fc0e 	bl	8001104 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e8:	f000 f80a 	bl	8000900 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ec:	f7ff ff80 	bl	80007f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008f0:	f000 f9f8 	bl	8000ce4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008f4:	f7ff fe6c 	bl	80005d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008f8:	f004 f99c 	bl	8004c34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <main+0x1c>

08000900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b096      	sub	sp, #88	@ 0x58
 8000904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	2244      	movs	r2, #68	@ 0x44
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f006 fb82 	bl	8007018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000914:	463b      	mov	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]
 8000920:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000922:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000926:	f000 ff79 	bl	800181c <HAL_PWREx_ControlVoltageScaling>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000930:	f000 f84a 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000934:	2302      	movs	r3, #2
 8000936:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000938:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800093c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093e:	2310      	movs	r3, #16
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000942:	2302      	movs	r3, #2
 8000944:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000946:	2302      	movs	r3, #2
 8000948:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800094a:	2301      	movs	r3, #1
 800094c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800094e:	230a      	movs	r3, #10
 8000950:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000952:	2307      	movs	r3, #7
 8000954:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000956:	2302      	movs	r3, #2
 8000958:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800095a:	2302      	movs	r3, #2
 800095c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4618      	mov	r0, r3
 8000964:	f000 ffb0 	bl	80018c8 <HAL_RCC_OscConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800096e:	f000 f82b 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000972:	230f      	movs	r3, #15
 8000974:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000976:	2303      	movs	r3, #3
 8000978:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000986:	463b      	mov	r3, r7
 8000988:	2104      	movs	r1, #4
 800098a:	4618      	mov	r0, r3
 800098c:	f001 fb78 	bl	8002080 <HAL_RCC_ClockConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000996:	f000 f817 	bl	80009c8 <Error_Handler>
  }
}
 800099a:	bf00      	nop
 800099c:	3758      	adds	r7, #88	@ 0x58
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a04      	ldr	r2, [pc, #16]	@ (80009c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d101      	bne.n	80009ba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009b6:	f000 fbc5 	bl	8001144 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40001400 	.word	0x40001400

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <Error_Handler+0x8>

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <HAL_MspInit+0x4c>)
 80009dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009de:	4a10      	ldr	r2, [pc, #64]	@ (8000a20 <HAL_MspInit+0x4c>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <HAL_MspInit+0x4c>)
 80009e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <HAL_MspInit+0x4c>)
 80009f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a20 <HAL_MspInit+0x4c>)
 80009f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <HAL_MspInit+0x4c>)
 8000a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a06:	603b      	str	r3, [r7, #0]
 8000a08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	210f      	movs	r1, #15
 8000a0e:	f06f 0001 	mvn.w	r0, #1
 8000a12:	f000 fc6f 	bl	80012f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000

08000a24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08e      	sub	sp, #56	@ 0x38
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000a32:	4b34      	ldr	r3, [pc, #208]	@ (8000b04 <HAL_InitTick+0xe0>)
 8000a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a36:	4a33      	ldr	r2, [pc, #204]	@ (8000b04 <HAL_InitTick+0xe0>)
 8000a38:	f043 0320 	orr.w	r3, r3, #32
 8000a3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a3e:	4b31      	ldr	r3, [pc, #196]	@ (8000b04 <HAL_InitTick+0xe0>)
 8000a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a42:	f003 0320 	and.w	r3, r3, #32
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a4a:	f107 0210 	add.w	r2, r7, #16
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4611      	mov	r1, r2
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 fcd7 	bl	8002408 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a5a:	6a3b      	ldr	r3, [r7, #32]
 8000a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d103      	bne.n	8000a6c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a64:	f001 fca4 	bl	80023b0 <HAL_RCC_GetPCLK1Freq>
 8000a68:	6378      	str	r0, [r7, #52]	@ 0x34
 8000a6a:	e004      	b.n	8000a76 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a6c:	f001 fca0 	bl	80023b0 <HAL_RCC_GetPCLK1Freq>
 8000a70:	4603      	mov	r3, r0
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a78:	4a23      	ldr	r2, [pc, #140]	@ (8000b08 <HAL_InitTick+0xe4>)
 8000a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a7e:	0c9b      	lsrs	r3, r3, #18
 8000a80:	3b01      	subs	r3, #1
 8000a82:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000a84:	4b21      	ldr	r3, [pc, #132]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000a86:	4a22      	ldr	r2, [pc, #136]	@ (8000b10 <HAL_InitTick+0xec>)
 8000a88:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000a8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a90:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000a92:	4a1e      	ldr	r2, [pc, #120]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a96:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000a98:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa4:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000aaa:	4818      	ldr	r0, [pc, #96]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000aac:	f002 f9fa 	bl	8002ea4 <HAL_TIM_Base_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ab6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d11b      	bne.n	8000af6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000abe:	4813      	ldr	r0, [pc, #76]	@ (8000b0c <HAL_InitTick+0xe8>)
 8000ac0:	f002 fa52 	bl	8002f68 <HAL_TIM_Base_Start_IT>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000aca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d111      	bne.n	8000af6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000ad2:	2037      	movs	r0, #55	@ 0x37
 8000ad4:	f000 fc2a 	bl	800132c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b0f      	cmp	r3, #15
 8000adc:	d808      	bhi.n	8000af0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	6879      	ldr	r1, [r7, #4]
 8000ae2:	2037      	movs	r0, #55	@ 0x37
 8000ae4:	f000 fc06 	bl	80012f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b14 <HAL_InitTick+0xf0>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6013      	str	r3, [r2, #0]
 8000aee:	e002      	b.n	8000af6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000af6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3738      	adds	r7, #56	@ 0x38
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40021000 	.word	0x40021000
 8000b08:	431bde83 	.word	0x431bde83
 8000b0c:	20000360 	.word	0x20000360
 8000b10:	40001400 	.word	0x40001400
 8000b14:	20000004 	.word	0x20000004

08000b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <NMI_Handler+0x4>

08000b20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <HardFault_Handler+0x4>

08000b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <MemManage_Handler+0x4>

08000b30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <BusFault_Handler+0x4>

08000b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <UsageFault_Handler+0x4>

08000b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b54:	4802      	ldr	r0, [pc, #8]	@ (8000b60 <USART2_IRQHandler+0x10>)
 8000b56:	f002 fd8f 	bl	8003678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200003b0 	.word	0x200003b0

08000b64 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000b68:	4802      	ldr	r0, [pc, #8]	@ (8000b74 <TIM7_IRQHandler+0x10>)
 8000b6a:	f002 fa6d 	bl	8003048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000360 	.word	0x20000360

08000b78 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	e00a      	b.n	8000ba0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b8a:	f3af 8000 	nop.w
 8000b8e:	4601      	mov	r1, r0
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	1c5a      	adds	r2, r3, #1
 8000b94:	60ba      	str	r2, [r7, #8]
 8000b96:	b2ca      	uxtb	r2, r1
 8000b98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dbf0      	blt.n	8000b8a <_read+0x12>
  }

  return len;
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b086      	sub	sp, #24
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	60f8      	str	r0, [r7, #12]
 8000bba:	60b9      	str	r1, [r7, #8]
 8000bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	e009      	b.n	8000bd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fe75 	bl	80008bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	697a      	ldr	r2, [r7, #20]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	dbf1      	blt.n	8000bc4 <_write+0x12>
  }
  return len;
 8000be0:	687b      	ldr	r3, [r7, #4]
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3718      	adds	r7, #24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <_close>:

int _close(int file)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b083      	sub	sp, #12
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bf2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c12:	605a      	str	r2, [r3, #4]
  return 0;
 8000c14:	2300      	movs	r3, #0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <_isatty>:

int _isatty(int file)
{
 8000c22:	b480      	push	{r7}
 8000c24:	b083      	sub	sp, #12
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
	...

08000c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c5c:	4a14      	ldr	r2, [pc, #80]	@ (8000cb0 <_sbrk+0x5c>)
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <_sbrk+0x60>)
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c68:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d102      	bne.n	8000c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c70:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <_sbrk+0x64>)
 8000c72:	4a12      	ldr	r2, [pc, #72]	@ (8000cbc <_sbrk+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c76:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d207      	bcs.n	8000c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c84:	f006 fa74 	bl	8007170 <__errno>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c92:	e009      	b.n	8000ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c94:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9a:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <_sbrk+0x64>)
 8000ca4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3718      	adds	r7, #24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20018000 	.word	0x20018000
 8000cb4:	00000400 	.word	0x00000400
 8000cb8:	200003ac 	.word	0x200003ac
 8000cbc:	200015c0 	.word	0x200015c0

08000cc0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cc4:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <SystemInit+0x20>)
 8000cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cca:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <SystemInit+0x20>)
 8000ccc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000cea:	4a15      	ldr	r2, [pc, #84]	@ (8000d40 <MX_USART2_UART_Init+0x5c>)
 8000cec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cee:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000cf0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d0a:	220c      	movs	r2, #12
 8000d0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d26:	4805      	ldr	r0, [pc, #20]	@ (8000d3c <MX_USART2_UART_Init+0x58>)
 8000d28:	f002 fb82 	bl	8003430 <HAL_UART_Init>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d32:	f7ff fe49 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200003b0 	.word	0x200003b0
 8000d40:	40004400 	.word	0x40004400

08000d44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b0ac      	sub	sp, #176	@ 0xb0
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2288      	movs	r2, #136	@ 0x88
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f006 f957 	bl	8007018 <memset>
  if(uartHandle->Instance==USART2)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a25      	ldr	r2, [pc, #148]	@ (8000e04 <HAL_UART_MspInit+0xc0>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d143      	bne.n	8000dfc <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d74:	2302      	movs	r3, #2
 8000d76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4618      	mov	r0, r3
 8000d82:	f001 fbd3 	bl	800252c <HAL_RCCEx_PeriphCLKConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d8c:	f7ff fe1c 	bl	80009c8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d90:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d94:	4a1c      	ldr	r2, [pc, #112]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000d96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da8:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dac:	4a16      	ldr	r2, [pc, #88]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db4:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <HAL_UART_MspInit+0xc4>)
 8000db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dc0:	230c      	movs	r3, #12
 8000dc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dd8:	2307      	movs	r3, #7
 8000dda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dde:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000de2:	4619      	mov	r1, r3
 8000de4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de8:	f000 fb2e 	bl	8001448 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2105      	movs	r1, #5
 8000df0:	2026      	movs	r0, #38	@ 0x26
 8000df2:	f000 fa7f 	bl	80012f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000df6:	2026      	movs	r0, #38	@ 0x26
 8000df8:	f000 fa98 	bl	800132c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000dfc:	bf00      	nop
 8000dfe:	37b0      	adds	r7, #176	@ 0xb0
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40004400 	.word	0x40004400
 8000e08:	40021000 	.word	0x40021000

08000e0c <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a10      	ldr	r2, [pc, #64]	@ (8000e5c <HAL_UART_RxCpltCallback+0x50>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d119      	bne.n	8000e52 <HAL_UART_RxCpltCallback+0x46>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(uart_rx_queue, &rx_char, &xHigherPriorityTaskWoken);
 8000e22:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <HAL_UART_RxCpltCallback+0x54>)
 8000e24:	6818      	ldr	r0, [r3, #0]
 8000e26:	f107 020c 	add.w	r2, r7, #12
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	490d      	ldr	r1, [pc, #52]	@ (8000e64 <HAL_UART_RxCpltCallback+0x58>)
 8000e2e:	f004 f8e1 	bl	8004ff4 <xQueueGenericSendFromISR>
		HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 8000e32:	2201      	movs	r2, #1
 8000e34:	490b      	ldr	r1, [pc, #44]	@ (8000e64 <HAL_UART_RxCpltCallback+0x58>)
 8000e36:	480c      	ldr	r0, [pc, #48]	@ (8000e68 <HAL_UART_RxCpltCallback+0x5c>)
 8000e38:	f002 fbd2 	bl	80035e0 <HAL_UART_Receive_IT>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d007      	beq.n	8000e52 <HAL_UART_RxCpltCallback+0x46>
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_UART_RxCpltCallback+0x60>)
 8000e44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	f3bf 8f4f 	dsb	sy
 8000e4e:	f3bf 8f6f 	isb	sy
	}
}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40004400 	.word	0x40004400
 8000e60:	20000088 	.word	0x20000088
 8000e64:	2000008c 	.word	0x2000008c
 8000e68:	200003b0 	.word	0x200003b0
 8000e6c:	e000ed04 	.word	0xe000ed04

08000e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ea8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e74:	f7ff ff24 	bl	8000cc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e78:	480c      	ldr	r0, [pc, #48]	@ (8000eac <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7a:	490d      	ldr	r1, [pc, #52]	@ (8000eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb4 <LoopForever+0xe>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e90:	4c0a      	ldr	r4, [pc, #40]	@ (8000ebc <LoopForever+0x16>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e9e:	f006 f96d 	bl	800717c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ea2:	f7ff fd1d 	bl	80008e0 <main>

08000ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ea6:	e7fe      	b.n	8000ea6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ea8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000eb4:	08008160 	.word	0x08008160
  ldr r2, =_sbss
 8000eb8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ebc:	200015c0 	.word	0x200015c0

08000ec0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC1_2_IRQHandler>
	...

08000ec4 <uart_write>:
	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);

	return c;
}

static int uart_write(char * s, uint16_t size) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000ed0:	887a      	ldrh	r2, [r7, #2]
 8000ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <uart_write+0x24>)
 8000eda:	f002 faf7 	bl	80034cc <HAL_UART_Transmit>
	return size;
 8000ede:	887b      	ldrh	r3, [r7, #2]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	200003b0 	.word	0x200003b0

08000eec <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	e022      	b.n	8000f42 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000efc:	4916      	ldr	r1, [pc, #88]	@ (8000f58 <sh_help+0x6c>)
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	4613      	mov	r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	4413      	add	r3, r2
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	440b      	add	r3, r1
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	4912      	ldr	r1, [pc, #72]	@ (8000f58 <sh_help+0x6c>)
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	4613      	mov	r3, r2
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	4413      	add	r3, r2
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	3308      	adds	r3, #8
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a0d      	ldr	r2, [pc, #52]	@ (8000f5c <sh_help+0x70>)
 8000f26:	2128      	movs	r1, #40	@ 0x28
 8000f28:	480d      	ldr	r0, [pc, #52]	@ (8000f60 <sh_help+0x74>)
 8000f2a:	f005 ff67 	bl	8006dfc <sniprintf>
 8000f2e:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4619      	mov	r1, r3
 8000f36:	480a      	ldr	r0, [pc, #40]	@ (8000f60 <sh_help+0x74>)
 8000f38:	f7ff ffc4 	bl	8000ec4 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <sh_help+0x78>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	dbd7      	blt.n	8000efc <sh_help+0x10>
	}

	return 0;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	2000043c 	.word	0x2000043c
 8000f5c:	0800806c 	.word	0x0800806c
 8000f60:	2000073c 	.word	0x2000073c
 8000f64:	20000438 	.word	0x20000438

08000f68 <shell_init>:

void shell_init() {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
	int size = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000f72:	4a0a      	ldr	r2, [pc, #40]	@ (8000f9c <shell_init+0x34>)
 8000f74:	2128      	movs	r1, #40	@ 0x28
 8000f76:	480a      	ldr	r0, [pc, #40]	@ (8000fa0 <shell_init+0x38>)
 8000f78:	f005 ff40 	bl	8006dfc <sniprintf>
 8000f7c:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4619      	mov	r1, r3
 8000f84:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <shell_init+0x38>)
 8000f86:	f7ff ff9d 	bl	8000ec4 <uart_write>

	shell_add('h', sh_help, "Help");
 8000f8a:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <shell_init+0x3c>)
 8000f8c:	4906      	ldr	r1, [pc, #24]	@ (8000fa8 <shell_init+0x40>)
 8000f8e:	2068      	movs	r0, #104	@ 0x68
 8000f90:	f000 f80c 	bl	8000fac <shell_add>
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	08008078 	.word	0x08008078
 8000fa0:	2000073c 	.word	0x2000073c
 8000fa4:	080080a0 	.word	0x080080a0
 8000fa8:	08000eed 	.word	0x08000eed

08000fac <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
 8000fb8:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000fba:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <shell_add+0x74>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fc0:	dc26      	bgt.n	8001010 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000fc2:	4b17      	ldr	r3, [pc, #92]	@ (8001020 <shell_add+0x74>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	4917      	ldr	r1, [pc, #92]	@ (8001024 <shell_add+0x78>)
 8000fc8:	4613      	mov	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	4413      	add	r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	7bfa      	ldrb	r2, [r7, #15]
 8000fd4:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8000fd6:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <shell_add+0x74>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4912      	ldr	r1, [pc, #72]	@ (8001024 <shell_add+0x78>)
 8000fdc:	4613      	mov	r3, r2
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	4413      	add	r3, r2
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	68ba      	ldr	r2, [r7, #8]
 8000fea:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <shell_add+0x74>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	490c      	ldr	r1, [pc, #48]	@ (8001024 <shell_add+0x78>)
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	4413      	add	r3, r2
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	440b      	add	r3, r1
 8000ffc:	3308      	adds	r3, #8
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8001002:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <shell_add+0x74>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	3301      	adds	r3, #1
 8001008:	4a05      	ldr	r2, [pc, #20]	@ (8001020 <shell_add+0x74>)
 800100a:	6013      	str	r3, [r2, #0]
		return 0;
 800100c:	2300      	movs	r3, #0
 800100e:	e001      	b.n	8001014 <shell_add+0x68>
	}

	return -1;
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001014:	4618      	mov	r0, r3
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	20000438 	.word	0x20000438
 8001024:	2000043c 	.word	0x2000043c

08001028 <shell_exec>:

int shell_exec(char * buf) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b090      	sub	sp, #64	@ 0x40
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001038:	2300      	movs	r3, #0
 800103a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800103c:	e040      	b.n	80010c0 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 800103e:	492d      	ldr	r1, [pc, #180]	@ (80010f4 <shell_exec+0xcc>)
 8001040:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001042:	4613      	mov	r3, r2
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	4413      	add	r3, r2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	440b      	add	r3, r1
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001052:	429a      	cmp	r2, r3
 8001054:	d131      	bne.n	80010ba <shell_exec+0x92>
			argc = 1;
 8001056:	2301      	movs	r3, #1
 8001058:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	637b      	str	r3, [r7, #52]	@ 0x34
 8001062:	e013      	b.n	800108c <shell_exec+0x64>
				if(*p == ' ') {
 8001064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b20      	cmp	r3, #32
 800106a:	d10c      	bne.n	8001086 <shell_exec+0x5e>
					*p = '\0';
 800106c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001078:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800107a:	3201      	adds	r2, #1
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	3340      	adds	r3, #64	@ 0x40
 8001080:	443b      	add	r3, r7
 8001082:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001088:	3301      	adds	r3, #1
 800108a:	637b      	str	r3, [r7, #52]	@ 0x34
 800108c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d002      	beq.n	800109a <shell_exec+0x72>
 8001094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001096:	2b07      	cmp	r3, #7
 8001098:	dde4      	ble.n	8001064 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 800109a:	4916      	ldr	r1, [pc, #88]	@ (80010f4 <shell_exec+0xcc>)
 800109c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800109e:	4613      	mov	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	440b      	add	r3, r1
 80010a8:	3304      	adds	r3, #4
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f107 020c 	add.w	r2, r7, #12
 80010b0:	4611      	mov	r1, r2
 80010b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80010b4:	4798      	blx	r3
 80010b6:	4603      	mov	r3, r0
 80010b8:	e017      	b.n	80010ea <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80010ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010bc:	3301      	adds	r3, #1
 80010be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010c0:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <shell_exec+0xd0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dbb9      	blt.n	800103e <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80010ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010ce:	4a0b      	ldr	r2, [pc, #44]	@ (80010fc <shell_exec+0xd4>)
 80010d0:	2128      	movs	r1, #40	@ 0x28
 80010d2:	480b      	ldr	r0, [pc, #44]	@ (8001100 <shell_exec+0xd8>)
 80010d4:	f005 fe92 	bl	8006dfc <sniprintf>
 80010d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 80010da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010dc:	b29b      	uxth	r3, r3
 80010de:	4619      	mov	r1, r3
 80010e0:	4807      	ldr	r0, [pc, #28]	@ (8001100 <shell_exec+0xd8>)
 80010e2:	f7ff feef 	bl	8000ec4 <uart_write>
	return -1;
 80010e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3740      	adds	r7, #64	@ 0x40
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2000043c 	.word	0x2000043c
 80010f8:	20000438 	.word	0x20000438
 80010fc:	080080a8 	.word	0x080080a8
 8001100:	2000073c 	.word	0x2000073c

08001104 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <HAL_Init+0x3c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <HAL_Init+0x3c>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001118:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800111a:	2003      	movs	r0, #3
 800111c:	f000 f8df 	bl	80012de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001120:	200f      	movs	r0, #15
 8001122:	f7ff fc7f 	bl	8000a24 <HAL_InitTick>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	e001      	b.n	8001136 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001132:	f7ff fc4f 	bl	80009d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001136:	79fb      	ldrb	r3, [r7, #7]
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40022000 	.word	0x40022000

08001144 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <HAL_IncTick+0x20>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	461a      	mov	r2, r3
 800114e:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <HAL_IncTick+0x24>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4413      	add	r3, r2
 8001154:	4a04      	ldr	r2, [pc, #16]	@ (8001168 <HAL_IncTick+0x24>)
 8001156:	6013      	str	r3, [r2, #0]
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000008 	.word	0x20000008
 8001168:	20000764 	.word	0x20000764

0800116c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return uwTick;
 8001170:	4b03      	ldr	r3, [pc, #12]	@ (8001180 <HAL_GetTick+0x14>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	20000764 	.word	0x20000764

08001184 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119a:	68ba      	ldr	r2, [r7, #8]
 800119c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011a0:	4013      	ands	r3, r2
 80011a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011b6:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <__NVIC_SetPriorityGrouping+0x44>)
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	60d3      	str	r3, [r2, #12]
}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d0:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <__NVIC_GetPriorityGrouping+0x18>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	0a1b      	lsrs	r3, r3, #8
 80011d6:	f003 0307 	and.w	r3, r3, #7
}
 80011da:	4618      	mov	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	db0b      	blt.n	8001212 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f003 021f 	and.w	r2, r3, #31
 8001200:	4907      	ldr	r1, [pc, #28]	@ (8001220 <__NVIC_EnableIRQ+0x38>)
 8001202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001206:	095b      	lsrs	r3, r3, #5
 8001208:	2001      	movs	r0, #1
 800120a:	fa00 f202 	lsl.w	r2, r0, r2
 800120e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000e100 	.word	0xe000e100

08001224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001234:	2b00      	cmp	r3, #0
 8001236:	db0a      	blt.n	800124e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b2da      	uxtb	r2, r3
 800123c:	490c      	ldr	r1, [pc, #48]	@ (8001270 <__NVIC_SetPriority+0x4c>)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	0112      	lsls	r2, r2, #4
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	440b      	add	r3, r1
 8001248:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800124c:	e00a      	b.n	8001264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4908      	ldr	r1, [pc, #32]	@ (8001274 <__NVIC_SetPriority+0x50>)
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	3b04      	subs	r3, #4
 800125c:	0112      	lsls	r2, r2, #4
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	440b      	add	r3, r1
 8001262:	761a      	strb	r2, [r3, #24]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000e100 	.word	0xe000e100
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001278:	b480      	push	{r7}
 800127a:	b089      	sub	sp, #36	@ 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	f1c3 0307 	rsb	r3, r3, #7
 8001292:	2b04      	cmp	r3, #4
 8001294:	bf28      	it	cs
 8001296:	2304      	movcs	r3, #4
 8001298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3304      	adds	r3, #4
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d902      	bls.n	80012a8 <NVIC_EncodePriority+0x30>
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3b03      	subs	r3, #3
 80012a6:	e000      	b.n	80012aa <NVIC_EncodePriority+0x32>
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ac:	f04f 32ff 	mov.w	r2, #4294967295
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43da      	mvns	r2, r3
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	401a      	ands	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c0:	f04f 31ff 	mov.w	r1, #4294967295
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ca:	43d9      	mvns	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	4313      	orrs	r3, r2
         );
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3724      	adds	r7, #36	@ 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ff4c 	bl	8001184 <__NVIC_SetPriorityGrouping>
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001306:	f7ff ff61 	bl	80011cc <__NVIC_GetPriorityGrouping>
 800130a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	68b9      	ldr	r1, [r7, #8]
 8001310:	6978      	ldr	r0, [r7, #20]
 8001312:	f7ff ffb1 	bl	8001278 <NVIC_EncodePriority>
 8001316:	4602      	mov	r2, r0
 8001318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131c:	4611      	mov	r1, r2
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ff80 	bl	8001224 <__NVIC_SetPriority>
}
 8001324:	bf00      	nop
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff54 	bl	80011e8 <__NVIC_EnableIRQ>
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d008      	beq.n	8001372 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2204      	movs	r2, #4
 8001364:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e022      	b.n	80013b8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 020e 	bic.w	r2, r2, #14
 8001380:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f022 0201 	bic.w	r2, r2, #1
 8001390:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f003 021c 	and.w	r2, r3, #28
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	2101      	movs	r1, #1
 80013a0:	fa01 f202 	lsl.w	r2, r1, r2
 80013a4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d005      	beq.n	80013e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2204      	movs	r2, #4
 80013e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e029      	b.n	800143c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 020e 	bic.w	r2, r2, #14
 80013f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0201 	bic.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140c:	f003 021c 	and.w	r2, r3, #28
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001414:	2101      	movs	r1, #1
 8001416:	fa01 f202 	lsl.w	r2, r1, r2
 800141a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	4798      	blx	r3
    }
  }
  return status;
 800143c:	7bfb      	ldrb	r3, [r7, #15]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001456:	e17f      	b.n	8001758 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	2101      	movs	r1, #1
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	fa01 f303 	lsl.w	r3, r1, r3
 8001464:	4013      	ands	r3, r2
 8001466:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 8171 	beq.w	8001752 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	2b01      	cmp	r3, #1
 800147a:	d005      	beq.n	8001488 <HAL_GPIO_Init+0x40>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f003 0303 	and.w	r3, r3, #3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d130      	bne.n	80014ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	2203      	movs	r2, #3
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014be:	2201      	movs	r2, #1
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	091b      	lsrs	r3, r3, #4
 80014d4:	f003 0201 	and.w	r2, r3, #1
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d118      	bne.n	8001528 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014fc:	2201      	movs	r2, #1
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	4013      	ands	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	08db      	lsrs	r3, r3, #3
 8001512:	f003 0201 	and.w	r2, r3, #1
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b03      	cmp	r3, #3
 8001532:	d017      	beq.n	8001564 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	2203      	movs	r2, #3
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d123      	bne.n	80015b8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	08da      	lsrs	r2, r3, #3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3208      	adds	r2, #8
 8001578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	220f      	movs	r2, #15
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	08da      	lsrs	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3208      	adds	r2, #8
 80015b2:	6939      	ldr	r1, [r7, #16]
 80015b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f003 0203 	and.w	r2, r3, #3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80ac 	beq.w	8001752 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001778 <HAL_GPIO_Init+0x330>)
 80015fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001778 <HAL_GPIO_Init+0x330>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6613      	str	r3, [r2, #96]	@ 0x60
 8001606:	4b5c      	ldr	r3, [pc, #368]	@ (8001778 <HAL_GPIO_Init+0x330>)
 8001608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001612:	4a5a      	ldr	r2, [pc, #360]	@ (800177c <HAL_GPIO_Init+0x334>)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	089b      	lsrs	r3, r3, #2
 8001618:	3302      	adds	r3, #2
 800161a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	220f      	movs	r2, #15
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43db      	mvns	r3, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800163c:	d025      	beq.n	800168a <HAL_GPIO_Init+0x242>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a4f      	ldr	r2, [pc, #316]	@ (8001780 <HAL_GPIO_Init+0x338>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d01f      	beq.n	8001686 <HAL_GPIO_Init+0x23e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a4e      	ldr	r2, [pc, #312]	@ (8001784 <HAL_GPIO_Init+0x33c>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d019      	beq.n	8001682 <HAL_GPIO_Init+0x23a>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a4d      	ldr	r2, [pc, #308]	@ (8001788 <HAL_GPIO_Init+0x340>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d013      	beq.n	800167e <HAL_GPIO_Init+0x236>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4c      	ldr	r2, [pc, #304]	@ (800178c <HAL_GPIO_Init+0x344>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d00d      	beq.n	800167a <HAL_GPIO_Init+0x232>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4b      	ldr	r2, [pc, #300]	@ (8001790 <HAL_GPIO_Init+0x348>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d007      	beq.n	8001676 <HAL_GPIO_Init+0x22e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a4a      	ldr	r2, [pc, #296]	@ (8001794 <HAL_GPIO_Init+0x34c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d101      	bne.n	8001672 <HAL_GPIO_Init+0x22a>
 800166e:	2306      	movs	r3, #6
 8001670:	e00c      	b.n	800168c <HAL_GPIO_Init+0x244>
 8001672:	2307      	movs	r3, #7
 8001674:	e00a      	b.n	800168c <HAL_GPIO_Init+0x244>
 8001676:	2305      	movs	r3, #5
 8001678:	e008      	b.n	800168c <HAL_GPIO_Init+0x244>
 800167a:	2304      	movs	r3, #4
 800167c:	e006      	b.n	800168c <HAL_GPIO_Init+0x244>
 800167e:	2303      	movs	r3, #3
 8001680:	e004      	b.n	800168c <HAL_GPIO_Init+0x244>
 8001682:	2302      	movs	r3, #2
 8001684:	e002      	b.n	800168c <HAL_GPIO_Init+0x244>
 8001686:	2301      	movs	r3, #1
 8001688:	e000      	b.n	800168c <HAL_GPIO_Init+0x244>
 800168a:	2300      	movs	r3, #0
 800168c:	697a      	ldr	r2, [r7, #20]
 800168e:	f002 0203 	and.w	r2, r2, #3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	4093      	lsls	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800169c:	4937      	ldr	r1, [pc, #220]	@ (800177c <HAL_GPIO_Init+0x334>)
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	089b      	lsrs	r3, r3, #2
 80016a2:	3302      	adds	r3, #2
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001798 <HAL_GPIO_Init+0x350>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	43db      	mvns	r3, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016ce:	4a32      	ldr	r2, [pc, #200]	@ (8001798 <HAL_GPIO_Init+0x350>)
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016d4:	4b30      	ldr	r3, [pc, #192]	@ (8001798 <HAL_GPIO_Init+0x350>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016f8:	4a27      	ldr	r2, [pc, #156]	@ (8001798 <HAL_GPIO_Init+0x350>)
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80016fe:	4b26      	ldr	r3, [pc, #152]	@ (8001798 <HAL_GPIO_Init+0x350>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001722:	4a1d      	ldr	r2, [pc, #116]	@ (8001798 <HAL_GPIO_Init+0x350>)
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001728:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <HAL_GPIO_Init+0x350>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	43db      	mvns	r3, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800174c:	4a12      	ldr	r2, [pc, #72]	@ (8001798 <HAL_GPIO_Init+0x350>)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	3301      	adds	r3, #1
 8001756:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	fa22 f303 	lsr.w	r3, r2, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	f47f ae78 	bne.w	8001458 <HAL_GPIO_Init+0x10>
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40021000 	.word	0x40021000
 800177c:	40010000 	.word	0x40010000
 8001780:	48000400 	.word	0x48000400
 8001784:	48000800 	.word	0x48000800
 8001788:	48000c00 	.word	0x48000c00
 800178c:	48001000 	.word	0x48001000
 8001790:	48001400 	.word	0x48001400
 8001794:	48001800 	.word	0x48001800
 8001798:	40010400 	.word	0x40010400

0800179c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
 80017a8:	4613      	mov	r3, r2
 80017aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017ac:	787b      	ldrb	r3, [r7, #1]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017b2:	887a      	ldrh	r2, [r7, #2]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017b8:	e002      	b.n	80017c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ba:	887a      	ldrh	r2, [r7, #2]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017de:	887a      	ldrh	r2, [r7, #2]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4013      	ands	r3, r2
 80017e4:	041a      	lsls	r2, r3, #16
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	43d9      	mvns	r1, r3
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	400b      	ands	r3, r1
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	619a      	str	r2, [r3, #24]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001804:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <HAL_PWREx_GetVoltageRange+0x18>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40007000 	.word	0x40007000

0800181c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800182a:	d130      	bne.n	800188e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800182c:	4b23      	ldr	r3, [pc, #140]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001838:	d038      	beq.n	80018ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800183a:	4b20      	ldr	r3, [pc, #128]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001842:	4a1e      	ldr	r2, [pc, #120]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001844:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001848:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800184a:	4b1d      	ldr	r3, [pc, #116]	@ (80018c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2232      	movs	r2, #50	@ 0x32
 8001850:	fb02 f303 	mul.w	r3, r2, r3
 8001854:	4a1b      	ldr	r2, [pc, #108]	@ (80018c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001856:	fba2 2303 	umull	r2, r3, r2, r3
 800185a:	0c9b      	lsrs	r3, r3, #18
 800185c:	3301      	adds	r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001860:	e002      	b.n	8001868 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	3b01      	subs	r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001868:	4b14      	ldr	r3, [pc, #80]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001874:	d102      	bne.n	800187c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1f2      	bne.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187e:	695b      	ldr	r3, [r3, #20]
 8001880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001888:	d110      	bne.n	80018ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e00f      	b.n	80018ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800188e:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800189a:	d007      	beq.n	80018ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800189c:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018a4:	4a05      	ldr	r2, [pc, #20]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40007000 	.word	0x40007000
 80018c0:	20000000 	.word	0x20000000
 80018c4:	431bde83 	.word	0x431bde83

080018c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e3ca      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018da:	4b97      	ldr	r3, [pc, #604]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
 80018e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018e4:	4b94      	ldr	r3, [pc, #592]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f000 80e4 	beq.w	8001ac4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d007      	beq.n	8001912 <HAL_RCC_OscConfig+0x4a>
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	2b0c      	cmp	r3, #12
 8001906:	f040 808b 	bne.w	8001a20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2b01      	cmp	r3, #1
 800190e:	f040 8087 	bne.w	8001a20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001912:	4b89      	ldr	r3, [pc, #548]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d005      	beq.n	800192a <HAL_RCC_OscConfig+0x62>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e3a2      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a1a      	ldr	r2, [r3, #32]
 800192e:	4b82      	ldr	r3, [pc, #520]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0308 	and.w	r3, r3, #8
 8001936:	2b00      	cmp	r3, #0
 8001938:	d004      	beq.n	8001944 <HAL_RCC_OscConfig+0x7c>
 800193a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001942:	e005      	b.n	8001950 <HAL_RCC_OscConfig+0x88>
 8001944:	4b7c      	ldr	r3, [pc, #496]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001950:	4293      	cmp	r3, r2
 8001952:	d223      	bcs.n	800199c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	4618      	mov	r0, r3
 800195a:	f000 fd87 	bl	800246c <RCC_SetFlashLatencyFromMSIRange>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e383      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001968:	4b73      	ldr	r3, [pc, #460]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a72      	ldr	r2, [pc, #456]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 800196e:	f043 0308 	orr.w	r3, r3, #8
 8001972:	6013      	str	r3, [r2, #0]
 8001974:	4b70      	ldr	r3, [pc, #448]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	496d      	ldr	r1, [pc, #436]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001986:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	021b      	lsls	r3, r3, #8
 8001994:	4968      	ldr	r1, [pc, #416]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001996:	4313      	orrs	r3, r2
 8001998:	604b      	str	r3, [r1, #4]
 800199a:	e025      	b.n	80019e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800199c:	4b66      	ldr	r3, [pc, #408]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a65      	ldr	r2, [pc, #404]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019a2:	f043 0308 	orr.w	r3, r3, #8
 80019a6:	6013      	str	r3, [r2, #0]
 80019a8:	4b63      	ldr	r3, [pc, #396]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	4960      	ldr	r1, [pc, #384]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	495b      	ldr	r1, [pc, #364]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d109      	bne.n	80019e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a1b      	ldr	r3, [r3, #32]
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 fd47 	bl	800246c <RCC_SetFlashLatencyFromMSIRange>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e343      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019e8:	f000 fc4a 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 80019ec:	4602      	mov	r2, r0
 80019ee:	4b52      	ldr	r3, [pc, #328]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	f003 030f 	and.w	r3, r3, #15
 80019f8:	4950      	ldr	r1, [pc, #320]	@ (8001b3c <HAL_RCC_OscConfig+0x274>)
 80019fa:	5ccb      	ldrb	r3, [r1, r3]
 80019fc:	f003 031f 	and.w	r3, r3, #31
 8001a00:	fa22 f303 	lsr.w	r3, r2, r3
 8001a04:	4a4e      	ldr	r2, [pc, #312]	@ (8001b40 <HAL_RCC_OscConfig+0x278>)
 8001a06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a08:	4b4e      	ldr	r3, [pc, #312]	@ (8001b44 <HAL_RCC_OscConfig+0x27c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff f809 	bl	8000a24 <HAL_InitTick>
 8001a12:	4603      	mov	r3, r0
 8001a14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d052      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	e327      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d032      	beq.n	8001a8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a28:	4b43      	ldr	r3, [pc, #268]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a42      	ldr	r2, [pc, #264]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a34:	f7ff fb9a 	bl	800116c <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a3c:	f7ff fb96 	bl	800116c <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e310      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a5a:	4b37      	ldr	r3, [pc, #220]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a36      	ldr	r2, [pc, #216]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a60:	f043 0308 	orr.w	r3, r3, #8
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4931      	ldr	r1, [pc, #196]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a74:	4313      	orrs	r3, r2
 8001a76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a78:	4b2f      	ldr	r3, [pc, #188]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	021b      	lsls	r3, r3, #8
 8001a86:	492c      	ldr	r1, [pc, #176]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
 8001a8c:	e01a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a29      	ldr	r2, [pc, #164]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a94:	f023 0301 	bic.w	r3, r3, #1
 8001a98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fb67 	bl	800116c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fb63 	bl	800116c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e2dd      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ab4:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1f0      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x1da>
 8001ac0:	e000      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ac2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d074      	beq.n	8001bba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2b08      	cmp	r3, #8
 8001ad4:	d005      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x21a>
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	2b0c      	cmp	r3, #12
 8001ada:	d10e      	bne.n	8001afa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d10b      	bne.n	8001afa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d064      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d160      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e2ba      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b02:	d106      	bne.n	8001b12 <HAL_RCC_OscConfig+0x24a>
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0b      	ldr	r2, [pc, #44]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	e026      	b.n	8001b60 <HAL_RCC_OscConfig+0x298>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b1a:	d115      	bne.n	8001b48 <HAL_RCC_OscConfig+0x280>
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a05      	ldr	r2, [pc, #20]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b03      	ldr	r3, [pc, #12]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a02      	ldr	r2, [pc, #8]	@ (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001b2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	e014      	b.n	8001b60 <HAL_RCC_OscConfig+0x298>
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	080080d4 	.word	0x080080d4
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000004 	.word	0x20000004
 8001b48:	4ba0      	ldr	r3, [pc, #640]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a9f      	ldr	r2, [pc, #636]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b52:	6013      	str	r3, [r2, #0]
 8001b54:	4b9d      	ldr	r3, [pc, #628]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a9c      	ldr	r2, [pc, #624]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d013      	beq.n	8001b90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b68:	f7ff fb00 	bl	800116c <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b70:	f7ff fafc 	bl	800116c <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b64      	cmp	r3, #100	@ 0x64
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e276      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b82:	4b92      	ldr	r3, [pc, #584]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d0f0      	beq.n	8001b70 <HAL_RCC_OscConfig+0x2a8>
 8001b8e:	e014      	b.n	8001bba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b90:	f7ff faec 	bl	800116c <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b98:	f7ff fae8 	bl	800116c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b64      	cmp	r3, #100	@ 0x64
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e262      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001baa:	4b88      	ldr	r3, [pc, #544]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f0      	bne.n	8001b98 <HAL_RCC_OscConfig+0x2d0>
 8001bb6:	e000      	b.n	8001bba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d060      	beq.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d005      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x310>
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2b0c      	cmp	r3, #12
 8001bd0:	d119      	bne.n	8001c06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d116      	bne.n	8001c06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bd8:	4b7c      	ldr	r3, [pc, #496]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d005      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x328>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e23f      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf0:	4b76      	ldr	r3, [pc, #472]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	061b      	lsls	r3, r3, #24
 8001bfe:	4973      	ldr	r1, [pc, #460]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c04:	e040      	b.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d023      	beq.n	8001c56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c0e:	4b6f      	ldr	r3, [pc, #444]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a6e      	ldr	r2, [pc, #440]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1a:	f7ff faa7 	bl	800116c <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c22:	f7ff faa3 	bl	800116c <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e21d      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c34:	4b65      	ldr	r3, [pc, #404]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d0f0      	beq.n	8001c22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c40:	4b62      	ldr	r3, [pc, #392]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	061b      	lsls	r3, r3, #24
 8001c4e:	495f      	ldr	r1, [pc, #380]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
 8001c54:	e018      	b.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c56:	4b5d      	ldr	r3, [pc, #372]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a5c      	ldr	r2, [pc, #368]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c62:	f7ff fa83 	bl	800116c <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c6a:	f7ff fa7f 	bl	800116c <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e1f9      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c7c:	4b53      	ldr	r3, [pc, #332]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1f0      	bne.n	8001c6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d03c      	beq.n	8001d0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d01c      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c9c:	4b4b      	ldr	r3, [pc, #300]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ca2:	4a4a      	ldr	r2, [pc, #296]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cac:	f7ff fa5e 	bl	800116c <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb4:	f7ff fa5a 	bl	800116c <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e1d4      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc6:	4b41      	ldr	r3, [pc, #260]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0ef      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x3ec>
 8001cd4:	e01b      	b.n	8001d0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cd6:	4b3d      	ldr	r3, [pc, #244]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cdc:	4a3b      	ldr	r2, [pc, #236]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001cde:	f023 0301 	bic.w	r3, r3, #1
 8001ce2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fa41 	bl	800116c <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cee:	f7ff fa3d 	bl	800116c <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e1b7      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d00:	4b32      	ldr	r3, [pc, #200]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1ef      	bne.n	8001cee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 80a6 	beq.w	8001e68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d20:	4b2a      	ldr	r3, [pc, #168]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10d      	bne.n	8001d48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d2c:	4b27      	ldr	r3, [pc, #156]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d30:	4a26      	ldr	r2, [pc, #152]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d38:	4b24      	ldr	r3, [pc, #144]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d44:	2301      	movs	r3, #1
 8001d46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d48:	4b21      	ldr	r3, [pc, #132]	@ (8001dd0 <HAL_RCC_OscConfig+0x508>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d118      	bne.n	8001d86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d54:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <HAL_RCC_OscConfig+0x508>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd0 <HAL_RCC_OscConfig+0x508>)
 8001d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d60:	f7ff fa04 	bl	800116c <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d68:	f7ff fa00 	bl	800116c <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e17a      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_RCC_OscConfig+0x508>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0f0      	beq.n	8001d68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d108      	bne.n	8001da0 <HAL_RCC_OscConfig+0x4d8>
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001d96:	f043 0301 	orr.w	r3, r3, #1
 8001d9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d9e:	e029      	b.n	8001df4 <HAL_RCC_OscConfig+0x52c>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b05      	cmp	r3, #5
 8001da6:	d115      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x50c>
 8001da8:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dae:	4a07      	ldr	r2, [pc, #28]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001db8:	4b04      	ldr	r3, [pc, #16]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dbe:	4a03      	ldr	r2, [pc, #12]	@ (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dc8:	e014      	b.n	8001df4 <HAL_RCC_OscConfig+0x52c>
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40007000 	.word	0x40007000
 8001dd4:	4b9c      	ldr	r3, [pc, #624]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dda:	4a9b      	ldr	r2, [pc, #620]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001ddc:	f023 0301 	bic.w	r3, r3, #1
 8001de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001de4:	4b98      	ldr	r3, [pc, #608]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dea:	4a97      	ldr	r2, [pc, #604]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001dec:	f023 0304 	bic.w	r3, r3, #4
 8001df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d016      	beq.n	8001e2a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dfc:	f7ff f9b6 	bl	800116c <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e02:	e00a      	b.n	8001e1a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e04:	f7ff f9b2 	bl	800116c <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e12a      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e1a:	4b8b      	ldr	r3, [pc, #556]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0ed      	beq.n	8001e04 <HAL_RCC_OscConfig+0x53c>
 8001e28:	e015      	b.n	8001e56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e2a:	f7ff f99f 	bl	800116c <HAL_GetTick>
 8001e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e30:	e00a      	b.n	8001e48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e32:	f7ff f99b 	bl	800116c <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e113      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e48:	4b7f      	ldr	r3, [pc, #508]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1ed      	bne.n	8001e32 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e56:	7ffb      	ldrb	r3, [r7, #31]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e5c:	4b7a      	ldr	r3, [pc, #488]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e60:	4a79      	ldr	r2, [pc, #484]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001e62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 80fe 	beq.w	800206e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	f040 80d0 	bne.w	800201c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e7c:	4b72      	ldr	r3, [pc, #456]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f003 0203 	and.w	r2, r3, #3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d130      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d127      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d11f      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ebc:	2a07      	cmp	r2, #7
 8001ebe:	bf14      	ite	ne
 8001ec0:	2201      	movne	r2, #1
 8001ec2:	2200      	moveq	r2, #0
 8001ec4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d113      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	085b      	lsrs	r3, r3, #1
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d109      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee8:	085b      	lsrs	r3, r3, #1
 8001eea:	3b01      	subs	r3, #1
 8001eec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d06e      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	2b0c      	cmp	r3, #12
 8001ef6:	d069      	beq.n	8001fcc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001ef8:	4b53      	ldr	r3, [pc, #332]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d105      	bne.n	8001f10 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f04:	4b50      	ldr	r3, [pc, #320]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0ad      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f14:	4b4c      	ldr	r3, [pc, #304]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a4b      	ldr	r2, [pc, #300]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f1e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f20:	f7ff f924 	bl	800116c <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f28:	f7ff f920 	bl	800116c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e09a      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f3a:	4b43      	ldr	r3, [pc, #268]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f46:	4b40      	ldr	r3, [pc, #256]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	4b40      	ldr	r3, [pc, #256]	@ (800204c <HAL_RCC_OscConfig+0x784>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f56:	3a01      	subs	r2, #1
 8001f58:	0112      	lsls	r2, r2, #4
 8001f5a:	4311      	orrs	r1, r2
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f60:	0212      	lsls	r2, r2, #8
 8001f62:	4311      	orrs	r1, r2
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f68:	0852      	lsrs	r2, r2, #1
 8001f6a:	3a01      	subs	r2, #1
 8001f6c:	0552      	lsls	r2, r2, #21
 8001f6e:	4311      	orrs	r1, r2
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f74:	0852      	lsrs	r2, r2, #1
 8001f76:	3a01      	subs	r2, #1
 8001f78:	0652      	lsls	r2, r2, #25
 8001f7a:	4311      	orrs	r1, r2
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f80:	0912      	lsrs	r2, r2, #4
 8001f82:	0452      	lsls	r2, r2, #17
 8001f84:	430a      	orrs	r2, r1
 8001f86:	4930      	ldr	r1, [pc, #192]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a2d      	ldr	r2, [pc, #180]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f98:	4b2b      	ldr	r3, [pc, #172]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001f9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fa2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fa4:	f7ff f8e2 	bl	800116c <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff f8de 	bl	800116c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e058      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fbe:	4b22      	ldr	r3, [pc, #136]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fca:	e050      	b.n	800206e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e04f      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d148      	bne.n	800206e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a19      	ldr	r2, [pc, #100]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fe6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fe8:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a16      	ldr	r2, [pc, #88]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8001fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ff2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ff4:	f7ff f8ba 	bl	800116c <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7ff f8b6 	bl	800116c <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e030      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x734>
 800201a:	e028      	b.n	800206e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2b0c      	cmp	r3, #12
 8002020:	d023      	beq.n	800206a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <HAL_RCC_OscConfig+0x780>)
 8002028:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800202c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202e:	f7ff f89d 	bl	800116c <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002034:	e00c      	b.n	8002050 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002036:	f7ff f899 	bl	800116c <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d905      	bls.n	8002050 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e013      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
 8002048:	40021000 	.word	0x40021000
 800204c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_RCC_OscConfig+0x7b0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1ec      	bne.n	8002036 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <HAL_RCC_OscConfig+0x7b0>)
 800205e:	68da      	ldr	r2, [r3, #12]
 8002060:	4905      	ldr	r1, [pc, #20]	@ (8002078 <HAL_RCC_OscConfig+0x7b0>)
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_RCC_OscConfig+0x7b4>)
 8002064:	4013      	ands	r3, r2
 8002066:	60cb      	str	r3, [r1, #12]
 8002068:	e001      	b.n	800206e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3720      	adds	r7, #32
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	feeefffc 	.word	0xfeeefffc

08002080 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0e7      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002094:	4b75      	ldr	r3, [pc, #468]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d910      	bls.n	80020c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a2:	4b72      	ldr	r3, [pc, #456]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 0207 	bic.w	r2, r3, #7
 80020aa:	4970      	ldr	r1, [pc, #448]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b6e      	ldr	r3, [pc, #440]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d001      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0cf      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d010      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	4b66      	ldr	r3, [pc, #408]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020dc:	429a      	cmp	r2, r3
 80020de:	d908      	bls.n	80020f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e0:	4b63      	ldr	r3, [pc, #396]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	4960      	ldr	r1, [pc, #384]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d04c      	beq.n	8002198 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d107      	bne.n	8002116 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002106:	4b5a      	ldr	r3, [pc, #360]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d121      	bne.n	8002156 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e0a6      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d107      	bne.n	800212e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800211e:	4b54      	ldr	r3, [pc, #336]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d115      	bne.n	8002156 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e09a      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d107      	bne.n	8002146 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002136:	4b4e      	ldr	r3, [pc, #312]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d109      	bne.n	8002156 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e08e      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002146:	4b4a      	ldr	r3, [pc, #296]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e086      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002156:	4b46      	ldr	r3, [pc, #280]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f023 0203 	bic.w	r2, r3, #3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	4943      	ldr	r1, [pc, #268]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002164:	4313      	orrs	r3, r2
 8002166:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002168:	f7ff f800 	bl	800116c <HAL_GetTick>
 800216c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216e:	e00a      	b.n	8002186 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002170:	f7fe fffc 	bl	800116c <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e06e      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002186:	4b3a      	ldr	r3, [pc, #232]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 020c 	and.w	r2, r3, #12
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	429a      	cmp	r2, r3
 8002196:	d1eb      	bne.n	8002170 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d010      	beq.n	80021c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	4b31      	ldr	r3, [pc, #196]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d208      	bcs.n	80021c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	492b      	ldr	r1, [pc, #172]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021c6:	4b29      	ldr	r3, [pc, #164]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d210      	bcs.n	80021f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d4:	4b25      	ldr	r3, [pc, #148]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f023 0207 	bic.w	r2, r3, #7
 80021dc:	4923      	ldr	r1, [pc, #140]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e4:	4b21      	ldr	r3, [pc, #132]	@ (800226c <HAL_RCC_ClockConfig+0x1ec>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d001      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e036      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d008      	beq.n	8002214 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002202:	4b1b      	ldr	r3, [pc, #108]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	4918      	ldr	r1, [pc, #96]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002210:	4313      	orrs	r3, r2
 8002212:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d009      	beq.n	8002234 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	4910      	ldr	r1, [pc, #64]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 8002230:	4313      	orrs	r3, r2
 8002232:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002234:	f000 f824 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 8002238:	4602      	mov	r2, r0
 800223a:	4b0d      	ldr	r3, [pc, #52]	@ (8002270 <HAL_RCC_ClockConfig+0x1f0>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	091b      	lsrs	r3, r3, #4
 8002240:	f003 030f 	and.w	r3, r3, #15
 8002244:	490b      	ldr	r1, [pc, #44]	@ (8002274 <HAL_RCC_ClockConfig+0x1f4>)
 8002246:	5ccb      	ldrb	r3, [r1, r3]
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	fa22 f303 	lsr.w	r3, r2, r3
 8002250:	4a09      	ldr	r2, [pc, #36]	@ (8002278 <HAL_RCC_ClockConfig+0x1f8>)
 8002252:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002254:	4b09      	ldr	r3, [pc, #36]	@ (800227c <HAL_RCC_ClockConfig+0x1fc>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe fbe3 	bl	8000a24 <HAL_InitTick>
 800225e:	4603      	mov	r3, r0
 8002260:	72fb      	strb	r3, [r7, #11]

  return status;
 8002262:	7afb      	ldrb	r3, [r7, #11]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40022000 	.word	0x40022000
 8002270:	40021000 	.word	0x40021000
 8002274:	080080d4 	.word	0x080080d4
 8002278:	20000000 	.word	0x20000000
 800227c:	20000004 	.word	0x20000004

08002280 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	@ 0x24
 8002284:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800228e:	4b3e      	ldr	r3, [pc, #248]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 030c 	and.w	r3, r3, #12
 8002296:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002298:	4b3b      	ldr	r3, [pc, #236]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d005      	beq.n	80022b4 <HAL_RCC_GetSysClockFreq+0x34>
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	2b0c      	cmp	r3, #12
 80022ac:	d121      	bne.n	80022f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d11e      	bne.n	80022f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022b4:	4b34      	ldr	r3, [pc, #208]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d107      	bne.n	80022d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022c0:	4b31      	ldr	r3, [pc, #196]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 80022c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	f003 030f 	and.w	r3, r3, #15
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	e005      	b.n	80022dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	091b      	lsrs	r3, r3, #4
 80022d6:	f003 030f 	and.w	r3, r3, #15
 80022da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022dc:	4a2b      	ldr	r2, [pc, #172]	@ (800238c <HAL_RCC_GetSysClockFreq+0x10c>)
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10d      	bne.n	8002308 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022f0:	e00a      	b.n	8002308 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	d102      	bne.n	80022fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022f8:	4b25      	ldr	r3, [pc, #148]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x110>)
 80022fa:	61bb      	str	r3, [r7, #24]
 80022fc:	e004      	b.n	8002308 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	2b08      	cmp	r3, #8
 8002302:	d101      	bne.n	8002308 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002304:	4b23      	ldr	r3, [pc, #140]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x114>)
 8002306:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	2b0c      	cmp	r3, #12
 800230c:	d134      	bne.n	8002378 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800230e:	4b1e      	ldr	r3, [pc, #120]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	f003 0303 	and.w	r3, r3, #3
 8002316:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b02      	cmp	r3, #2
 800231c:	d003      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0xa6>
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b03      	cmp	r3, #3
 8002322:	d003      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0xac>
 8002324:	e005      	b.n	8002332 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002326:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x110>)
 8002328:	617b      	str	r3, [r7, #20]
      break;
 800232a:	e005      	b.n	8002338 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800232c:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x114>)
 800232e:	617b      	str	r3, [r7, #20]
      break;
 8002330:	e002      	b.n	8002338 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	617b      	str	r3, [r7, #20]
      break;
 8002336:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002338:	4b13      	ldr	r3, [pc, #76]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	091b      	lsrs	r3, r3, #4
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	3301      	adds	r3, #1
 8002344:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002346:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	0a1b      	lsrs	r3, r3, #8
 800234c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	fb03 f202 	mul.w	r2, r3, r2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800235e:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x108>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	0e5b      	lsrs	r3, r3, #25
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	3301      	adds	r3, #1
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	fbb2 f3f3 	udiv	r3, r2, r3
 8002376:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002378:	69bb      	ldr	r3, [r7, #24]
}
 800237a:	4618      	mov	r0, r3
 800237c:	3724      	adds	r7, #36	@ 0x24
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000
 800238c:	080080ec 	.word	0x080080ec
 8002390:	00f42400 	.word	0x00f42400
 8002394:	007a1200 	.word	0x007a1200

08002398 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800239c:	4b03      	ldr	r3, [pc, #12]	@ (80023ac <HAL_RCC_GetHCLKFreq+0x14>)
 800239e:	681b      	ldr	r3, [r3, #0]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000000 	.word	0x20000000

080023b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80023b4:	f7ff fff0 	bl	8002398 <HAL_RCC_GetHCLKFreq>
 80023b8:	4602      	mov	r2, r0
 80023ba:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	0a1b      	lsrs	r3, r3, #8
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	4904      	ldr	r1, [pc, #16]	@ (80023d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023c6:	5ccb      	ldrb	r3, [r1, r3]
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40021000 	.word	0x40021000
 80023d8:	080080e4 	.word	0x080080e4

080023dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80023e0:	f7ff ffda 	bl	8002398 <HAL_RCC_GetHCLKFreq>
 80023e4:	4602      	mov	r2, r0
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	0adb      	lsrs	r3, r3, #11
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	4904      	ldr	r1, [pc, #16]	@ (8002404 <HAL_RCC_GetPCLK2Freq+0x28>)
 80023f2:	5ccb      	ldrb	r3, [r1, r3]
 80023f4:	f003 031f 	and.w	r3, r3, #31
 80023f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40021000 	.word	0x40021000
 8002404:	080080e4 	.word	0x080080e4

08002408 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	220f      	movs	r2, #15
 8002416:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002418:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <HAL_RCC_GetClockConfig+0x5c>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 0203 	and.w	r2, r3, #3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002424:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_RCC_GetClockConfig+0x5c>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <HAL_RCC_GetClockConfig+0x5c>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <HAL_RCC_GetClockConfig+0x5c>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	08db      	lsrs	r3, r3, #3
 8002442:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <HAL_RCC_GetClockConfig+0x60>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0207 	and.w	r2, r3, #7
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	601a      	str	r2, [r3, #0]
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40021000 	.word	0x40021000
 8002468:	40022000 	.word	0x40022000

0800246c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002478:	4b2a      	ldr	r3, [pc, #168]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800247a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002484:	f7ff f9bc 	bl	8001800 <HAL_PWREx_GetVoltageRange>
 8002488:	6178      	str	r0, [r7, #20]
 800248a:	e014      	b.n	80024b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800248c:	4b25      	ldr	r3, [pc, #148]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800248e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002490:	4a24      	ldr	r2, [pc, #144]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002496:	6593      	str	r3, [r2, #88]	@ 0x58
 8002498:	4b22      	ldr	r3, [pc, #136]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800249a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024a4:	f7ff f9ac 	bl	8001800 <HAL_PWREx_GetVoltageRange>
 80024a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024bc:	d10b      	bne.n	80024d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b80      	cmp	r3, #128	@ 0x80
 80024c2:	d919      	bls.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80024c8:	d902      	bls.n	80024d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024ca:	2302      	movs	r3, #2
 80024cc:	613b      	str	r3, [r7, #16]
 80024ce:	e013      	b.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024d0:	2301      	movs	r3, #1
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	e010      	b.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b80      	cmp	r3, #128	@ 0x80
 80024da:	d902      	bls.n	80024e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80024dc:	2303      	movs	r3, #3
 80024de:	613b      	str	r3, [r7, #16]
 80024e0:	e00a      	b.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b80      	cmp	r3, #128	@ 0x80
 80024e6:	d102      	bne.n	80024ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024e8:	2302      	movs	r3, #2
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	e004      	b.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b70      	cmp	r3, #112	@ 0x70
 80024f2:	d101      	bne.n	80024f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024f4:	2301      	movs	r3, #1
 80024f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f023 0207 	bic.w	r2, r3, #7
 8002500:	4909      	ldr	r1, [pc, #36]	@ (8002528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002508:	4b07      	ldr	r3, [pc, #28]	@ (8002528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	429a      	cmp	r2, r3
 8002514:	d001      	beq.n	800251a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000
 8002528:	40022000 	.word	0x40022000

0800252c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002534:	2300      	movs	r3, #0
 8002536:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002538:	2300      	movs	r3, #0
 800253a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002544:	2b00      	cmp	r3, #0
 8002546:	d041      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800254c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002550:	d02a      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002552:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002556:	d824      	bhi.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002558:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800255c:	d008      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800255e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002562:	d81e      	bhi.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00a      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002568:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800256c:	d010      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800256e:	e018      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002570:	4b86      	ldr	r3, [pc, #536]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	4a85      	ldr	r2, [pc, #532]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800257a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800257c:	e015      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3304      	adds	r3, #4
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fabb 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 800258a:	4603      	mov	r3, r0
 800258c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800258e:	e00c      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3320      	adds	r3, #32
 8002594:	2100      	movs	r1, #0
 8002596:	4618      	mov	r0, r3
 8002598:	f000 fba6 	bl	8002ce8 <RCCEx_PLLSAI2_Config>
 800259c:	4603      	mov	r3, r0
 800259e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80025a0:	e003      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	74fb      	strb	r3, [r7, #19]
      break;
 80025a6:	e000      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80025a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025aa:	7cfb      	ldrb	r3, [r7, #19]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10b      	bne.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80025b0:	4b76      	ldr	r3, [pc, #472]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025be:	4973      	ldr	r1, [pc, #460]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80025c6:	e001      	b.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c8:	7cfb      	ldrb	r3, [r7, #19]
 80025ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d041      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80025e0:	d02a      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80025e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80025e6:	d824      	bhi.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80025e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025ec:	d008      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80025ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025f2:	d81e      	bhi.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00a      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80025f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025fc:	d010      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80025fe:	e018      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002600:	4b62      	ldr	r3, [pc, #392]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	4a61      	ldr	r2, [pc, #388]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800260a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800260c:	e015      	b.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3304      	adds	r3, #4
 8002612:	2100      	movs	r1, #0
 8002614:	4618      	mov	r0, r3
 8002616:	f000 fa73 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 800261a:	4603      	mov	r3, r0
 800261c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800261e:	e00c      	b.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3320      	adds	r3, #32
 8002624:	2100      	movs	r1, #0
 8002626:	4618      	mov	r0, r3
 8002628:	f000 fb5e 	bl	8002ce8 <RCCEx_PLLSAI2_Config>
 800262c:	4603      	mov	r3, r0
 800262e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002630:	e003      	b.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	74fb      	strb	r3, [r7, #19]
      break;
 8002636:	e000      	b.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002638:	bf00      	nop
    }

    if(ret == HAL_OK)
 800263a:	7cfb      	ldrb	r3, [r7, #19]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10b      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002640:	4b52      	ldr	r3, [pc, #328]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002646:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800264e:	494f      	ldr	r1, [pc, #316]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002650:	4313      	orrs	r3, r2
 8002652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002656:	e001      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002658:	7cfb      	ldrb	r3, [r7, #19]
 800265a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 80a0 	beq.w	80027aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266a:	2300      	movs	r3, #0
 800266c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800266e:	4b47      	ldr	r3, [pc, #284]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800267e:	2300      	movs	r3, #0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00d      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002684:	4b41      	ldr	r3, [pc, #260]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002688:	4a40      	ldr	r2, [pc, #256]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800268a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002690:	4b3e      	ldr	r3, [pc, #248]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800269c:	2301      	movs	r3, #1
 800269e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a3a      	ldr	r2, [pc, #232]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026ac:	f7fe fd5e 	bl	800116c <HAL_GetTick>
 80026b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80026b2:	e009      	b.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b4:	f7fe fd5a 	bl	800116c <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d902      	bls.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	74fb      	strb	r3, [r7, #19]
        break;
 80026c6:	e005      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80026c8:	4b31      	ldr	r3, [pc, #196]	@ (8002790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0ef      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80026d4:	7cfb      	ldrb	r3, [r7, #19]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d15c      	bne.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80026da:	4b2c      	ldr	r3, [pc, #176]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01f      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d019      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026f8:	4b24      	ldr	r3, [pc, #144]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002702:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002704:	4b21      	ldr	r3, [pc, #132]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800270a:	4a20      	ldr	r2, [pc, #128]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800270c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002714:	4b1d      	ldr	r3, [pc, #116]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271a:	4a1c      	ldr	r2, [pc, #112]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800271c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002724:	4a19      	ldr	r2, [pc, #100]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d016      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002736:	f7fe fd19 	bl	800116c <HAL_GetTick>
 800273a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800273c:	e00b      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800273e:	f7fe fd15 	bl	800116c <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800274c:	4293      	cmp	r3, r2
 800274e:	d902      	bls.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	74fb      	strb	r3, [r7, #19]
            break;
 8002754:	e006      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002756:	4b0d      	ldr	r3, [pc, #52]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0ec      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002764:	7cfb      	ldrb	r3, [r7, #19]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10c      	bne.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800276a:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800276c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002770:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800277a:	4904      	ldr	r1, [pc, #16]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002782:	e009      	b.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002784:	7cfb      	ldrb	r3, [r7, #19]
 8002786:	74bb      	strb	r3, [r7, #18]
 8002788:	e006      	b.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002794:	7cfb      	ldrb	r3, [r7, #19]
 8002796:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002798:	7c7b      	ldrb	r3, [r7, #17]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d105      	bne.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800279e:	4b9e      	ldr	r3, [pc, #632]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	4a9d      	ldr	r2, [pc, #628]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027b6:	4b98      	ldr	r3, [pc, #608]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027bc:	f023 0203 	bic.w	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c4:	4994      	ldr	r1, [pc, #592]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027d8:	4b8f      	ldr	r3, [pc, #572]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027de:	f023 020c 	bic.w	r2, r3, #12
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e6:	498c      	ldr	r1, [pc, #560]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0304 	and.w	r3, r3, #4
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027fa:	4b87      	ldr	r3, [pc, #540]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002800:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	4983      	ldr	r1, [pc, #524]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800281c:	4b7e      	ldr	r3, [pc, #504]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002822:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	497b      	ldr	r1, [pc, #492]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0310 	and.w	r3, r3, #16
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00a      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800283e:	4b76      	ldr	r3, [pc, #472]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002844:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800284c:	4972      	ldr	r1, [pc, #456]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0320 	and.w	r3, r3, #32
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00a      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002860:	4b6d      	ldr	r3, [pc, #436]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002866:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286e:	496a      	ldr	r1, [pc, #424]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00a      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002882:	4b65      	ldr	r3, [pc, #404]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002888:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	4961      	ldr	r1, [pc, #388]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00a      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028a4:	4b5c      	ldr	r3, [pc, #368]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b2:	4959      	ldr	r1, [pc, #356]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00a      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028c6:	4b54      	ldr	r3, [pc, #336]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d4:	4950      	ldr	r1, [pc, #320]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00a      	beq.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f6:	4948      	ldr	r1, [pc, #288]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00a      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800290a:	4b43      	ldr	r3, [pc, #268]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002910:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002918:	493f      	ldr	r1, [pc, #252]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291a:	4313      	orrs	r3, r2
 800291c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d028      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800292c:	4b3a      	ldr	r3, [pc, #232]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002932:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800293a:	4937      	ldr	r1, [pc, #220]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293c:	4313      	orrs	r3, r2
 800293e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002946:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800294a:	d106      	bne.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800294c:	4b32      	ldr	r3, [pc, #200]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4a31      	ldr	r2, [pc, #196]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002956:	60d3      	str	r3, [r2, #12]
 8002958:	e011      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800295e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002962:	d10c      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3304      	adds	r3, #4
 8002968:	2101      	movs	r1, #1
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f8c8 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002974:	7cfb      	ldrb	r3, [r7, #19]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800297a:	7cfb      	ldrb	r3, [r7, #19]
 800297c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d028      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800298a:	4b23      	ldr	r3, [pc, #140]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002990:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002998:	491f      	ldr	r1, [pc, #124]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029a8:	d106      	bne.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029b4:	60d3      	str	r3, [r2, #12]
 80029b6:	e011      	b.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029c0:	d10c      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2101      	movs	r1, #1
 80029c8:	4618      	mov	r0, r3
 80029ca:	f000 f899 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 80029ce:	4603      	mov	r3, r0
 80029d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029d2:	7cfb      	ldrb	r3, [r7, #19]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80029d8:	7cfb      	ldrb	r3, [r7, #19]
 80029da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d02b      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80029e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f6:	4908      	ldr	r1, [pc, #32]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a06:	d109      	bne.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a08:	4b03      	ldr	r3, [pc, #12]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4a02      	ldr	r2, [pc, #8]	@ (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a12:	60d3      	str	r3, [r2, #12]
 8002a14:	e014      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002a16:	bf00      	nop
 8002a18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a24:	d10c      	bne.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3304      	adds	r3, #4
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 f867 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 8002a32:	4603      	mov	r3, r0
 8002a34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a36:	7cfb      	ldrb	r3, [r7, #19]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002a3c:	7cfb      	ldrb	r3, [r7, #19]
 8002a3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d02f      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a5a:	4928      	ldr	r1, [pc, #160]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a6a:	d10d      	bne.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	3304      	adds	r3, #4
 8002a70:	2102      	movs	r1, #2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 f844 	bl	8002b00 <RCCEx_PLLSAI1_Config>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a7c:	7cfb      	ldrb	r3, [r7, #19]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d014      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002a82:	7cfb      	ldrb	r3, [r7, #19]
 8002a84:	74bb      	strb	r3, [r7, #18]
 8002a86:	e011      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a90:	d10c      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3320      	adds	r3, #32
 8002a96:	2102      	movs	r1, #2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 f925 	bl	8002ce8 <RCCEx_PLLSAI2_Config>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002aa2:	7cfb      	ldrb	r3, [r7, #19]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002aa8:	7cfb      	ldrb	r3, [r7, #19]
 8002aaa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00a      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002ab8:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002abe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ac6:	490d      	ldr	r1, [pc, #52]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00b      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ada:	4b08      	ldr	r3, [pc, #32]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aea:	4904      	ldr	r1, [pc, #16]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002af2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000

08002b00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b0e:	4b75      	ldr	r3, [pc, #468]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d018      	beq.n	8002b4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002b1a:	4b72      	ldr	r3, [pc, #456]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f003 0203 	and.w	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d10d      	bne.n	8002b46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b32:	4b6c      	ldr	r3, [pc, #432]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	091b      	lsrs	r3, r3, #4
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	1c5a      	adds	r2, r3, #1
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
       ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d047      	beq.n	8002bd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
 8002b4a:	e044      	b.n	8002bd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d018      	beq.n	8002b86 <RCCEx_PLLSAI1_Config+0x86>
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d825      	bhi.n	8002ba4 <RCCEx_PLLSAI1_Config+0xa4>
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d002      	beq.n	8002b62 <RCCEx_PLLSAI1_Config+0x62>
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d009      	beq.n	8002b74 <RCCEx_PLLSAI1_Config+0x74>
 8002b60:	e020      	b.n	8002ba4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b62:	4b60      	ldr	r3, [pc, #384]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d11d      	bne.n	8002baa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b72:	e01a      	b.n	8002baa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b74:	4b5b      	ldr	r3, [pc, #364]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d116      	bne.n	8002bae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b84:	e013      	b.n	8002bae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b86:	4b57      	ldr	r3, [pc, #348]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10f      	bne.n	8002bb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b92:	4b54      	ldr	r3, [pc, #336]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ba2:	e006      	b.n	8002bb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ba8:	e004      	b.n	8002bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002baa:	bf00      	nop
 8002bac:	e002      	b.n	8002bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bae:	bf00      	nop
 8002bb0:	e000      	b.n	8002bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10d      	bne.n	8002bd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bba:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6819      	ldr	r1, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	430b      	orrs	r3, r1
 8002bd0:	4944      	ldr	r1, [pc, #272]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d17d      	bne.n	8002cd8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002bdc:	4b41      	ldr	r3, [pc, #260]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a40      	ldr	r2, [pc, #256]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002be6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002be8:	f7fe fac0 	bl	800116c <HAL_GetTick>
 8002bec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002bee:	e009      	b.n	8002c04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bf0:	f7fe fabc 	bl	800116c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d902      	bls.n	8002c04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	73fb      	strb	r3, [r7, #15]
        break;
 8002c02:	e005      	b.n	8002c10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c04:	4b37      	ldr	r3, [pc, #220]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1ef      	bne.n	8002bf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d160      	bne.n	8002cd8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d111      	bne.n	8002c40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c1c:	4b31      	ldr	r3, [pc, #196]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6892      	ldr	r2, [r2, #8]
 8002c2c:	0211      	lsls	r1, r2, #8
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68d2      	ldr	r2, [r2, #12]
 8002c32:	0912      	lsrs	r2, r2, #4
 8002c34:	0452      	lsls	r2, r2, #17
 8002c36:	430a      	orrs	r2, r1
 8002c38:	492a      	ldr	r1, [pc, #168]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	610b      	str	r3, [r1, #16]
 8002c3e:	e027      	b.n	8002c90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d112      	bne.n	8002c6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c46:	4b27      	ldr	r3, [pc, #156]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002c4e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6892      	ldr	r2, [r2, #8]
 8002c56:	0211      	lsls	r1, r2, #8
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6912      	ldr	r2, [r2, #16]
 8002c5c:	0852      	lsrs	r2, r2, #1
 8002c5e:	3a01      	subs	r2, #1
 8002c60:	0552      	lsls	r2, r2, #21
 8002c62:	430a      	orrs	r2, r1
 8002c64:	491f      	ldr	r1, [pc, #124]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	610b      	str	r3, [r1, #16]
 8002c6a:	e011      	b.n	8002c90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002c74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6892      	ldr	r2, [r2, #8]
 8002c7c:	0211      	lsls	r1, r2, #8
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6952      	ldr	r2, [r2, #20]
 8002c82:	0852      	lsrs	r2, r2, #1
 8002c84:	3a01      	subs	r2, #1
 8002c86:	0652      	lsls	r2, r2, #25
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	4916      	ldr	r1, [pc, #88]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c90:	4b14      	ldr	r3, [pc, #80]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a13      	ldr	r2, [pc, #76]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002c9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9c:	f7fe fa66 	bl	800116c <HAL_GetTick>
 8002ca0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ca2:	e009      	b.n	8002cb8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ca4:	f7fe fa62 	bl	800116c <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d902      	bls.n	8002cb8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	73fb      	strb	r3, [r7, #15]
          break;
 8002cb6:	e005      	b.n	8002cc4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0ef      	beq.n	8002ca4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d106      	bne.n	8002cd8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002cca:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ccc:	691a      	ldr	r2, [r3, #16]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	4904      	ldr	r1, [pc, #16]	@ (8002ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40021000 	.word	0x40021000

08002ce8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cf6:	4b6a      	ldr	r3, [pc, #424]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d018      	beq.n	8002d34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d02:	4b67      	ldr	r3, [pc, #412]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0203 	and.w	r2, r3, #3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d10d      	bne.n	8002d2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
       ||
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d009      	beq.n	8002d2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002d1a:	4b61      	ldr	r3, [pc, #388]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	091b      	lsrs	r3, r3, #4
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
       ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d047      	beq.n	8002dbe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	73fb      	strb	r3, [r7, #15]
 8002d32:	e044      	b.n	8002dbe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d018      	beq.n	8002d6e <RCCEx_PLLSAI2_Config+0x86>
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d825      	bhi.n	8002d8c <RCCEx_PLLSAI2_Config+0xa4>
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d002      	beq.n	8002d4a <RCCEx_PLLSAI2_Config+0x62>
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d009      	beq.n	8002d5c <RCCEx_PLLSAI2_Config+0x74>
 8002d48:	e020      	b.n	8002d8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d4a:	4b55      	ldr	r3, [pc, #340]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d11d      	bne.n	8002d92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d5a:	e01a      	b.n	8002d92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d116      	bne.n	8002d96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d6c:	e013      	b.n	8002d96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d6e:	4b4c      	ldr	r3, [pc, #304]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10f      	bne.n	8002d9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d7a:	4b49      	ldr	r3, [pc, #292]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d8a:	e006      	b.n	8002d9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d90:	e004      	b.n	8002d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d92:	bf00      	nop
 8002d94:	e002      	b.n	8002d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d96:	bf00      	nop
 8002d98:	e000      	b.n	8002d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10d      	bne.n	8002dbe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002da2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6819      	ldr	r1, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	3b01      	subs	r3, #1
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	430b      	orrs	r3, r1
 8002db8:	4939      	ldr	r1, [pc, #228]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d167      	bne.n	8002e94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002dc4:	4b36      	ldr	r3, [pc, #216]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a35      	ldr	r2, [pc, #212]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dd0:	f7fe f9cc 	bl	800116c <HAL_GetTick>
 8002dd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002dd6:	e009      	b.n	8002dec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002dd8:	f7fe f9c8 	bl	800116c <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d902      	bls.n	8002dec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	73fb      	strb	r3, [r7, #15]
        break;
 8002dea:	e005      	b.n	8002df8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002dec:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1ef      	bne.n	8002dd8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d14a      	bne.n	8002e94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d111      	bne.n	8002e28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e04:	4b26      	ldr	r3, [pc, #152]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6892      	ldr	r2, [r2, #8]
 8002e14:	0211      	lsls	r1, r2, #8
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68d2      	ldr	r2, [r2, #12]
 8002e1a:	0912      	lsrs	r2, r2, #4
 8002e1c:	0452      	lsls	r2, r2, #17
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	491f      	ldr	r1, [pc, #124]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	614b      	str	r3, [r1, #20]
 8002e26:	e011      	b.n	8002e4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e28:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6892      	ldr	r2, [r2, #8]
 8002e38:	0211      	lsls	r1, r2, #8
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6912      	ldr	r2, [r2, #16]
 8002e3e:	0852      	lsrs	r2, r2, #1
 8002e40:	3a01      	subs	r2, #1
 8002e42:	0652      	lsls	r2, r2, #25
 8002e44:	430a      	orrs	r2, r1
 8002e46:	4916      	ldr	r1, [pc, #88]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002e4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a13      	ldr	r2, [pc, #76]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e58:	f7fe f988 	bl	800116c <HAL_GetTick>
 8002e5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e5e:	e009      	b.n	8002e74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e60:	f7fe f984 	bl	800116c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d902      	bls.n	8002e74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	73fb      	strb	r3, [r7, #15]
          break;
 8002e72:	e005      	b.n	8002e80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0ef      	beq.n	8002e60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002e86:	4b06      	ldr	r3, [pc, #24]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	4904      	ldr	r1, [pc, #16]	@ (8002ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e049      	b.n	8002f4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d106      	bne.n	8002ed0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f841 	bl	8002f52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3304      	adds	r3, #4
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	f000 f9e0 	bl	80032a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
	...

08002f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d001      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e04f      	b.n	8003020 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2202      	movs	r2, #2
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0201 	orr.w	r2, r2, #1
 8002f96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a23      	ldr	r2, [pc, #140]	@ (800302c <HAL_TIM_Base_Start_IT+0xc4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d01d      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002faa:	d018      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a1f      	ldr	r2, [pc, #124]	@ (8003030 <HAL_TIM_Base_Start_IT+0xc8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d013      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a1e      	ldr	r2, [pc, #120]	@ (8003034 <HAL_TIM_Base_Start_IT+0xcc>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d00e      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8003038 <HAL_TIM_Base_Start_IT+0xd0>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d009      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a1b      	ldr	r2, [pc, #108]	@ (800303c <HAL_TIM_Base_Start_IT+0xd4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d004      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x76>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a19      	ldr	r2, [pc, #100]	@ (8003040 <HAL_TIM_Base_Start_IT+0xd8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d115      	bne.n	800300a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	4b17      	ldr	r3, [pc, #92]	@ (8003044 <HAL_TIM_Base_Start_IT+0xdc>)
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2b06      	cmp	r3, #6
 8002fee:	d015      	beq.n	800301c <HAL_TIM_Base_Start_IT+0xb4>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff6:	d011      	beq.n	800301c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003008:	e008      	b.n	800301c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f042 0201 	orr.w	r2, r2, #1
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	e000      	b.n	800301e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800301c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	40012c00 	.word	0x40012c00
 8003030:	40000400 	.word	0x40000400
 8003034:	40000800 	.word	0x40000800
 8003038:	40000c00 	.word	0x40000c00
 800303c:	40013400 	.word	0x40013400
 8003040:	40014000 	.word	0x40014000
 8003044:	00010007 	.word	0x00010007

08003048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d020      	beq.n	80030ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d01b      	beq.n	80030ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0202 	mvn.w	r2, #2
 800307c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f8e9 	bl	800326a <HAL_TIM_IC_CaptureCallback>
 8003098:	e005      	b.n	80030a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f8db 	bl	8003256 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 f8ec 	bl	800327e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 0304 	and.w	r3, r3, #4
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d020      	beq.n	80030f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f003 0304 	and.w	r3, r3, #4
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01b      	beq.n	80030f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0204 	mvn.w	r2, #4
 80030c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2202      	movs	r2, #2
 80030ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f8c3 	bl	800326a <HAL_TIM_IC_CaptureCallback>
 80030e4:	e005      	b.n	80030f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f8b5 	bl	8003256 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f8c6 	bl	800327e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d020      	beq.n	8003144 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f003 0308 	and.w	r3, r3, #8
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0208 	mvn.w	r2, #8
 8003114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2204      	movs	r2, #4
 800311a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f89d 	bl	800326a <HAL_TIM_IC_CaptureCallback>
 8003130:	e005      	b.n	800313e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f88f 	bl	8003256 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 f8a0 	bl	800327e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d020      	beq.n	8003190 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01b      	beq.n	8003190 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0210 	mvn.w	r2, #16
 8003160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2208      	movs	r2, #8
 8003166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f877 	bl	800326a <HAL_TIM_IC_CaptureCallback>
 800317c:	e005      	b.n	800318a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f869 	bl	8003256 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f87a 	bl	800327e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00c      	beq.n	80031b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d007      	beq.n	80031b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0201 	mvn.w	r2, #1
 80031ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fd fbf8 	bl	80009a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d104      	bne.n	80031c8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00c      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d007      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80031da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f913 	bl	8003408 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00c      	beq.n	8003206 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d007      	beq.n	8003206 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80031fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f90b 	bl	800341c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00c      	beq.n	800322a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f834 	bl	8003292 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f003 0320 	and.w	r3, r3, #32
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00c      	beq.n	800324e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b00      	cmp	r3, #0
 800323c:	d007      	beq.n	800324e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f06f 0220 	mvn.w	r2, #32
 8003246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 f8d3 	bl	80033f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a46      	ldr	r2, [pc, #280]	@ (80033d4 <TIM_Base_SetConfig+0x12c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d013      	beq.n	80032e8 <TIM_Base_SetConfig+0x40>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032c6:	d00f      	beq.n	80032e8 <TIM_Base_SetConfig+0x40>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a43      	ldr	r2, [pc, #268]	@ (80033d8 <TIM_Base_SetConfig+0x130>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00b      	beq.n	80032e8 <TIM_Base_SetConfig+0x40>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a42      	ldr	r2, [pc, #264]	@ (80033dc <TIM_Base_SetConfig+0x134>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d007      	beq.n	80032e8 <TIM_Base_SetConfig+0x40>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a41      	ldr	r2, [pc, #260]	@ (80033e0 <TIM_Base_SetConfig+0x138>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d003      	beq.n	80032e8 <TIM_Base_SetConfig+0x40>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a40      	ldr	r2, [pc, #256]	@ (80033e4 <TIM_Base_SetConfig+0x13c>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d108      	bne.n	80032fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a35      	ldr	r2, [pc, #212]	@ (80033d4 <TIM_Base_SetConfig+0x12c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d01f      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003308:	d01b      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a32      	ldr	r2, [pc, #200]	@ (80033d8 <TIM_Base_SetConfig+0x130>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d017      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a31      	ldr	r2, [pc, #196]	@ (80033dc <TIM_Base_SetConfig+0x134>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d013      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a30      	ldr	r2, [pc, #192]	@ (80033e0 <TIM_Base_SetConfig+0x138>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d00f      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a2f      	ldr	r2, [pc, #188]	@ (80033e4 <TIM_Base_SetConfig+0x13c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00b      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a2e      	ldr	r2, [pc, #184]	@ (80033e8 <TIM_Base_SetConfig+0x140>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d007      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a2d      	ldr	r2, [pc, #180]	@ (80033ec <TIM_Base_SetConfig+0x144>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d003      	beq.n	8003342 <TIM_Base_SetConfig+0x9a>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a2c      	ldr	r2, [pc, #176]	@ (80033f0 <TIM_Base_SetConfig+0x148>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d108      	bne.n	8003354 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003348:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	4313      	orrs	r3, r2
 8003352:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	4313      	orrs	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a16      	ldr	r2, [pc, #88]	@ (80033d4 <TIM_Base_SetConfig+0x12c>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d00f      	beq.n	80033a0 <TIM_Base_SetConfig+0xf8>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a18      	ldr	r2, [pc, #96]	@ (80033e4 <TIM_Base_SetConfig+0x13c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00b      	beq.n	80033a0 <TIM_Base_SetConfig+0xf8>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <TIM_Base_SetConfig+0x140>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d007      	beq.n	80033a0 <TIM_Base_SetConfig+0xf8>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a16      	ldr	r2, [pc, #88]	@ (80033ec <TIM_Base_SetConfig+0x144>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d003      	beq.n	80033a0 <TIM_Base_SetConfig+0xf8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a15      	ldr	r2, [pc, #84]	@ (80033f0 <TIM_Base_SetConfig+0x148>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d103      	bne.n	80033a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d105      	bne.n	80033c6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	f023 0201 	bic.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	611a      	str	r2, [r3, #16]
  }
}
 80033c6:	bf00      	nop
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40012c00 	.word	0x40012c00
 80033d8:	40000400 	.word	0x40000400
 80033dc:	40000800 	.word	0x40000800
 80033e0:	40000c00 	.word	0x40000c00
 80033e4:	40013400 	.word	0x40013400
 80033e8:	40014000 	.word	0x40014000
 80033ec:	40014400 	.word	0x40014400
 80033f0:	40014800 	.word	0x40014800

080033f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e040      	b.n	80034c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7fd fc76 	bl	8000d44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2224      	movs	r2, #36	@ 0x24
 800345c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0201 	bic.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fedc 	bl	8004234 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fc21 	bl	8003cc4 <UART_SetConfig>
 8003482:	4603      	mov	r3, r0
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e01b      	b.n	80034c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800349a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0201 	orr.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 ff5b 	bl	8004378 <UART_CheckIdleState>
 80034c2:	4603      	mov	r3, r0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	@ 0x28
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	4613      	mov	r3, r2
 80034da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034e0:	2b20      	cmp	r3, #32
 80034e2:	d177      	bne.n	80035d4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <HAL_UART_Transmit+0x24>
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e070      	b.n	80035d6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2221      	movs	r2, #33	@ 0x21
 8003500:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003502:	f7fd fe33 	bl	800116c <HAL_GetTick>
 8003506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	88fa      	ldrh	r2, [r7, #6]
 800350c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	88fa      	ldrh	r2, [r7, #6]
 8003514:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003520:	d108      	bne.n	8003534 <HAL_UART_Transmit+0x68>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d104      	bne.n	8003534 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800352a:	2300      	movs	r3, #0
 800352c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	61bb      	str	r3, [r7, #24]
 8003532:	e003      	b.n	800353c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003538:	2300      	movs	r3, #0
 800353a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800353c:	e02f      	b.n	800359e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2200      	movs	r2, #0
 8003546:	2180      	movs	r1, #128	@ 0x80
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 ffbd 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d004      	beq.n	800355e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e03b      	b.n	80035d6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10b      	bne.n	800357c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	881a      	ldrh	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003570:	b292      	uxth	r2, r2
 8003572:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	3302      	adds	r3, #2
 8003578:	61bb      	str	r3, [r7, #24]
 800357a:	e007      	b.n	800358c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	781a      	ldrb	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3301      	adds	r3, #1
 800358a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003592:	b29b      	uxth	r3, r3
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1c9      	bne.n	800353e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2200      	movs	r2, #0
 80035b2:	2140      	movs	r1, #64	@ 0x40
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 ff87 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d004      	beq.n	80035ca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e005      	b.n	80035d6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	e000      	b.n	80035d6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80035d4:	2302      	movs	r3, #2
  }
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3720      	adds	r7, #32
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08a      	sub	sp, #40	@ 0x28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	4613      	mov	r3, r2
 80035ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035f4:	2b20      	cmp	r3, #32
 80035f6:	d137      	bne.n	8003668 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <HAL_UART_Receive_IT+0x24>
 80035fe:	88fb      	ldrh	r3, [r7, #6]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e030      	b.n	800366a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a18      	ldr	r2, [pc, #96]	@ (8003674 <HAL_UART_Receive_IT+0x94>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d01f      	beq.n	8003658 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d018      	beq.n	8003658 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	e853 3f00 	ldrex	r3, [r3]
 8003632:	613b      	str	r3, [r7, #16]
   return(result);
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800363a:	627b      	str	r3, [r7, #36]	@ 0x24
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	461a      	mov	r2, r3
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	623b      	str	r3, [r7, #32]
 8003646:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003648:	69f9      	ldr	r1, [r7, #28]
 800364a:	6a3a      	ldr	r2, [r7, #32]
 800364c:	e841 2300 	strex	r3, r2, [r1]
 8003650:	61bb      	str	r3, [r7, #24]
   return(result);
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1e6      	bne.n	8003626 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	461a      	mov	r2, r3
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 ffa0 	bl	80045a4 <UART_Start_Receive_IT>
 8003664:	4603      	mov	r3, r0
 8003666:	e000      	b.n	800366a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003668:	2302      	movs	r3, #2
  }
}
 800366a:	4618      	mov	r0, r3
 800366c:	3728      	adds	r7, #40	@ 0x28
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40008000 	.word	0x40008000

08003678 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b0ba      	sub	sp, #232	@ 0xe8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800369e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80036a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80036a6:	4013      	ands	r3, r2
 80036a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80036ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d115      	bne.n	80036e0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80036b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00f      	beq.n	80036e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036c4:	f003 0320 	and.w	r3, r3, #32
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d009      	beq.n	80036e0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 82ca 	beq.w	8003c6a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	4798      	blx	r3
      }
      return;
 80036de:	e2c4      	b.n	8003c6a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80036e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 8117 	beq.w	8003918 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80036ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80036f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80036fa:	4b85      	ldr	r3, [pc, #532]	@ (8003910 <HAL_UART_IRQHandler+0x298>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 810a 	beq.w	8003918 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d011      	beq.n	8003734 <HAL_UART_IRQHandler+0xbc>
 8003710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00b      	beq.n	8003734 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2201      	movs	r2, #1
 8003722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800372a:	f043 0201 	orr.w	r2, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d011      	beq.n	8003764 <HAL_UART_IRQHandler+0xec>
 8003740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00b      	beq.n	8003764 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2202      	movs	r2, #2
 8003752:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800375a:	f043 0204 	orr.w	r2, r3, #4
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d011      	beq.n	8003794 <HAL_UART_IRQHandler+0x11c>
 8003770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00b      	beq.n	8003794 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2204      	movs	r2, #4
 8003782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800378a:	f043 0202 	orr.w	r2, r3, #2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003798:	f003 0308 	and.w	r3, r3, #8
 800379c:	2b00      	cmp	r3, #0
 800379e:	d017      	beq.n	80037d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037a4:	f003 0320 	and.w	r3, r3, #32
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d105      	bne.n	80037b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80037ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00b      	beq.n	80037d0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2208      	movs	r2, #8
 80037be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037c6:	f043 0208 	orr.w	r2, r3, #8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d012      	beq.n	8003802 <HAL_UART_IRQHandler+0x18a>
 80037dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00c      	beq.n	8003802 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f8:	f043 0220 	orr.w	r2, r3, #32
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 8230 	beq.w	8003c6e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800380e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00d      	beq.n	8003836 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800381a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800381e:	f003 0320 	and.w	r3, r3, #32
 8003822:	2b00      	cmp	r3, #0
 8003824:	d007      	beq.n	8003836 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800383c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384a:	2b40      	cmp	r3, #64	@ 0x40
 800384c:	d005      	beq.n	800385a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800384e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003852:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003856:	2b00      	cmp	r3, #0
 8003858:	d04f      	beq.n	80038fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 ff68 	bl	8004730 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800386a:	2b40      	cmp	r3, #64	@ 0x40
 800386c:	d141      	bne.n	80038f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	3308      	adds	r3, #8
 8003874:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003884:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003888:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800388c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3308      	adds	r3, #8
 8003896:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800389a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800389e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038aa:	e841 2300 	strex	r3, r2, [r1]
 80038ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1d9      	bne.n	800386e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d013      	beq.n	80038ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c6:	4a13      	ldr	r2, [pc, #76]	@ (8003914 <HAL_UART_IRQHandler+0x29c>)
 80038c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fd fd78 	bl	80013c4 <HAL_DMA_Abort_IT>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d017      	beq.n	800390a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038e4:	4610      	mov	r0, r2
 80038e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e8:	e00f      	b.n	800390a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f9d4 	bl	8003c98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f0:	e00b      	b.n	800390a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f9d0 	bl	8003c98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f8:	e007      	b.n	800390a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f9cc 	bl	8003c98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003908:	e1b1      	b.n	8003c6e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800390a:	bf00      	nop
    return;
 800390c:	e1af      	b.n	8003c6e <HAL_UART_IRQHandler+0x5f6>
 800390e:	bf00      	nop
 8003910:	04000120 	.word	0x04000120
 8003914:	080047f9 	.word	0x080047f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800391c:	2b01      	cmp	r3, #1
 800391e:	f040 816a 	bne.w	8003bf6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003926:	f003 0310 	and.w	r3, r3, #16
 800392a:	2b00      	cmp	r3, #0
 800392c:	f000 8163 	beq.w	8003bf6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 815c 	beq.w	8003bf6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2210      	movs	r2, #16
 8003944:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003950:	2b40      	cmp	r3, #64	@ 0x40
 8003952:	f040 80d4 	bne.w	8003afe <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003962:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 80ad 	beq.w	8003ac6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003972:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003976:	429a      	cmp	r2, r3
 8003978:	f080 80a5 	bcs.w	8003ac6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003982:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0320 	and.w	r3, r3, #32
 8003992:	2b00      	cmp	r3, #0
 8003994:	f040 8086 	bne.w	8003aa4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039a4:	e853 3f00 	ldrex	r3, [r3]
 80039a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80039c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039d2:	e841 2300 	strex	r3, r2, [r1]
 80039d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1da      	bne.n	8003998 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	3308      	adds	r3, #8
 80039e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039ec:	e853 3f00 	ldrex	r3, [r3]
 80039f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039f4:	f023 0301 	bic.w	r3, r3, #1
 80039f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	3308      	adds	r3, #8
 8003a02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a12:	e841 2300 	strex	r3, r2, [r1]
 8003a16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1e1      	bne.n	80039e2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3308      	adds	r3, #8
 8003a24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a28:	e853 3f00 	ldrex	r3, [r3]
 8003a2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3308      	adds	r3, #8
 8003a3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a4a:	e841 2300 	strex	r3, r2, [r1]
 8003a4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e3      	bne.n	8003a1e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a6c:	e853 3f00 	ldrex	r3, [r3]
 8003a70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a74:	f023 0310 	bic.w	r3, r3, #16
 8003a78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	461a      	mov	r2, r3
 8003a82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a88:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a8e:	e841 2300 	strex	r3, r2, [r1]
 8003a92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1e4      	bne.n	8003a64 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fc52 	bl	8001348 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	4619      	mov	r1, r3
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f8f4 	bl	8003cac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ac4:	e0d5      	b.n	8003c72 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003acc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	f040 80ce 	bne.w	8003c72 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b20      	cmp	r3, #32
 8003ae4:	f040 80c5 	bne.w	8003c72 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003af4:	4619      	mov	r1, r3
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f8d8 	bl	8003cac <HAL_UARTEx_RxEventCallback>
      return;
 8003afc:	e0b9      	b.n	8003c72 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80ab 	beq.w	8003c76 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003b20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80a6 	beq.w	8003c76 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b32:	e853 3f00 	ldrex	r3, [r3]
 8003b36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	461a      	mov	r2, r3
 8003b48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003b4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b54:	e841 2300 	strex	r3, r2, [r1]
 8003b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e4      	bne.n	8003b2a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3308      	adds	r3, #8
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	e853 3f00 	ldrex	r3, [r3]
 8003b6e:	623b      	str	r3, [r7, #32]
   return(result);
 8003b70:	6a3b      	ldr	r3, [r7, #32]
 8003b72:	f023 0301 	bic.w	r3, r3, #1
 8003b76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3308      	adds	r3, #8
 8003b80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b84:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b8c:	e841 2300 	strex	r3, r2, [r1]
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1e3      	bne.n	8003b60 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2220      	movs	r2, #32
 8003b9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	e853 3f00 	ldrex	r3, [r3]
 8003bb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f023 0310 	bic.w	r3, r3, #16
 8003bc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd2:	69b9      	ldr	r1, [r7, #24]
 8003bd4:	69fa      	ldr	r2, [r7, #28]
 8003bd6:	e841 2300 	strex	r3, r2, [r1]
 8003bda:	617b      	str	r3, [r7, #20]
   return(result);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1e4      	bne.n	8003bac <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2202      	movs	r2, #2
 8003be6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003be8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f85c 	bl	8003cac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003bf4:	e03f      	b.n	8003c76 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00e      	beq.n	8003c20 <HAL_UART_IRQHandler+0x5a8>
 8003c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d008      	beq.n	8003c20 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 ffe9 	bl	8004bf0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c1e:	e02d      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00e      	beq.n	8003c4a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01c      	beq.n	8003c7a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	4798      	blx	r3
    }
    return;
 8003c48:	e017      	b.n	8003c7a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d012      	beq.n	8003c7c <HAL_UART_IRQHandler+0x604>
 8003c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fdde 	bl	8004824 <UART_EndTransmit_IT>
    return;
 8003c68:	e008      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
      return;
 8003c6a:	bf00      	nop
 8003c6c:	e006      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
    return;
 8003c6e:	bf00      	nop
 8003c70:	e004      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
      return;
 8003c72:	bf00      	nop
 8003c74:	e002      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
      return;
 8003c76:	bf00      	nop
 8003c78:	e000      	b.n	8003c7c <HAL_UART_IRQHandler+0x604>
    return;
 8003c7a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003c7c:	37e8      	adds	r7, #232	@ 0xe8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop

08003c84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cc8:	b08a      	sub	sp, #40	@ 0x28
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	4ba4      	ldr	r3, [pc, #656]	@ (8003f84 <UART_SetConfig+0x2c0>)
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	6812      	ldr	r2, [r2, #0]
 8003cfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cfc:	430b      	orrs	r3, r1
 8003cfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	68da      	ldr	r2, [r3, #12]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a99      	ldr	r2, [pc, #612]	@ (8003f88 <UART_SetConfig+0x2c4>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d004      	beq.n	8003d30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d40:	430a      	orrs	r2, r1
 8003d42:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a90      	ldr	r2, [pc, #576]	@ (8003f8c <UART_SetConfig+0x2c8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d126      	bne.n	8003d9c <UART_SetConfig+0xd8>
 8003d4e:	4b90      	ldr	r3, [pc, #576]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	2b03      	cmp	r3, #3
 8003d5a:	d81b      	bhi.n	8003d94 <UART_SetConfig+0xd0>
 8003d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d64 <UART_SetConfig+0xa0>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003d75 	.word	0x08003d75
 8003d68:	08003d85 	.word	0x08003d85
 8003d6c:	08003d7d 	.word	0x08003d7d
 8003d70:	08003d8d 	.word	0x08003d8d
 8003d74:	2301      	movs	r3, #1
 8003d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7a:	e116      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d82:	e112      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003d84:	2304      	movs	r3, #4
 8003d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8a:	e10e      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003d8c:	2308      	movs	r3, #8
 8003d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d92:	e10a      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003d94:	2310      	movs	r3, #16
 8003d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9a:	e106      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a7c      	ldr	r2, [pc, #496]	@ (8003f94 <UART_SetConfig+0x2d0>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d138      	bne.n	8003e18 <UART_SetConfig+0x154>
 8003da6:	4b7a      	ldr	r3, [pc, #488]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dac:	f003 030c 	and.w	r3, r3, #12
 8003db0:	2b0c      	cmp	r3, #12
 8003db2:	d82d      	bhi.n	8003e10 <UART_SetConfig+0x14c>
 8003db4:	a201      	add	r2, pc, #4	@ (adr r2, 8003dbc <UART_SetConfig+0xf8>)
 8003db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dba:	bf00      	nop
 8003dbc:	08003df1 	.word	0x08003df1
 8003dc0:	08003e11 	.word	0x08003e11
 8003dc4:	08003e11 	.word	0x08003e11
 8003dc8:	08003e11 	.word	0x08003e11
 8003dcc:	08003e01 	.word	0x08003e01
 8003dd0:	08003e11 	.word	0x08003e11
 8003dd4:	08003e11 	.word	0x08003e11
 8003dd8:	08003e11 	.word	0x08003e11
 8003ddc:	08003df9 	.word	0x08003df9
 8003de0:	08003e11 	.word	0x08003e11
 8003de4:	08003e11 	.word	0x08003e11
 8003de8:	08003e11 	.word	0x08003e11
 8003dec:	08003e09 	.word	0x08003e09
 8003df0:	2300      	movs	r3, #0
 8003df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df6:	e0d8      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dfe:	e0d4      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e00:	2304      	movs	r3, #4
 8003e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e06:	e0d0      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e08:	2308      	movs	r3, #8
 8003e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e0e:	e0cc      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e10:	2310      	movs	r3, #16
 8003e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e16:	e0c8      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a5e      	ldr	r2, [pc, #376]	@ (8003f98 <UART_SetConfig+0x2d4>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d125      	bne.n	8003e6e <UART_SetConfig+0x1aa>
 8003e22:	4b5b      	ldr	r3, [pc, #364]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e2c:	2b30      	cmp	r3, #48	@ 0x30
 8003e2e:	d016      	beq.n	8003e5e <UART_SetConfig+0x19a>
 8003e30:	2b30      	cmp	r3, #48	@ 0x30
 8003e32:	d818      	bhi.n	8003e66 <UART_SetConfig+0x1a2>
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	d00a      	beq.n	8003e4e <UART_SetConfig+0x18a>
 8003e38:	2b20      	cmp	r3, #32
 8003e3a:	d814      	bhi.n	8003e66 <UART_SetConfig+0x1a2>
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d002      	beq.n	8003e46 <UART_SetConfig+0x182>
 8003e40:	2b10      	cmp	r3, #16
 8003e42:	d008      	beq.n	8003e56 <UART_SetConfig+0x192>
 8003e44:	e00f      	b.n	8003e66 <UART_SetConfig+0x1a2>
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4c:	e0ad      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e4e:	2302      	movs	r3, #2
 8003e50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e54:	e0a9      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e56:	2304      	movs	r3, #4
 8003e58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e5c:	e0a5      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e5e:	2308      	movs	r3, #8
 8003e60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e64:	e0a1      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e66:	2310      	movs	r3, #16
 8003e68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e6c:	e09d      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a4a      	ldr	r2, [pc, #296]	@ (8003f9c <UART_SetConfig+0x2d8>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d125      	bne.n	8003ec4 <UART_SetConfig+0x200>
 8003e78:	4b45      	ldr	r3, [pc, #276]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e82:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e84:	d016      	beq.n	8003eb4 <UART_SetConfig+0x1f0>
 8003e86:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e88:	d818      	bhi.n	8003ebc <UART_SetConfig+0x1f8>
 8003e8a:	2b80      	cmp	r3, #128	@ 0x80
 8003e8c:	d00a      	beq.n	8003ea4 <UART_SetConfig+0x1e0>
 8003e8e:	2b80      	cmp	r3, #128	@ 0x80
 8003e90:	d814      	bhi.n	8003ebc <UART_SetConfig+0x1f8>
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <UART_SetConfig+0x1d8>
 8003e96:	2b40      	cmp	r3, #64	@ 0x40
 8003e98:	d008      	beq.n	8003eac <UART_SetConfig+0x1e8>
 8003e9a:	e00f      	b.n	8003ebc <UART_SetConfig+0x1f8>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea2:	e082      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eaa:	e07e      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003eac:	2304      	movs	r3, #4
 8003eae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb2:	e07a      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eba:	e076      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003ebc:	2310      	movs	r3, #16
 8003ebe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ec2:	e072      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a35      	ldr	r2, [pc, #212]	@ (8003fa0 <UART_SetConfig+0x2dc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d12a      	bne.n	8003f24 <UART_SetConfig+0x260>
 8003ece:	4b30      	ldr	r3, [pc, #192]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003edc:	d01a      	beq.n	8003f14 <UART_SetConfig+0x250>
 8003ede:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ee2:	d81b      	bhi.n	8003f1c <UART_SetConfig+0x258>
 8003ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee8:	d00c      	beq.n	8003f04 <UART_SetConfig+0x240>
 8003eea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eee:	d815      	bhi.n	8003f1c <UART_SetConfig+0x258>
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <UART_SetConfig+0x238>
 8003ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef8:	d008      	beq.n	8003f0c <UART_SetConfig+0x248>
 8003efa:	e00f      	b.n	8003f1c <UART_SetConfig+0x258>
 8003efc:	2300      	movs	r3, #0
 8003efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f02:	e052      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f04:	2302      	movs	r3, #2
 8003f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0a:	e04e      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f0c:	2304      	movs	r3, #4
 8003f0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f12:	e04a      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f14:	2308      	movs	r3, #8
 8003f16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1a:	e046      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f1c:	2310      	movs	r3, #16
 8003f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f22:	e042      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a17      	ldr	r2, [pc, #92]	@ (8003f88 <UART_SetConfig+0x2c4>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d13a      	bne.n	8003fa4 <UART_SetConfig+0x2e0>
 8003f2e:	4b18      	ldr	r3, [pc, #96]	@ (8003f90 <UART_SetConfig+0x2cc>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f3c:	d01a      	beq.n	8003f74 <UART_SetConfig+0x2b0>
 8003f3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f42:	d81b      	bhi.n	8003f7c <UART_SetConfig+0x2b8>
 8003f44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f48:	d00c      	beq.n	8003f64 <UART_SetConfig+0x2a0>
 8003f4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f4e:	d815      	bhi.n	8003f7c <UART_SetConfig+0x2b8>
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <UART_SetConfig+0x298>
 8003f54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f58:	d008      	beq.n	8003f6c <UART_SetConfig+0x2a8>
 8003f5a:	e00f      	b.n	8003f7c <UART_SetConfig+0x2b8>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e022      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f64:	2302      	movs	r3, #2
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e01e      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f6c:	2304      	movs	r3, #4
 8003f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f72:	e01a      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f74:	2308      	movs	r3, #8
 8003f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f7a:	e016      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f7c:	2310      	movs	r3, #16
 8003f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f82:	e012      	b.n	8003faa <UART_SetConfig+0x2e6>
 8003f84:	efff69f3 	.word	0xefff69f3
 8003f88:	40008000 	.word	0x40008000
 8003f8c:	40013800 	.word	0x40013800
 8003f90:	40021000 	.word	0x40021000
 8003f94:	40004400 	.word	0x40004400
 8003f98:	40004800 	.word	0x40004800
 8003f9c:	40004c00 	.word	0x40004c00
 8003fa0:	40005000 	.word	0x40005000
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a9f      	ldr	r2, [pc, #636]	@ (800422c <UART_SetConfig+0x568>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d17a      	bne.n	80040aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d824      	bhi.n	8004006 <UART_SetConfig+0x342>
 8003fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc4 <UART_SetConfig+0x300>)
 8003fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc2:	bf00      	nop
 8003fc4:	08003fe9 	.word	0x08003fe9
 8003fc8:	08004007 	.word	0x08004007
 8003fcc:	08003ff1 	.word	0x08003ff1
 8003fd0:	08004007 	.word	0x08004007
 8003fd4:	08003ff7 	.word	0x08003ff7
 8003fd8:	08004007 	.word	0x08004007
 8003fdc:	08004007 	.word	0x08004007
 8003fe0:	08004007 	.word	0x08004007
 8003fe4:	08003fff 	.word	0x08003fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fe8:	f7fe f9e2 	bl	80023b0 <HAL_RCC_GetPCLK1Freq>
 8003fec:	61f8      	str	r0, [r7, #28]
        break;
 8003fee:	e010      	b.n	8004012 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ff0:	4b8f      	ldr	r3, [pc, #572]	@ (8004230 <UART_SetConfig+0x56c>)
 8003ff2:	61fb      	str	r3, [r7, #28]
        break;
 8003ff4:	e00d      	b.n	8004012 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ff6:	f7fe f943 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 8003ffa:	61f8      	str	r0, [r7, #28]
        break;
 8003ffc:	e009      	b.n	8004012 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004002:	61fb      	str	r3, [r7, #28]
        break;
 8004004:	e005      	b.n	8004012 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004010:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 80fb 	beq.w	8004210 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	4613      	mov	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4413      	add	r3, r2
 8004024:	69fa      	ldr	r2, [r7, #28]
 8004026:	429a      	cmp	r2, r3
 8004028:	d305      	bcc.n	8004036 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	429a      	cmp	r2, r3
 8004034:	d903      	bls.n	800403e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800403c:	e0e8      	b.n	8004210 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	2200      	movs	r2, #0
 8004042:	461c      	mov	r4, r3
 8004044:	4615      	mov	r5, r2
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	f04f 0300 	mov.w	r3, #0
 800404e:	022b      	lsls	r3, r5, #8
 8004050:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004054:	0222      	lsls	r2, r4, #8
 8004056:	68f9      	ldr	r1, [r7, #12]
 8004058:	6849      	ldr	r1, [r1, #4]
 800405a:	0849      	lsrs	r1, r1, #1
 800405c:	2000      	movs	r0, #0
 800405e:	4688      	mov	r8, r1
 8004060:	4681      	mov	r9, r0
 8004062:	eb12 0a08 	adds.w	sl, r2, r8
 8004066:	eb43 0b09 	adc.w	fp, r3, r9
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	603b      	str	r3, [r7, #0]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004078:	4650      	mov	r0, sl
 800407a:	4659      	mov	r1, fp
 800407c:	f7fc f8f8 	bl	8000270 <__aeabi_uldivmod>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4613      	mov	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800408e:	d308      	bcc.n	80040a2 <UART_SetConfig+0x3de>
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004096:	d204      	bcs.n	80040a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	60da      	str	r2, [r3, #12]
 80040a0:	e0b6      	b.n	8004210 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040a8:	e0b2      	b.n	8004210 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040b2:	d15e      	bne.n	8004172 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80040b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d828      	bhi.n	800410e <UART_SetConfig+0x44a>
 80040bc:	a201      	add	r2, pc, #4	@ (adr r2, 80040c4 <UART_SetConfig+0x400>)
 80040be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c2:	bf00      	nop
 80040c4:	080040e9 	.word	0x080040e9
 80040c8:	080040f1 	.word	0x080040f1
 80040cc:	080040f9 	.word	0x080040f9
 80040d0:	0800410f 	.word	0x0800410f
 80040d4:	080040ff 	.word	0x080040ff
 80040d8:	0800410f 	.word	0x0800410f
 80040dc:	0800410f 	.word	0x0800410f
 80040e0:	0800410f 	.word	0x0800410f
 80040e4:	08004107 	.word	0x08004107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e8:	f7fe f962 	bl	80023b0 <HAL_RCC_GetPCLK1Freq>
 80040ec:	61f8      	str	r0, [r7, #28]
        break;
 80040ee:	e014      	b.n	800411a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040f0:	f7fe f974 	bl	80023dc <HAL_RCC_GetPCLK2Freq>
 80040f4:	61f8      	str	r0, [r7, #28]
        break;
 80040f6:	e010      	b.n	800411a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f8:	4b4d      	ldr	r3, [pc, #308]	@ (8004230 <UART_SetConfig+0x56c>)
 80040fa:	61fb      	str	r3, [r7, #28]
        break;
 80040fc:	e00d      	b.n	800411a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fe:	f7fe f8bf 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 8004102:	61f8      	str	r0, [r7, #28]
        break;
 8004104:	e009      	b.n	800411a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800410a:	61fb      	str	r3, [r7, #28]
        break;
 800410c:	e005      	b.n	800411a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800410e:	2300      	movs	r3, #0
 8004110:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004118:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d077      	beq.n	8004210 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	005a      	lsls	r2, r3, #1
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	085b      	lsrs	r3, r3, #1
 800412a:	441a      	add	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	fbb2 f3f3 	udiv	r3, r2, r3
 8004134:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	2b0f      	cmp	r3, #15
 800413a:	d916      	bls.n	800416a <UART_SetConfig+0x4a6>
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004142:	d212      	bcs.n	800416a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	b29b      	uxth	r3, r3
 8004148:	f023 030f 	bic.w	r3, r3, #15
 800414c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	085b      	lsrs	r3, r3, #1
 8004152:	b29b      	uxth	r3, r3
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	b29a      	uxth	r2, r3
 800415a:	8afb      	ldrh	r3, [r7, #22]
 800415c:	4313      	orrs	r3, r2
 800415e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	8afa      	ldrh	r2, [r7, #22]
 8004166:	60da      	str	r2, [r3, #12]
 8004168:	e052      	b.n	8004210 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004170:	e04e      	b.n	8004210 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004172:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004176:	2b08      	cmp	r3, #8
 8004178:	d827      	bhi.n	80041ca <UART_SetConfig+0x506>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <UART_SetConfig+0x4bc>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	080041a5 	.word	0x080041a5
 8004184:	080041ad 	.word	0x080041ad
 8004188:	080041b5 	.word	0x080041b5
 800418c:	080041cb 	.word	0x080041cb
 8004190:	080041bb 	.word	0x080041bb
 8004194:	080041cb 	.word	0x080041cb
 8004198:	080041cb 	.word	0x080041cb
 800419c:	080041cb 	.word	0x080041cb
 80041a0:	080041c3 	.word	0x080041c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a4:	f7fe f904 	bl	80023b0 <HAL_RCC_GetPCLK1Freq>
 80041a8:	61f8      	str	r0, [r7, #28]
        break;
 80041aa:	e014      	b.n	80041d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041ac:	f7fe f916 	bl	80023dc <HAL_RCC_GetPCLK2Freq>
 80041b0:	61f8      	str	r0, [r7, #28]
        break;
 80041b2:	e010      	b.n	80041d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b4:	4b1e      	ldr	r3, [pc, #120]	@ (8004230 <UART_SetConfig+0x56c>)
 80041b6:	61fb      	str	r3, [r7, #28]
        break;
 80041b8:	e00d      	b.n	80041d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ba:	f7fe f861 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 80041be:	61f8      	str	r0, [r7, #28]
        break;
 80041c0:	e009      	b.n	80041d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041c6:	61fb      	str	r3, [r7, #28]
        break;
 80041c8:	e005      	b.n	80041d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041d4:	bf00      	nop
    }

    if (pclk != 0U)
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d019      	beq.n	8004210 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	085a      	lsrs	r2, r3, #1
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	441a      	add	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	2b0f      	cmp	r3, #15
 80041f4:	d909      	bls.n	800420a <UART_SetConfig+0x546>
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fc:	d205      	bcs.n	800420a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60da      	str	r2, [r3, #12]
 8004208:	e002      	b.n	8004210 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800421c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004220:	4618      	mov	r0, r3
 8004222:	3728      	adds	r7, #40	@ 0x28
 8004224:	46bd      	mov	sp, r7
 8004226:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800422a:	bf00      	nop
 800422c:	40008000 	.word	0x40008000
 8004230:	00f42400 	.word	0x00f42400

08004234 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	f003 0310 	and.w	r3, r3, #16
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004310:	2b00      	cmp	r3, #0
 8004312:	d01a      	beq.n	800434a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004332:	d10a      	bne.n	800434a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	605a      	str	r2, [r3, #4]
  }
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b098      	sub	sp, #96	@ 0x60
 800437c:	af02      	add	r7, sp, #8
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004388:	f7fc fef0 	bl	800116c <HAL_GetTick>
 800438c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b08      	cmp	r3, #8
 800439a:	d12e      	bne.n	80043fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800439c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a4:	2200      	movs	r2, #0
 80043a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 f88c 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d021      	beq.n	80043fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043be:	e853 3f00 	ldrex	r3, [r3]
 80043c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043dc:	e841 2300 	strex	r3, r2, [r1]
 80043e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1e6      	bne.n	80043b6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e062      	b.n	80044c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b04      	cmp	r3, #4
 8004406:	d149      	bne.n	800449c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004408:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004410:	2200      	movs	r2, #0
 8004412:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f856 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d03c      	beq.n	800449c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	623b      	str	r3, [r7, #32]
   return(result);
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004440:	633b      	str	r3, [r7, #48]	@ 0x30
 8004442:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e6      	bne.n	8004422 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3308      	adds	r3, #8
 800445a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	e853 3f00 	ldrex	r3, [r3]
 8004462:	60fb      	str	r3, [r7, #12]
   return(result);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0301 	bic.w	r3, r3, #1
 800446a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3308      	adds	r3, #8
 8004472:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004474:	61fa      	str	r2, [r7, #28]
 8004476:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	69b9      	ldr	r1, [r7, #24]
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	e841 2300 	strex	r3, r2, [r1]
 8004480:	617b      	str	r3, [r7, #20]
   return(result);
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e5      	bne.n	8004454 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2220      	movs	r2, #32
 800448c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e011      	b.n	80044c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3758      	adds	r7, #88	@ 0x58
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	4613      	mov	r3, r2
 80044d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d8:	e04f      	b.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e0:	d04b      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e2:	f7fc fe43 	bl	800116c <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d302      	bcc.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e04e      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	d037      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b80      	cmp	r3, #128	@ 0x80
 800450e:	d034      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b40      	cmp	r3, #64	@ 0x40
 8004514:	d031      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b08      	cmp	r3, #8
 8004522:	d110      	bne.n	8004546 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2208      	movs	r2, #8
 800452a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f8ff 	bl	8004730 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2208      	movs	r2, #8
 8004536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e029      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004554:	d111      	bne.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800455e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f8e5 	bl	8004730 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2220      	movs	r2, #32
 800456a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e00f      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	69da      	ldr	r2, [r3, #28]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	4013      	ands	r3, r2
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	429a      	cmp	r2, r3
 8004588:	bf0c      	ite	eq
 800458a:	2301      	moveq	r3, #1
 800458c:	2300      	movne	r3, #0
 800458e:	b2db      	uxtb	r3, r3
 8004590:	461a      	mov	r2, r3
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	429a      	cmp	r2, r3
 8004596:	d0a0      	beq.n	80044da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b097      	sub	sp, #92	@ 0x5c
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	4613      	mov	r3, r2
 80045b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	88fa      	ldrh	r2, [r7, #6]
 80045bc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	88fa      	ldrh	r2, [r7, #6]
 80045c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d6:	d10e      	bne.n	80045f6 <UART_Start_Receive_IT+0x52>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d105      	bne.n	80045ec <UART_Start_Receive_IT+0x48>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80045e6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045ea:	e02d      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	22ff      	movs	r2, #255	@ 0xff
 80045f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045f4:	e028      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10d      	bne.n	800461a <UART_Start_Receive_IT+0x76>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d104      	bne.n	8004610 <UART_Start_Receive_IT+0x6c>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	22ff      	movs	r2, #255	@ 0xff
 800460a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800460e:	e01b      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	227f      	movs	r2, #127	@ 0x7f
 8004614:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004618:	e016      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004622:	d10d      	bne.n	8004640 <UART_Start_Receive_IT+0x9c>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d104      	bne.n	8004636 <UART_Start_Receive_IT+0x92>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	227f      	movs	r2, #127	@ 0x7f
 8004630:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004634:	e008      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	223f      	movs	r2, #63	@ 0x3f
 800463a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800463e:	e003      	b.n	8004648 <UART_Start_Receive_IT+0xa4>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2222      	movs	r2, #34	@ 0x22
 8004654:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	3308      	adds	r3, #8
 800465e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004662:	e853 3f00 	ldrex	r3, [r3]
 8004666:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	3308      	adds	r3, #8
 8004676:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004678:	64ba      	str	r2, [r7, #72]	@ 0x48
 800467a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800467e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004680:	e841 2300 	strex	r3, r2, [r1]
 8004684:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1e5      	bne.n	8004658 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004694:	d107      	bne.n	80046a6 <UART_Start_Receive_IT+0x102>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d103      	bne.n	80046a6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4a21      	ldr	r2, [pc, #132]	@ (8004728 <UART_Start_Receive_IT+0x184>)
 80046a2:	669a      	str	r2, [r3, #104]	@ 0x68
 80046a4:	e002      	b.n	80046ac <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	4a20      	ldr	r2, [pc, #128]	@ (800472c <UART_Start_Receive_IT+0x188>)
 80046aa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d019      	beq.n	80046e8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046bc:	e853 3f00 	ldrex	r3, [r3]
 80046c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80046c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	461a      	mov	r2, r3
 80046d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046da:	e841 2300 	strex	r3, r2, [r1]
 80046de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80046e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1e6      	bne.n	80046b4 <UART_Start_Receive_IT+0x110>
 80046e6:	e018      	b.n	800471a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	613b      	str	r3, [r7, #16]
   return(result);
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f043 0320 	orr.w	r3, r3, #32
 80046fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004706:	623b      	str	r3, [r7, #32]
 8004708:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470a:	69f9      	ldr	r1, [r7, #28]
 800470c:	6a3a      	ldr	r2, [r7, #32]
 800470e:	e841 2300 	strex	r3, r2, [r1]
 8004712:	61bb      	str	r3, [r7, #24]
   return(result);
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1e6      	bne.n	80046e8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	375c      	adds	r7, #92	@ 0x5c
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	08004a35 	.word	0x08004a35
 800472c:	08004879 	.word	0x08004879

08004730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004730:	b480      	push	{r7}
 8004732:	b095      	sub	sp, #84	@ 0x54
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004740:	e853 3f00 	ldrex	r3, [r3]
 8004744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800474c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	461a      	mov	r2, r3
 8004754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004756:	643b      	str	r3, [r7, #64]	@ 0x40
 8004758:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800475c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800475e:	e841 2300 	strex	r3, r2, [r1]
 8004762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1e6      	bne.n	8004738 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	3308      	adds	r3, #8
 8004770:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	e853 3f00 	ldrex	r3, [r3]
 8004778:	61fb      	str	r3, [r7, #28]
   return(result);
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	f023 0301 	bic.w	r3, r3, #1
 8004780:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3308      	adds	r3, #8
 8004788:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800478a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800478c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004792:	e841 2300 	strex	r3, r2, [r1]
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e5      	bne.n	800476a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d118      	bne.n	80047d8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	e853 3f00 	ldrex	r3, [r3]
 80047b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f023 0310 	bic.w	r3, r3, #16
 80047ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	461a      	mov	r2, r3
 80047c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047c4:	61bb      	str	r3, [r7, #24]
 80047c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	6979      	ldr	r1, [r7, #20]
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	613b      	str	r3, [r7, #16]
   return(result);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e6      	bne.n	80047a6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80047ec:	bf00      	nop
 80047ee:	3754      	adds	r7, #84	@ 0x54
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004804:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff fa3e 	bl	8003c98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800481c:	bf00      	nop
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	e853 3f00 	ldrex	r3, [r3]
 8004838:	60bb      	str	r3, [r7, #8]
   return(result);
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	61bb      	str	r3, [r7, #24]
 800484c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	6979      	ldr	r1, [r7, #20]
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	e841 2300 	strex	r3, r2, [r1]
 8004856:	613b      	str	r3, [r7, #16]
   return(result);
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e6      	bne.n	800482c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2220      	movs	r2, #32
 8004862:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f7ff fa0a 	bl	8003c84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004870:	bf00      	nop
 8004872:	3720      	adds	r7, #32
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b09c      	sub	sp, #112	@ 0x70
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004886:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004890:	2b22      	cmp	r3, #34	@ 0x22
 8004892:	f040 80be 	bne.w	8004a12 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800489c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80048a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80048a4:	b2d9      	uxtb	r1, r3
 80048a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80048aa:	b2da      	uxtb	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b0:	400a      	ands	r2, r1
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ba:	1c5a      	adds	r2, r3, #1
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f040 80a3 	bne.w	8004a26 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e8:	e853 3f00 	ldrex	r3, [r3]
 80048ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80048ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
 80048fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004900:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004906:	e841 2300 	strex	r3, r2, [r1]
 800490a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800490c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1e6      	bne.n	80048e0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	3308      	adds	r3, #8
 8004918:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	667b      	str	r3, [r7, #100]	@ 0x64
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3308      	adds	r3, #8
 8004930:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004932:	647a      	str	r2, [r7, #68]	@ 0x44
 8004934:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004938:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800493a:	e841 2300 	strex	r3, r2, [r1]
 800493e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1e5      	bne.n	8004912 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a34      	ldr	r2, [pc, #208]	@ (8004a30 <UART_RxISR_8BIT+0x1b8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d01f      	beq.n	80049a4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d018      	beq.n	80049a4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	e853 3f00 	ldrex	r3, [r3]
 800497e:	623b      	str	r3, [r7, #32]
   return(result);
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004986:	663b      	str	r3, [r7, #96]	@ 0x60
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004990:	633b      	str	r3, [r7, #48]	@ 0x30
 8004992:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004994:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004998:	e841 2300 	strex	r3, r2, [r1]
 800499c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800499e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d1e6      	bne.n	8004972 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d12e      	bne.n	8004a0a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	e853 3f00 	ldrex	r3, [r3]
 80049be:	60fb      	str	r3, [r7, #12]
   return(result);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f023 0310 	bic.w	r3, r3, #16
 80049c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049d0:	61fb      	str	r3, [r7, #28]
 80049d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d4:	69b9      	ldr	r1, [r7, #24]
 80049d6:	69fa      	ldr	r2, [r7, #28]
 80049d8:	e841 2300 	strex	r3, r2, [r1]
 80049dc:	617b      	str	r3, [r7, #20]
   return(result);
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1e6      	bne.n	80049b2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	f003 0310 	and.w	r3, r3, #16
 80049ee:	2b10      	cmp	r3, #16
 80049f0:	d103      	bne.n	80049fa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2210      	movs	r2, #16
 80049f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004a00:	4619      	mov	r1, r3
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff f952 	bl	8003cac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a08:	e00d      	b.n	8004a26 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7fc f9fe 	bl	8000e0c <HAL_UART_RxCpltCallback>
}
 8004a10:	e009      	b.n	8004a26 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	8b1b      	ldrh	r3, [r3, #24]
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0208 	orr.w	r2, r2, #8
 8004a22:	b292      	uxth	r2, r2
 8004a24:	831a      	strh	r2, [r3, #24]
}
 8004a26:	bf00      	nop
 8004a28:	3770      	adds	r7, #112	@ 0x70
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40008000 	.word	0x40008000

08004a34 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b09c      	sub	sp, #112	@ 0x70
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a42:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a4c:	2b22      	cmp	r3, #34	@ 0x22
 8004a4e:	f040 80be 	bne.w	8004bce <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004a58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a60:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004a62:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004a66:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a70:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a76:	1c9a      	adds	r2, r3, #2
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f040 80a3 	bne.w	8004be2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aa4:	e853 3f00 	ldrex	r3, [r3]
 8004aa8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004aaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ab0:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aba:	657b      	str	r3, [r7, #84]	@ 0x54
 8004abc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ac0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ac2:	e841 2300 	strex	r3, r2, [r1]
 8004ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1e6      	bne.n	8004a9c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3308      	adds	r3, #8
 8004ad4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad8:	e853 3f00 	ldrex	r3, [r3]
 8004adc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	f023 0301 	bic.w	r3, r3, #1
 8004ae4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	3308      	adds	r3, #8
 8004aec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004aee:	643a      	str	r2, [r7, #64]	@ 0x40
 8004af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004af4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004af6:	e841 2300 	strex	r3, r2, [r1]
 8004afa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1e5      	bne.n	8004ace <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a34      	ldr	r2, [pc, #208]	@ (8004bec <UART_RxISR_16BIT+0x1b8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d01f      	beq.n	8004b60 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d018      	beq.n	8004b60 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	e853 3f00 	ldrex	r3, [r3]
 8004b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b4e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b54:	e841 2300 	strex	r3, r2, [r1]
 8004b58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1e6      	bne.n	8004b2e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d12e      	bne.n	8004bc6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	e853 3f00 	ldrex	r3, [r3]
 8004b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	f023 0310 	bic.w	r3, r3, #16
 8004b82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b90:	6979      	ldr	r1, [r7, #20]
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	e841 2300 	strex	r3, r2, [r1]
 8004b98:	613b      	str	r3, [r7, #16]
   return(result);
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1e6      	bne.n	8004b6e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	f003 0310 	and.w	r3, r3, #16
 8004baa:	2b10      	cmp	r3, #16
 8004bac:	d103      	bne.n	8004bb6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2210      	movs	r2, #16
 8004bb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff f874 	bl	8003cac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004bc4:	e00d      	b.n	8004be2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7fc f920 	bl	8000e0c <HAL_UART_RxCpltCallback>
}
 8004bcc:	e009      	b.n	8004be2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	8b1b      	ldrh	r3, [r3, #24]
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0208 	orr.w	r2, r2, #8
 8004bde:	b292      	uxth	r2, r2
 8004be0:	831a      	strh	r2, [r3, #24]
}
 8004be2:	bf00      	nop
 8004be4:	3770      	adds	r7, #112	@ 0x70
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	40008000 	.word	0x40008000

08004bf0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c16:	2b84      	cmp	r3, #132	@ 0x84
 8004c18:	d005      	beq.n	8004c26 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	4413      	add	r3, r2
 8004c22:	3303      	adds	r3, #3
 8004c24:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c26:	68fb      	ldr	r3, [r7, #12]
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c38:	f000 fe3a 	bl	80058b0 <vTaskStartScheduler>
  
  return osOK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c44:	b089      	sub	sp, #36	@ 0x24
 8004c46:	af04      	add	r7, sp, #16
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d020      	beq.n	8004c96 <osThreadCreate+0x54>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d01c      	beq.n	8004c96 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685c      	ldr	r4, [r3, #4]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691e      	ldr	r6, [r3, #16]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7ff ffc8 	bl	8004c04 <makeFreeRtosPriority>
 8004c74:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c7e:	9202      	str	r2, [sp, #8]
 8004c80:	9301      	str	r3, [sp, #4]
 8004c82:	9100      	str	r1, [sp, #0]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	4632      	mov	r2, r6
 8004c88:	4629      	mov	r1, r5
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	f000 fc2a 	bl	80054e4 <xTaskCreateStatic>
 8004c90:	4603      	mov	r3, r0
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	e01c      	b.n	8004cd0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685c      	ldr	r4, [r3, #4]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ca2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7ff ffaa 	bl	8004c04 <makeFreeRtosPriority>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	f107 030c 	add.w	r3, r7, #12
 8004cb6:	9301      	str	r3, [sp, #4]
 8004cb8:	9200      	str	r2, [sp, #0]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	4632      	mov	r2, r6
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f000 fc6f 	bl	80055a4 <xTaskCreate>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d001      	beq.n	8004cd0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	e000      	b.n	8004cd2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3714      	adds	r7, #20
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004cda <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b084      	sub	sp, #16
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <osDelay+0x16>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	e000      	b.n	8004cf2 <osDelay+0x18>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fda6 	bl	8005844 <vTaskDelay>
  
  return osOK;
 8004cf8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f103 0208 	add.w	r2, r3, #8
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f103 0208 	add.w	r2, r3, #8
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f103 0208 	add.w	r2, r3, #8
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d36:	bf00      	nop
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	1c5a      	adds	r2, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	601a      	str	r2, [r3, #0]
}
 8004d98:	bf00      	nop
 8004d9a:	3714      	adds	r7, #20
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d103      	bne.n	8004dc4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	e00c      	b.n	8004dde <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	e002      	b.n	8004dd2 <vListInsert+0x2e>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d2f6      	bcs.n	8004dcc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	601a      	str	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6892      	ldr	r2, [r2, #8]
 8004e2c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	6852      	ldr	r2, [r2, #4]
 8004e36:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d103      	bne.n	8004e4a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	1e5a      	subs	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e98:	f001 fb66 	bl	8006568 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea4:	68f9      	ldr	r1, [r7, #12]
 8004ea6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	441a      	add	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	68f9      	ldr	r1, [r7, #12]
 8004ecc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ece:	fb01 f303 	mul.w	r3, r1, r3
 8004ed2:	441a      	add	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	22ff      	movs	r2, #255	@ 0xff
 8004edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	22ff      	movs	r2, #255	@ 0xff
 8004ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d114      	bne.n	8004f18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01a      	beq.n	8004f2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	3310      	adds	r3, #16
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 ff32 	bl	8005d64 <xTaskRemoveFromEventList>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d012      	beq.n	8004f2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <xQueueGenericReset+0xd0>)
 8004f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	e009      	b.n	8004f2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3310      	adds	r3, #16
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fef0 	bl	8004d02 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	3324      	adds	r3, #36	@ 0x24
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff feeb 	bl	8004d02 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f2c:	f001 fb4e 	bl	80065cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f30:	2301      	movs	r3, #1
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	e000ed04 	.word	0xe000ed04

08004f40 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af02      	add	r7, sp, #8
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10b      	bne.n	8004f6c <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f58:	f383 8811 	msr	BASEPRI, r3
 8004f5c:	f3bf 8f6f 	isb	sy
 8004f60:	f3bf 8f4f 	dsb	sy
 8004f64:	613b      	str	r3, [r7, #16]
}
 8004f66:	bf00      	nop
 8004f68:	bf00      	nop
 8004f6a:	e7fd      	b.n	8004f68 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	fb02 f303 	mul.w	r3, r2, r3
 8004f74:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	3348      	adds	r3, #72	@ 0x48
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f001 fc16 	bl	80067ac <pvPortMalloc>
 8004f80:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d011      	beq.n	8004fac <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	3348      	adds	r3, #72	@ 0x48
 8004f90:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f9a:	79fa      	ldrb	r2, [r7, #7]
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	9300      	str	r3, [sp, #0]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	68b9      	ldr	r1, [r7, #8]
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f000 f805 	bl	8004fb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fac:	69bb      	ldr	r3, [r7, #24]
	}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3720      	adds	r7, #32
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b084      	sub	sp, #16
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	60f8      	str	r0, [r7, #12]
 8004fbe:	60b9      	str	r1, [r7, #8]
 8004fc0:	607a      	str	r2, [r7, #4]
 8004fc2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d103      	bne.n	8004fd2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	e002      	b.n	8004fd8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	69b8      	ldr	r0, [r7, #24]
 8004fe8:	f7ff ff40 	bl	8004e6c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fec:	bf00      	nop
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b090      	sub	sp, #64	@ 0x40
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10b      	bne.n	8005024 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800501e:	bf00      	nop
 8005020:	bf00      	nop
 8005022:	e7fd      	b.n	8005020 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d103      	bne.n	8005032 <xQueueGenericSendFromISR+0x3e>
 800502a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <xQueueGenericSendFromISR+0x42>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <xQueueGenericSendFromISR+0x44>
 8005036:	2300      	movs	r3, #0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d103      	bne.n	8005062 <xQueueGenericSendFromISR+0x6e>
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505e:	2b01      	cmp	r3, #1
 8005060:	d101      	bne.n	8005066 <xQueueGenericSendFromISR+0x72>
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <xQueueGenericSendFromISR+0x74>
 8005066:	2300      	movs	r3, #0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10b      	bne.n	8005084 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	623b      	str	r3, [r7, #32]
}
 800507e:	bf00      	nop
 8005080:	bf00      	nop
 8005082:	e7fd      	b.n	8005080 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005084:	f001 fb50 	bl	8006728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005088:	f3ef 8211 	mrs	r2, BASEPRI
 800508c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005090:	f383 8811 	msr	BASEPRI, r3
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	61fa      	str	r2, [r7, #28]
 800509e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80050a0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d302      	bcc.n	80050b6 <xQueueGenericSendFromISR+0xc2>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d12f      	bne.n	8005116 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80050cc:	f000 f912 	bl	80052f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050d0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80050d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d8:	d112      	bne.n	8005100 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d016      	beq.n	8005110 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e4:	3324      	adds	r3, #36	@ 0x24
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fe3c 	bl	8005d64 <xTaskRemoveFromEventList>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00e      	beq.n	8005110 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00b      	beq.n	8005110 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	601a      	str	r2, [r3, #0]
 80050fe:	e007      	b.n	8005110 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005100:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005104:	3301      	adds	r3, #1
 8005106:	b2db      	uxtb	r3, r3
 8005108:	b25a      	sxtb	r2, r3
 800510a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005110:	2301      	movs	r3, #1
 8005112:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005114:	e001      	b.n	800511a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005116:	2300      	movs	r3, #0
 8005118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800511a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800511c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005124:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005128:	4618      	mov	r0, r3
 800512a:	3740      	adds	r7, #64	@ 0x40
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08c      	sub	sp, #48	@ 0x30
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800513c:	2300      	movs	r3, #0
 800513e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10b      	bne.n	8005162 <xQueueReceive+0x32>
	__asm volatile
 800514a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514e:	f383 8811 	msr	BASEPRI, r3
 8005152:	f3bf 8f6f 	isb	sy
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	623b      	str	r3, [r7, #32]
}
 800515c:	bf00      	nop
 800515e:	bf00      	nop
 8005160:	e7fd      	b.n	800515e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d103      	bne.n	8005170 <xQueueReceive+0x40>
 8005168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <xQueueReceive+0x44>
 8005170:	2301      	movs	r3, #1
 8005172:	e000      	b.n	8005176 <xQueueReceive+0x46>
 8005174:	2300      	movs	r3, #0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10b      	bne.n	8005192 <xQueueReceive+0x62>
	__asm volatile
 800517a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800517e:	f383 8811 	msr	BASEPRI, r3
 8005182:	f3bf 8f6f 	isb	sy
 8005186:	f3bf 8f4f 	dsb	sy
 800518a:	61fb      	str	r3, [r7, #28]
}
 800518c:	bf00      	nop
 800518e:	bf00      	nop
 8005190:	e7fd      	b.n	800518e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005192:	f000 ffad 	bl	80060f0 <xTaskGetSchedulerState>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d102      	bne.n	80051a2 <xQueueReceive+0x72>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <xQueueReceive+0x76>
 80051a2:	2301      	movs	r3, #1
 80051a4:	e000      	b.n	80051a8 <xQueueReceive+0x78>
 80051a6:	2300      	movs	r3, #0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10b      	bne.n	80051c4 <xQueueReceive+0x94>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	61bb      	str	r3, [r7, #24]
}
 80051be:	bf00      	nop
 80051c0:	bf00      	nop
 80051c2:	e7fd      	b.n	80051c0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051c4:	f001 f9d0 	bl	8006568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051cc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01f      	beq.n	8005214 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051d8:	f000 f8f6 	bl	80053c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051de:	1e5a      	subs	r2, r3, #1
 80051e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00f      	beq.n	800520c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ee:	3310      	adds	r3, #16
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fdb7 	bl	8005d64 <xTaskRemoveFromEventList>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d007      	beq.n	800520c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051fc:	4b3c      	ldr	r3, [pc, #240]	@ (80052f0 <xQueueReceive+0x1c0>)
 80051fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800520c:	f001 f9de 	bl	80065cc <vPortExitCritical>
				return pdPASS;
 8005210:	2301      	movs	r3, #1
 8005212:	e069      	b.n	80052e8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d103      	bne.n	8005222 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800521a:	f001 f9d7 	bl	80065cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800521e:	2300      	movs	r3, #0
 8005220:	e062      	b.n	80052e8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005224:	2b00      	cmp	r3, #0
 8005226:	d106      	bne.n	8005236 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005228:	f107 0310 	add.w	r3, r7, #16
 800522c:	4618      	mov	r0, r3
 800522e:	f000 fdfd 	bl	8005e2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005232:	2301      	movs	r3, #1
 8005234:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005236:	f001 f9c9 	bl	80065cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800523a:	f000 fba3 	bl	8005984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800523e:	f001 f993 	bl	8006568 <vPortEnterCritical>
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005248:	b25b      	sxtb	r3, r3
 800524a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524e:	d103      	bne.n	8005258 <xQueueReceive+0x128>
 8005250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800525e:	b25b      	sxtb	r3, r3
 8005260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005264:	d103      	bne.n	800526e <xQueueReceive+0x13e>
 8005266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800526e:	f001 f9ad 	bl	80065cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005272:	1d3a      	adds	r2, r7, #4
 8005274:	f107 0310 	add.w	r3, r7, #16
 8005278:	4611      	mov	r1, r2
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fdec 	bl	8005e58 <xTaskCheckForTimeOut>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d123      	bne.n	80052ce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005288:	f000 f916 	bl	80054b8 <prvIsQueueEmpty>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d017      	beq.n	80052c2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	3324      	adds	r3, #36	@ 0x24
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	4611      	mov	r1, r2
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fd3c 	bl	8005d18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052a2:	f000 f8b7 	bl	8005414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052a6:	f000 fb7b 	bl	80059a0 <xTaskResumeAll>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d189      	bne.n	80051c4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80052b0:	4b0f      	ldr	r3, [pc, #60]	@ (80052f0 <xQueueReceive+0x1c0>)
 80052b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b6:	601a      	str	r2, [r3, #0]
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	f3bf 8f6f 	isb	sy
 80052c0:	e780      	b.n	80051c4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80052c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052c4:	f000 f8a6 	bl	8005414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052c8:	f000 fb6a 	bl	80059a0 <xTaskResumeAll>
 80052cc:	e77a      	b.n	80051c4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80052ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052d0:	f000 f8a0 	bl	8005414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052d4:	f000 fb64 	bl	80059a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052da:	f000 f8ed 	bl	80054b8 <prvIsQueueEmpty>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f43f af6f 	beq.w	80051c4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80052e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3730      	adds	r7, #48	@ 0x30
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	e000ed04 	.word	0xe000ed04

080052f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005308:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10d      	bne.n	800532e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d14d      	bne.n	80053b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	4618      	mov	r0, r3
 8005320:	f000 ff04 	bl	800612c <xTaskPriorityDisinherit>
 8005324:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	609a      	str	r2, [r3, #8]
 800532c:	e043      	b.n	80053b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d119      	bne.n	8005368 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6858      	ldr	r0, [r3, #4]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533c:	461a      	mov	r2, r3
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	f001 ff43 	bl	80071ca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534c:	441a      	add	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	429a      	cmp	r2, r3
 800535c:	d32b      	bcc.n	80053b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	e026      	b.n	80053b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	68d8      	ldr	r0, [r3, #12]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005370:	461a      	mov	r2, r3
 8005372:	68b9      	ldr	r1, [r7, #8]
 8005374:	f001 ff29 	bl	80071ca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	68da      	ldr	r2, [r3, #12]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005380:	425b      	negs	r3, r3
 8005382:	441a      	add	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	68da      	ldr	r2, [r3, #12]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	429a      	cmp	r2, r3
 8005392:	d207      	bcs.n	80053a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539c:	425b      	negs	r3, r3
 800539e:	441a      	add	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d105      	bne.n	80053b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d002      	beq.n	80053b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80053be:	697b      	ldr	r3, [r7, #20]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d018      	beq.n	800540c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e2:	441a      	add	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68da      	ldr	r2, [r3, #12]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d303      	bcc.n	80053fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68d9      	ldr	r1, [r3, #12]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	461a      	mov	r2, r3
 8005406:	6838      	ldr	r0, [r7, #0]
 8005408:	f001 fedf 	bl	80071ca <memcpy>
	}
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800541c:	f001 f8a4 	bl	8006568 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005426:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005428:	e011      	b.n	800544e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542e:	2b00      	cmp	r3, #0
 8005430:	d012      	beq.n	8005458 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	3324      	adds	r3, #36	@ 0x24
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fc94 	bl	8005d64 <xTaskRemoveFromEventList>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005442:	f000 fd6d 	bl	8005f20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	3b01      	subs	r3, #1
 800544a:	b2db      	uxtb	r3, r3
 800544c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800544e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005452:	2b00      	cmp	r3, #0
 8005454:	dce9      	bgt.n	800542a <prvUnlockQueue+0x16>
 8005456:	e000      	b.n	800545a <prvUnlockQueue+0x46>
					break;
 8005458:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	22ff      	movs	r2, #255	@ 0xff
 800545e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005462:	f001 f8b3 	bl	80065cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005466:	f001 f87f 	bl	8006568 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005470:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005472:	e011      	b.n	8005498 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d012      	beq.n	80054a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3310      	adds	r3, #16
 8005480:	4618      	mov	r0, r3
 8005482:	f000 fc6f 	bl	8005d64 <xTaskRemoveFromEventList>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800548c:	f000 fd48 	bl	8005f20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005490:	7bbb      	ldrb	r3, [r7, #14]
 8005492:	3b01      	subs	r3, #1
 8005494:	b2db      	uxtb	r3, r3
 8005496:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800549c:	2b00      	cmp	r3, #0
 800549e:	dce9      	bgt.n	8005474 <prvUnlockQueue+0x60>
 80054a0:	e000      	b.n	80054a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80054a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	22ff      	movs	r2, #255	@ 0xff
 80054a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054ac:	f001 f88e 	bl	80065cc <vPortExitCritical>
}
 80054b0:	bf00      	nop
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054c0:	f001 f852 	bl	8006568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d102      	bne.n	80054d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054cc:	2301      	movs	r3, #1
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	e001      	b.n	80054d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054d2:	2300      	movs	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054d6:	f001 f879 	bl	80065cc <vPortExitCritical>

	return xReturn;
 80054da:	68fb      	ldr	r3, [r7, #12]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b08e      	sub	sp, #56	@ 0x38
 80054e8:	af04      	add	r7, sp, #16
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
 80054f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <xTaskCreateStatic+0x2c>
	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	623b      	str	r3, [r7, #32]
}
 800550a:	bf00      	nop
 800550c:	bf00      	nop
 800550e:	e7fd      	b.n	800550c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10b      	bne.n	800552e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	61fb      	str	r3, [r7, #28]
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	e7fd      	b.n	800552a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800552e:	23a0      	movs	r3, #160	@ 0xa0
 8005530:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	2ba0      	cmp	r3, #160	@ 0xa0
 8005536:	d00b      	beq.n	8005550 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553c:	f383 8811 	msr	BASEPRI, r3
 8005540:	f3bf 8f6f 	isb	sy
 8005544:	f3bf 8f4f 	dsb	sy
 8005548:	61bb      	str	r3, [r7, #24]
}
 800554a:	bf00      	nop
 800554c:	bf00      	nop
 800554e:	e7fd      	b.n	800554c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005550:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005554:	2b00      	cmp	r3, #0
 8005556:	d01e      	beq.n	8005596 <xTaskCreateStatic+0xb2>
 8005558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800555a:	2b00      	cmp	r3, #0
 800555c:	d01b      	beq.n	8005596 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800555e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005560:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005564:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005566:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556a:	2202      	movs	r2, #2
 800556c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005570:	2300      	movs	r3, #0
 8005572:	9303      	str	r3, [sp, #12]
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	9302      	str	r3, [sp, #8]
 8005578:	f107 0314 	add.w	r3, r7, #20
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	68b9      	ldr	r1, [r7, #8]
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f851 	bl	8005630 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800558e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005590:	f000 f8ee 	bl	8005770 <prvAddNewTaskToReadyList>
 8005594:	e001      	b.n	800559a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800559a:	697b      	ldr	r3, [r7, #20]
	}
 800559c:	4618      	mov	r0, r3
 800559e:	3728      	adds	r7, #40	@ 0x28
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08c      	sub	sp, #48	@ 0x30
 80055a8:	af04      	add	r7, sp, #16
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	603b      	str	r3, [r7, #0]
 80055b0:	4613      	mov	r3, r2
 80055b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055b4:	88fb      	ldrh	r3, [r7, #6]
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4618      	mov	r0, r3
 80055ba:	f001 f8f7 	bl	80067ac <pvPortMalloc>
 80055be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00e      	beq.n	80055e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055c6:	20a0      	movs	r0, #160	@ 0xa0
 80055c8:	f001 f8f0 	bl	80067ac <pvPortMalloc>
 80055cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80055da:	e005      	b.n	80055e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055dc:	6978      	ldr	r0, [r7, #20]
 80055de:	f001 f9b3 	bl	8006948 <vPortFree>
 80055e2:	e001      	b.n	80055e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055e4:	2300      	movs	r3, #0
 80055e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d017      	beq.n	800561e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055f6:	88fa      	ldrh	r2, [r7, #6]
 80055f8:	2300      	movs	r3, #0
 80055fa:	9303      	str	r3, [sp, #12]
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	9302      	str	r3, [sp, #8]
 8005600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005602:	9301      	str	r3, [sp, #4]
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	68b9      	ldr	r1, [r7, #8]
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 f80f 	bl	8005630 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005612:	69f8      	ldr	r0, [r7, #28]
 8005614:	f000 f8ac 	bl	8005770 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005618:	2301      	movs	r3, #1
 800561a:	61bb      	str	r3, [r7, #24]
 800561c:	e002      	b.n	8005624 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800561e:	f04f 33ff 	mov.w	r3, #4294967295
 8005622:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005624:	69bb      	ldr	r3, [r7, #24]
	}
 8005626:	4618      	mov	r0, r3
 8005628:	3720      	adds	r7, #32
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b088      	sub	sp, #32
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
 800563c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005648:	3b01      	subs	r3, #1
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	f023 0307 	bic.w	r3, r3, #7
 8005656:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00b      	beq.n	800567a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005666:	f383 8811 	msr	BASEPRI, r3
 800566a:	f3bf 8f6f 	isb	sy
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	617b      	str	r3, [r7, #20]
}
 8005674:	bf00      	nop
 8005676:	bf00      	nop
 8005678:	e7fd      	b.n	8005676 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d01f      	beq.n	80056c0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005680:	2300      	movs	r3, #0
 8005682:	61fb      	str	r3, [r7, #28]
 8005684:	e012      	b.n	80056ac <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	4413      	add	r3, r2
 800568c:	7819      	ldrb	r1, [r3, #0]
 800568e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	4413      	add	r3, r2
 8005694:	3334      	adds	r3, #52	@ 0x34
 8005696:	460a      	mov	r2, r1
 8005698:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	4413      	add	r3, r2
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d006      	beq.n	80056b4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	3301      	adds	r3, #1
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	2b0f      	cmp	r3, #15
 80056b0:	d9e9      	bls.n	8005686 <prvInitialiseNewTask+0x56>
 80056b2:	e000      	b.n	80056b6 <prvInitialiseNewTask+0x86>
			{
				break;
 80056b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056be:	e003      	b.n	80056c8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	2b06      	cmp	r3, #6
 80056cc:	d901      	bls.n	80056d2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056ce:	2306      	movs	r3, #6
 80056d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056dc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80056de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e0:	2200      	movs	r2, #0
 80056e2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	3304      	adds	r3, #4
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fb2a 	bl	8004d42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f0:	3318      	adds	r3, #24
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff fb25 	bl	8004d42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005700:	f1c3 0207 	rsb	r2, r3, #7
 8005704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005706:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800570c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800570e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005710:	2200      	movs	r2, #0
 8005712:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	2200      	movs	r2, #0
 800571a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	334c      	adds	r3, #76	@ 0x4c
 8005722:	224c      	movs	r2, #76	@ 0x4c
 8005724:	2100      	movs	r1, #0
 8005726:	4618      	mov	r0, r3
 8005728:	f001 fc76 	bl	8007018 <memset>
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	4a0d      	ldr	r2, [pc, #52]	@ (8005764 <prvInitialiseNewTask+0x134>)
 8005730:	651a      	str	r2, [r3, #80]	@ 0x50
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	4a0c      	ldr	r2, [pc, #48]	@ (8005768 <prvInitialiseNewTask+0x138>)
 8005736:	655a      	str	r2, [r3, #84]	@ 0x54
 8005738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573a:	4a0c      	ldr	r2, [pc, #48]	@ (800576c <prvInitialiseNewTask+0x13c>)
 800573c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	68f9      	ldr	r1, [r7, #12]
 8005742:	69b8      	ldr	r0, [r7, #24]
 8005744:	f000 fde0 	bl	8006308 <pxPortInitialiseStack>
 8005748:	4602      	mov	r2, r0
 800574a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800574e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005750:	2b00      	cmp	r3, #0
 8005752:	d002      	beq.n	800575a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005758:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800575a:	bf00      	nop
 800575c:	3720      	adds	r7, #32
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	20001474 	.word	0x20001474
 8005768:	200014dc 	.word	0x200014dc
 800576c:	20001544 	.word	0x20001544

08005770 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005778:	f000 fef6 	bl	8006568 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800577c:	4b2a      	ldr	r3, [pc, #168]	@ (8005828 <prvAddNewTaskToReadyList+0xb8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3301      	adds	r3, #1
 8005782:	4a29      	ldr	r2, [pc, #164]	@ (8005828 <prvAddNewTaskToReadyList+0xb8>)
 8005784:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005786:	4b29      	ldr	r3, [pc, #164]	@ (800582c <prvAddNewTaskToReadyList+0xbc>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d109      	bne.n	80057a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800578e:	4a27      	ldr	r2, [pc, #156]	@ (800582c <prvAddNewTaskToReadyList+0xbc>)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005794:	4b24      	ldr	r3, [pc, #144]	@ (8005828 <prvAddNewTaskToReadyList+0xb8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d110      	bne.n	80057be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800579c:	f000 fbe4 	bl	8005f68 <prvInitialiseTaskLists>
 80057a0:	e00d      	b.n	80057be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80057a2:	4b23      	ldr	r3, [pc, #140]	@ (8005830 <prvAddNewTaskToReadyList+0xc0>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057aa:	4b20      	ldr	r3, [pc, #128]	@ (800582c <prvAddNewTaskToReadyList+0xbc>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d802      	bhi.n	80057be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057b8:	4a1c      	ldr	r2, [pc, #112]	@ (800582c <prvAddNewTaskToReadyList+0xbc>)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057be:	4b1d      	ldr	r3, [pc, #116]	@ (8005834 <prvAddNewTaskToReadyList+0xc4>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3301      	adds	r3, #1
 80057c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005834 <prvAddNewTaskToReadyList+0xc4>)
 80057c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057cc:	2201      	movs	r2, #1
 80057ce:	409a      	lsls	r2, r3
 80057d0:	4b19      	ldr	r3, [pc, #100]	@ (8005838 <prvAddNewTaskToReadyList+0xc8>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <prvAddNewTaskToReadyList+0xc8>)
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057de:	4613      	mov	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4413      	add	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4a15      	ldr	r2, [pc, #84]	@ (800583c <prvAddNewTaskToReadyList+0xcc>)
 80057e8:	441a      	add	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3304      	adds	r3, #4
 80057ee:	4619      	mov	r1, r3
 80057f0:	4610      	mov	r0, r2
 80057f2:	f7ff fab3 	bl	8004d5c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057f6:	f000 fee9 	bl	80065cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005830 <prvAddNewTaskToReadyList+0xc0>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00e      	beq.n	8005820 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005802:	4b0a      	ldr	r3, [pc, #40]	@ (800582c <prvAddNewTaskToReadyList+0xbc>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580c:	429a      	cmp	r2, r3
 800580e:	d207      	bcs.n	8005820 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005810:	4b0b      	ldr	r3, [pc, #44]	@ (8005840 <prvAddNewTaskToReadyList+0xd0>)
 8005812:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005820:	bf00      	nop
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	20000868 	.word	0x20000868
 800582c:	20000768 	.word	0x20000768
 8005830:	20000874 	.word	0x20000874
 8005834:	20000884 	.word	0x20000884
 8005838:	20000870 	.word	0x20000870
 800583c:	2000076c 	.word	0x2000076c
 8005840:	e000ed04 	.word	0xe000ed04

08005844 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800584c:	2300      	movs	r3, #0
 800584e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d018      	beq.n	8005888 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005856:	4b14      	ldr	r3, [pc, #80]	@ (80058a8 <vTaskDelay+0x64>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00b      	beq.n	8005876 <vTaskDelay+0x32>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	60bb      	str	r3, [r7, #8]
}
 8005870:	bf00      	nop
 8005872:	bf00      	nop
 8005874:	e7fd      	b.n	8005872 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005876:	f000 f885 	bl	8005984 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800587a:	2100      	movs	r1, #0
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 fcdd 	bl	800623c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005882:	f000 f88d 	bl	80059a0 <xTaskResumeAll>
 8005886:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d107      	bne.n	800589e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800588e:	4b07      	ldr	r3, [pc, #28]	@ (80058ac <vTaskDelay+0x68>)
 8005890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	f3bf 8f4f 	dsb	sy
 800589a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	20000890 	.word	0x20000890
 80058ac:	e000ed04 	.word	0xe000ed04

080058b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	@ 0x28
 80058b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80058b6:	2300      	movs	r3, #0
 80058b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80058be:	463a      	mov	r2, r7
 80058c0:	1d39      	adds	r1, r7, #4
 80058c2:	f107 0308 	add.w	r3, r7, #8
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fa fe68 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058cc:	6839      	ldr	r1, [r7, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	9202      	str	r2, [sp, #8]
 80058d4:	9301      	str	r3, [sp, #4]
 80058d6:	2300      	movs	r3, #0
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	2300      	movs	r3, #0
 80058dc:	460a      	mov	r2, r1
 80058de:	4921      	ldr	r1, [pc, #132]	@ (8005964 <vTaskStartScheduler+0xb4>)
 80058e0:	4821      	ldr	r0, [pc, #132]	@ (8005968 <vTaskStartScheduler+0xb8>)
 80058e2:	f7ff fdff 	bl	80054e4 <xTaskCreateStatic>
 80058e6:	4603      	mov	r3, r0
 80058e8:	4a20      	ldr	r2, [pc, #128]	@ (800596c <vTaskStartScheduler+0xbc>)
 80058ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058ec:	4b1f      	ldr	r3, [pc, #124]	@ (800596c <vTaskStartScheduler+0xbc>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058f4:	2301      	movs	r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	e001      	b.n	80058fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058fa:	2300      	movs	r3, #0
 80058fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d11b      	bne.n	800593c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	613b      	str	r3, [r7, #16]
}
 8005916:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005918:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <vTaskStartScheduler+0xc0>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	334c      	adds	r3, #76	@ 0x4c
 800591e:	4a15      	ldr	r2, [pc, #84]	@ (8005974 <vTaskStartScheduler+0xc4>)
 8005920:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005922:	4b15      	ldr	r3, [pc, #84]	@ (8005978 <vTaskStartScheduler+0xc8>)
 8005924:	f04f 32ff 	mov.w	r2, #4294967295
 8005928:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800592a:	4b14      	ldr	r3, [pc, #80]	@ (800597c <vTaskStartScheduler+0xcc>)
 800592c:	2201      	movs	r2, #1
 800592e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005930:	4b13      	ldr	r3, [pc, #76]	@ (8005980 <vTaskStartScheduler+0xd0>)
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005936:	f000 fd73 	bl	8006420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800593a:	e00f      	b.n	800595c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005942:	d10b      	bne.n	800595c <vTaskStartScheduler+0xac>
	__asm volatile
 8005944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	60fb      	str	r3, [r7, #12]
}
 8005956:	bf00      	nop
 8005958:	bf00      	nop
 800595a:	e7fd      	b.n	8005958 <vTaskStartScheduler+0xa8>
}
 800595c:	bf00      	nop
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	080080cc 	.word	0x080080cc
 8005968:	08005f39 	.word	0x08005f39
 800596c:	2000088c 	.word	0x2000088c
 8005970:	20000768 	.word	0x20000768
 8005974:	2000001c 	.word	0x2000001c
 8005978:	20000888 	.word	0x20000888
 800597c:	20000874 	.word	0x20000874
 8005980:	2000086c 	.word	0x2000086c

08005984 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005988:	4b04      	ldr	r3, [pc, #16]	@ (800599c <vTaskSuspendAll+0x18>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3301      	adds	r3, #1
 800598e:	4a03      	ldr	r2, [pc, #12]	@ (800599c <vTaskSuspendAll+0x18>)
 8005990:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005992:	bf00      	nop
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	20000890 	.word	0x20000890

080059a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80059aa:	2300      	movs	r3, #0
 80059ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80059ae:	4b42      	ldr	r3, [pc, #264]	@ (8005ab8 <xTaskResumeAll+0x118>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10b      	bne.n	80059ce <xTaskResumeAll+0x2e>
	__asm volatile
 80059b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ba:	f383 8811 	msr	BASEPRI, r3
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f3bf 8f4f 	dsb	sy
 80059c6:	603b      	str	r3, [r7, #0]
}
 80059c8:	bf00      	nop
 80059ca:	bf00      	nop
 80059cc:	e7fd      	b.n	80059ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059ce:	f000 fdcb 	bl	8006568 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059d2:	4b39      	ldr	r3, [pc, #228]	@ (8005ab8 <xTaskResumeAll+0x118>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	3b01      	subs	r3, #1
 80059d8:	4a37      	ldr	r2, [pc, #220]	@ (8005ab8 <xTaskResumeAll+0x118>)
 80059da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059dc:	4b36      	ldr	r3, [pc, #216]	@ (8005ab8 <xTaskResumeAll+0x118>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d161      	bne.n	8005aa8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059e4:	4b35      	ldr	r3, [pc, #212]	@ (8005abc <xTaskResumeAll+0x11c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d05d      	beq.n	8005aa8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059ec:	e02e      	b.n	8005a4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059ee:	4b34      	ldr	r3, [pc, #208]	@ (8005ac0 <xTaskResumeAll+0x120>)
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3318      	adds	r3, #24
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff fa0b 	bl	8004e16 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	3304      	adds	r3, #4
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7ff fa06 	bl	8004e16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0e:	2201      	movs	r2, #1
 8005a10:	409a      	lsls	r2, r3
 8005a12:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac4 <xTaskResumeAll+0x124>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	4a2a      	ldr	r2, [pc, #168]	@ (8005ac4 <xTaskResumeAll+0x124>)
 8005a1a:	6013      	str	r3, [r2, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a20:	4613      	mov	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4a27      	ldr	r2, [pc, #156]	@ (8005ac8 <xTaskResumeAll+0x128>)
 8005a2a:	441a      	add	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4619      	mov	r1, r3
 8005a32:	4610      	mov	r0, r2
 8005a34:	f7ff f992 	bl	8004d5c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a3c:	4b23      	ldr	r3, [pc, #140]	@ (8005acc <xTaskResumeAll+0x12c>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d302      	bcc.n	8005a4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005a46:	4b22      	ldr	r3, [pc, #136]	@ (8005ad0 <xTaskResumeAll+0x130>)
 8005a48:	2201      	movs	r2, #1
 8005a4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ac0 <xTaskResumeAll+0x120>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1cc      	bne.n	80059ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a5a:	f000 fb29 	bl	80060b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad4 <xTaskResumeAll+0x134>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d010      	beq.n	8005a8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a6a:	f000 f837 	bl	8005adc <xTaskIncrementTick>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d002      	beq.n	8005a7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005a74:	4b16      	ldr	r3, [pc, #88]	@ (8005ad0 <xTaskResumeAll+0x130>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1f1      	bne.n	8005a6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005a86:	4b13      	ldr	r3, [pc, #76]	@ (8005ad4 <xTaskResumeAll+0x134>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a8c:	4b10      	ldr	r3, [pc, #64]	@ (8005ad0 <xTaskResumeAll+0x130>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d009      	beq.n	8005aa8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a94:	2301      	movs	r3, #1
 8005a96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a98:	4b0f      	ldr	r3, [pc, #60]	@ (8005ad8 <xTaskResumeAll+0x138>)
 8005a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005aa8:	f000 fd90 	bl	80065cc <vPortExitCritical>

	return xAlreadyYielded;
 8005aac:	68bb      	ldr	r3, [r7, #8]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	20000890 	.word	0x20000890
 8005abc:	20000868 	.word	0x20000868
 8005ac0:	20000828 	.word	0x20000828
 8005ac4:	20000870 	.word	0x20000870
 8005ac8:	2000076c 	.word	0x2000076c
 8005acc:	20000768 	.word	0x20000768
 8005ad0:	2000087c 	.word	0x2000087c
 8005ad4:	20000878 	.word	0x20000878
 8005ad8:	e000ed04 	.word	0xe000ed04

08005adc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ae6:	4b4f      	ldr	r3, [pc, #316]	@ (8005c24 <xTaskIncrementTick+0x148>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f040 808f 	bne.w	8005c0e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005af0:	4b4d      	ldr	r3, [pc, #308]	@ (8005c28 <xTaskIncrementTick+0x14c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3301      	adds	r3, #1
 8005af6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005af8:	4a4b      	ldr	r2, [pc, #300]	@ (8005c28 <xTaskIncrementTick+0x14c>)
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d121      	bne.n	8005b48 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b04:	4b49      	ldr	r3, [pc, #292]	@ (8005c2c <xTaskIncrementTick+0x150>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00b      	beq.n	8005b26 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	603b      	str	r3, [r7, #0]
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	e7fd      	b.n	8005b22 <xTaskIncrementTick+0x46>
 8005b26:	4b41      	ldr	r3, [pc, #260]	@ (8005c2c <xTaskIncrementTick+0x150>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	4b40      	ldr	r3, [pc, #256]	@ (8005c30 <xTaskIncrementTick+0x154>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a3e      	ldr	r2, [pc, #248]	@ (8005c2c <xTaskIncrementTick+0x150>)
 8005b32:	6013      	str	r3, [r2, #0]
 8005b34:	4a3e      	ldr	r2, [pc, #248]	@ (8005c30 <xTaskIncrementTick+0x154>)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c34 <xTaskIncrementTick+0x158>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	4a3c      	ldr	r2, [pc, #240]	@ (8005c34 <xTaskIncrementTick+0x158>)
 8005b42:	6013      	str	r3, [r2, #0]
 8005b44:	f000 fab4 	bl	80060b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b48:	4b3b      	ldr	r3, [pc, #236]	@ (8005c38 <xTaskIncrementTick+0x15c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d348      	bcc.n	8005be4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b52:	4b36      	ldr	r3, [pc, #216]	@ (8005c2c <xTaskIncrementTick+0x150>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d104      	bne.n	8005b66 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b5c:	4b36      	ldr	r3, [pc, #216]	@ (8005c38 <xTaskIncrementTick+0x15c>)
 8005b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b62:	601a      	str	r2, [r3, #0]
					break;
 8005b64:	e03e      	b.n	8005be4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b66:	4b31      	ldr	r3, [pc, #196]	@ (8005c2c <xTaskIncrementTick+0x150>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d203      	bcs.n	8005b86 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b7e:	4a2e      	ldr	r2, [pc, #184]	@ (8005c38 <xTaskIncrementTick+0x15c>)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b84:	e02e      	b.n	8005be4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff f943 	bl	8004e16 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d004      	beq.n	8005ba2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	3318      	adds	r3, #24
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff f93a 	bl	8004e16 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	409a      	lsls	r2, r3
 8005baa:	4b24      	ldr	r3, [pc, #144]	@ (8005c3c <xTaskIncrementTick+0x160>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	4a22      	ldr	r2, [pc, #136]	@ (8005c3c <xTaskIncrementTick+0x160>)
 8005bb2:	6013      	str	r3, [r2, #0]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8005c40 <xTaskIncrementTick+0x164>)
 8005bc2:	441a      	add	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7ff f8c6 	bl	8004d5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8005c44 <xTaskIncrementTick+0x168>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d3b9      	bcc.n	8005b52 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005bde:	2301      	movs	r3, #1
 8005be0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005be2:	e7b6      	b.n	8005b52 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005be4:	4b17      	ldr	r3, [pc, #92]	@ (8005c44 <xTaskIncrementTick+0x168>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bea:	4915      	ldr	r1, [pc, #84]	@ (8005c40 <xTaskIncrementTick+0x164>)
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d901      	bls.n	8005c00 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c00:	4b11      	ldr	r3, [pc, #68]	@ (8005c48 <xTaskIncrementTick+0x16c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	617b      	str	r3, [r7, #20]
 8005c0c:	e004      	b.n	8005c18 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c4c <xTaskIncrementTick+0x170>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	3301      	adds	r3, #1
 8005c14:	4a0d      	ldr	r2, [pc, #52]	@ (8005c4c <xTaskIncrementTick+0x170>)
 8005c16:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c18:	697b      	ldr	r3, [r7, #20]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000890 	.word	0x20000890
 8005c28:	2000086c 	.word	0x2000086c
 8005c2c:	20000820 	.word	0x20000820
 8005c30:	20000824 	.word	0x20000824
 8005c34:	20000880 	.word	0x20000880
 8005c38:	20000888 	.word	0x20000888
 8005c3c:	20000870 	.word	0x20000870
 8005c40:	2000076c 	.word	0x2000076c
 8005c44:	20000768 	.word	0x20000768
 8005c48:	2000087c 	.word	0x2000087c
 8005c4c:	20000878 	.word	0x20000878

08005c50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c56:	4b2a      	ldr	r3, [pc, #168]	@ (8005d00 <vTaskSwitchContext+0xb0>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c5e:	4b29      	ldr	r3, [pc, #164]	@ (8005d04 <vTaskSwitchContext+0xb4>)
 8005c60:	2201      	movs	r2, #1
 8005c62:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c64:	e045      	b.n	8005cf2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005c66:	4b27      	ldr	r3, [pc, #156]	@ (8005d04 <vTaskSwitchContext+0xb4>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c6c:	4b26      	ldr	r3, [pc, #152]	@ (8005d08 <vTaskSwitchContext+0xb8>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	fab3 f383 	clz	r3, r3
 8005c78:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005c7a:	7afb      	ldrb	r3, [r7, #11]
 8005c7c:	f1c3 031f 	rsb	r3, r3, #31
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	4922      	ldr	r1, [pc, #136]	@ (8005d0c <vTaskSwitchContext+0xbc>)
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	440b      	add	r3, r1
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10b      	bne.n	8005cae <vTaskSwitchContext+0x5e>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	607b      	str	r3, [r7, #4]
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	e7fd      	b.n	8005caa <vTaskSwitchContext+0x5a>
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4a14      	ldr	r2, [pc, #80]	@ (8005d0c <vTaskSwitchContext+0xbc>)
 8005cba:	4413      	add	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	605a      	str	r2, [r3, #4]
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	3308      	adds	r3, #8
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d104      	bne.n	8005cde <vTaskSwitchContext+0x8e>
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	685a      	ldr	r2, [r3, #4]
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	605a      	str	r2, [r3, #4]
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4a0a      	ldr	r2, [pc, #40]	@ (8005d10 <vTaskSwitchContext+0xc0>)
 8005ce6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ce8:	4b09      	ldr	r3, [pc, #36]	@ (8005d10 <vTaskSwitchContext+0xc0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	334c      	adds	r3, #76	@ 0x4c
 8005cee:	4a09      	ldr	r2, [pc, #36]	@ (8005d14 <vTaskSwitchContext+0xc4>)
 8005cf0:	6013      	str	r3, [r2, #0]
}
 8005cf2:	bf00      	nop
 8005cf4:	371c      	adds	r7, #28
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	20000890 	.word	0x20000890
 8005d04:	2000087c 	.word	0x2000087c
 8005d08:	20000870 	.word	0x20000870
 8005d0c:	2000076c 	.word	0x2000076c
 8005d10:	20000768 	.word	0x20000768
 8005d14:	2000001c 	.word	0x2000001c

08005d18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10b      	bne.n	8005d40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	60fb      	str	r3, [r7, #12]
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	e7fd      	b.n	8005d3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d40:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <vTaskPlaceOnEventList+0x48>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3318      	adds	r3, #24
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f7ff f82b 	bl	8004da4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d4e:	2101      	movs	r1, #1
 8005d50:	6838      	ldr	r0, [r7, #0]
 8005d52:	f000 fa73 	bl	800623c <prvAddCurrentTaskToDelayedList>
}
 8005d56:	bf00      	nop
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000768 	.word	0x20000768

08005d64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10b      	bne.n	8005d92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7e:	f383 8811 	msr	BASEPRI, r3
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	f3bf 8f4f 	dsb	sy
 8005d8a:	60fb      	str	r3, [r7, #12]
}
 8005d8c:	bf00      	nop
 8005d8e:	bf00      	nop
 8005d90:	e7fd      	b.n	8005d8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	3318      	adds	r3, #24
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7ff f83d 	bl	8004e16 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8005e14 <xTaskRemoveFromEventList+0xb0>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d11c      	bne.n	8005dde <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	3304      	adds	r3, #4
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff f834 	bl	8004e16 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db2:	2201      	movs	r2, #1
 8005db4:	409a      	lsls	r2, r3
 8005db6:	4b18      	ldr	r3, [pc, #96]	@ (8005e18 <xTaskRemoveFromEventList+0xb4>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	4a16      	ldr	r2, [pc, #88]	@ (8005e18 <xTaskRemoveFromEventList+0xb4>)
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4a13      	ldr	r2, [pc, #76]	@ (8005e1c <xTaskRemoveFromEventList+0xb8>)
 8005dce:	441a      	add	r2, r3
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	f7fe ffc0 	bl	8004d5c <vListInsertEnd>
 8005ddc:	e005      	b.n	8005dea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	3318      	adds	r3, #24
 8005de2:	4619      	mov	r1, r3
 8005de4:	480e      	ldr	r0, [pc, #56]	@ (8005e20 <xTaskRemoveFromEventList+0xbc>)
 8005de6:	f7fe ffb9 	bl	8004d5c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dee:	4b0d      	ldr	r3, [pc, #52]	@ (8005e24 <xTaskRemoveFromEventList+0xc0>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d905      	bls.n	8005e04 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005e28 <xTaskRemoveFromEventList+0xc4>)
 8005dfe:	2201      	movs	r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	e001      	b.n	8005e08 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e08:	697b      	ldr	r3, [r7, #20]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20000890 	.word	0x20000890
 8005e18:	20000870 	.word	0x20000870
 8005e1c:	2000076c 	.word	0x2000076c
 8005e20:	20000828 	.word	0x20000828
 8005e24:	20000768 	.word	0x20000768
 8005e28:	2000087c 	.word	0x2000087c

08005e2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e34:	4b06      	ldr	r3, [pc, #24]	@ (8005e50 <vTaskInternalSetTimeOutState+0x24>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e3c:	4b05      	ldr	r3, [pc, #20]	@ (8005e54 <vTaskInternalSetTimeOutState+0x28>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	605a      	str	r2, [r3, #4]
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	20000880 	.word	0x20000880
 8005e54:	2000086c 	.word	0x2000086c

08005e58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b088      	sub	sp, #32
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10b      	bne.n	8005e80 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e6c:	f383 8811 	msr	BASEPRI, r3
 8005e70:	f3bf 8f6f 	isb	sy
 8005e74:	f3bf 8f4f 	dsb	sy
 8005e78:	613b      	str	r3, [r7, #16]
}
 8005e7a:	bf00      	nop
 8005e7c:	bf00      	nop
 8005e7e:	e7fd      	b.n	8005e7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10b      	bne.n	8005e9e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8a:	f383 8811 	msr	BASEPRI, r3
 8005e8e:	f3bf 8f6f 	isb	sy
 8005e92:	f3bf 8f4f 	dsb	sy
 8005e96:	60fb      	str	r3, [r7, #12]
}
 8005e98:	bf00      	nop
 8005e9a:	bf00      	nop
 8005e9c:	e7fd      	b.n	8005e9a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005e9e:	f000 fb63 	bl	8006568 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <xTaskCheckForTimeOut+0xc0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	69ba      	ldr	r2, [r7, #24]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eba:	d102      	bne.n	8005ec2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	61fb      	str	r3, [r7, #28]
 8005ec0:	e023      	b.n	8005f0a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	4b15      	ldr	r3, [pc, #84]	@ (8005f1c <xTaskCheckForTimeOut+0xc4>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d007      	beq.n	8005ede <xTaskCheckForTimeOut+0x86>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	69ba      	ldr	r2, [r7, #24]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d302      	bcc.n	8005ede <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	61fb      	str	r3, [r7, #28]
 8005edc:	e015      	b.n	8005f0a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d20b      	bcs.n	8005f00 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7ff ff99 	bl	8005e2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005efa:	2300      	movs	r3, #0
 8005efc:	61fb      	str	r3, [r7, #28]
 8005efe:	e004      	b.n	8005f0a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f06:	2301      	movs	r3, #1
 8005f08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005f0a:	f000 fb5f 	bl	80065cc <vPortExitCritical>

	return xReturn;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3720      	adds	r7, #32
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	2000086c 	.word	0x2000086c
 8005f1c:	20000880 	.word	0x20000880

08005f20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f24:	4b03      	ldr	r3, [pc, #12]	@ (8005f34 <vTaskMissedYield+0x14>)
 8005f26:	2201      	movs	r2, #1
 8005f28:	601a      	str	r2, [r3, #0]
}
 8005f2a:	bf00      	nop
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	2000087c 	.word	0x2000087c

08005f38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f40:	f000 f852 	bl	8005fe8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f44:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <prvIdleTask+0x28>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d9f9      	bls.n	8005f40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f4c:	4b05      	ldr	r3, [pc, #20]	@ (8005f64 <prvIdleTask+0x2c>)
 8005f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f5c:	e7f0      	b.n	8005f40 <prvIdleTask+0x8>
 8005f5e:	bf00      	nop
 8005f60:	2000076c 	.word	0x2000076c
 8005f64:	e000ed04 	.word	0xe000ed04

08005f68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f6e:	2300      	movs	r3, #0
 8005f70:	607b      	str	r3, [r7, #4]
 8005f72:	e00c      	b.n	8005f8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	4613      	mov	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4a12      	ldr	r2, [pc, #72]	@ (8005fc8 <prvInitialiseTaskLists+0x60>)
 8005f80:	4413      	add	r3, r2
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7fe febd 	bl	8004d02 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	607b      	str	r3, [r7, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2b06      	cmp	r3, #6
 8005f92:	d9ef      	bls.n	8005f74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f94:	480d      	ldr	r0, [pc, #52]	@ (8005fcc <prvInitialiseTaskLists+0x64>)
 8005f96:	f7fe feb4 	bl	8004d02 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f9a:	480d      	ldr	r0, [pc, #52]	@ (8005fd0 <prvInitialiseTaskLists+0x68>)
 8005f9c:	f7fe feb1 	bl	8004d02 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fa0:	480c      	ldr	r0, [pc, #48]	@ (8005fd4 <prvInitialiseTaskLists+0x6c>)
 8005fa2:	f7fe feae 	bl	8004d02 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005fa6:	480c      	ldr	r0, [pc, #48]	@ (8005fd8 <prvInitialiseTaskLists+0x70>)
 8005fa8:	f7fe feab 	bl	8004d02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005fac:	480b      	ldr	r0, [pc, #44]	@ (8005fdc <prvInitialiseTaskLists+0x74>)
 8005fae:	f7fe fea8 	bl	8004d02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe0 <prvInitialiseTaskLists+0x78>)
 8005fb4:	4a05      	ldr	r2, [pc, #20]	@ (8005fcc <prvInitialiseTaskLists+0x64>)
 8005fb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8005fe4 <prvInitialiseTaskLists+0x7c>)
 8005fba:	4a05      	ldr	r2, [pc, #20]	@ (8005fd0 <prvInitialiseTaskLists+0x68>)
 8005fbc:	601a      	str	r2, [r3, #0]
}
 8005fbe:	bf00      	nop
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	2000076c 	.word	0x2000076c
 8005fcc:	200007f8 	.word	0x200007f8
 8005fd0:	2000080c 	.word	0x2000080c
 8005fd4:	20000828 	.word	0x20000828
 8005fd8:	2000083c 	.word	0x2000083c
 8005fdc:	20000854 	.word	0x20000854
 8005fe0:	20000820 	.word	0x20000820
 8005fe4:	20000824 	.word	0x20000824

08005fe8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fee:	e019      	b.n	8006024 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ff0:	f000 faba 	bl	8006568 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ff4:	4b10      	ldr	r3, [pc, #64]	@ (8006038 <prvCheckTasksWaitingTermination+0x50>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4618      	mov	r0, r3
 8006002:	f7fe ff08 	bl	8004e16 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006006:	4b0d      	ldr	r3, [pc, #52]	@ (800603c <prvCheckTasksWaitingTermination+0x54>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3b01      	subs	r3, #1
 800600c:	4a0b      	ldr	r2, [pc, #44]	@ (800603c <prvCheckTasksWaitingTermination+0x54>)
 800600e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006010:	4b0b      	ldr	r3, [pc, #44]	@ (8006040 <prvCheckTasksWaitingTermination+0x58>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3b01      	subs	r3, #1
 8006016:	4a0a      	ldr	r2, [pc, #40]	@ (8006040 <prvCheckTasksWaitingTermination+0x58>)
 8006018:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800601a:	f000 fad7 	bl	80065cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 f810 	bl	8006044 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006024:	4b06      	ldr	r3, [pc, #24]	@ (8006040 <prvCheckTasksWaitingTermination+0x58>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e1      	bne.n	8005ff0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	2000083c 	.word	0x2000083c
 800603c:	20000868 	.word	0x20000868
 8006040:	20000850 	.word	0x20000850

08006044 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	334c      	adds	r3, #76	@ 0x4c
 8006050:	4618      	mov	r0, r3
 8006052:	f000 fff9 	bl	8007048 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800605c:	2b00      	cmp	r3, #0
 800605e:	d108      	bne.n	8006072 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006064:	4618      	mov	r0, r3
 8006066:	f000 fc6f 	bl	8006948 <vPortFree>
				vPortFree( pxTCB );
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fc6c 	bl	8006948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006070:	e019      	b.n	80060a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006078:	2b01      	cmp	r3, #1
 800607a:	d103      	bne.n	8006084 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 fc63 	bl	8006948 <vPortFree>
	}
 8006082:	e010      	b.n	80060a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800608a:	2b02      	cmp	r3, #2
 800608c:	d00b      	beq.n	80060a6 <prvDeleteTCB+0x62>
	__asm volatile
 800608e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	60fb      	str	r3, [r7, #12]
}
 80060a0:	bf00      	nop
 80060a2:	bf00      	nop
 80060a4:	e7fd      	b.n	80060a2 <prvDeleteTCB+0x5e>
	}
 80060a6:	bf00      	nop
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060b6:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <prvResetNextTaskUnblockTime+0x38>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d104      	bne.n	80060ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80060c0:	4b0a      	ldr	r3, [pc, #40]	@ (80060ec <prvResetNextTaskUnblockTime+0x3c>)
 80060c2:	f04f 32ff 	mov.w	r2, #4294967295
 80060c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80060c8:	e008      	b.n	80060dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ca:	4b07      	ldr	r3, [pc, #28]	@ (80060e8 <prvResetNextTaskUnblockTime+0x38>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	4a04      	ldr	r2, [pc, #16]	@ (80060ec <prvResetNextTaskUnblockTime+0x3c>)
 80060da:	6013      	str	r3, [r2, #0]
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr
 80060e8:	20000820 	.word	0x20000820
 80060ec:	20000888 	.word	0x20000888

080060f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80060f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006124 <xTaskGetSchedulerState+0x34>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d102      	bne.n	8006104 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80060fe:	2301      	movs	r3, #1
 8006100:	607b      	str	r3, [r7, #4]
 8006102:	e008      	b.n	8006116 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006104:	4b08      	ldr	r3, [pc, #32]	@ (8006128 <xTaskGetSchedulerState+0x38>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d102      	bne.n	8006112 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800610c:	2302      	movs	r3, #2
 800610e:	607b      	str	r3, [r7, #4]
 8006110:	e001      	b.n	8006116 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006112:	2300      	movs	r3, #0
 8006114:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006116:	687b      	ldr	r3, [r7, #4]
	}
 8006118:	4618      	mov	r0, r3
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	20000874 	.word	0x20000874
 8006128:	20000890 	.word	0x20000890

0800612c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006138:	2300      	movs	r3, #0
 800613a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d070      	beq.n	8006224 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006142:	4b3b      	ldr	r3, [pc, #236]	@ (8006230 <xTaskPriorityDisinherit+0x104>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	429a      	cmp	r2, r3
 800614a:	d00b      	beq.n	8006164 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800614c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	60fb      	str	r3, [r7, #12]
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	e7fd      	b.n	8006160 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	60bb      	str	r3, [r7, #8]
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006188:	1e5a      	subs	r2, r3, #1
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006196:	429a      	cmp	r2, r3
 8006198:	d044      	beq.n	8006224 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d140      	bne.n	8006224 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fe fe35 	bl	8004e16 <uxListRemove>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d115      	bne.n	80061de <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b6:	491f      	ldr	r1, [pc, #124]	@ (8006234 <xTaskPriorityDisinherit+0x108>)
 80061b8:	4613      	mov	r3, r2
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	440b      	add	r3, r1
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <xTaskPriorityDisinherit+0xb2>
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061cc:	2201      	movs	r2, #1
 80061ce:	fa02 f303 	lsl.w	r3, r2, r3
 80061d2:	43da      	mvns	r2, r3
 80061d4:	4b18      	ldr	r3, [pc, #96]	@ (8006238 <xTaskPriorityDisinherit+0x10c>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4013      	ands	r3, r2
 80061da:	4a17      	ldr	r2, [pc, #92]	@ (8006238 <xTaskPriorityDisinherit+0x10c>)
 80061dc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ea:	f1c3 0207 	rsb	r2, r3, #7
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f6:	2201      	movs	r2, #1
 80061f8:	409a      	lsls	r2, r3
 80061fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006238 <xTaskPriorityDisinherit+0x10c>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4313      	orrs	r3, r2
 8006200:	4a0d      	ldr	r2, [pc, #52]	@ (8006238 <xTaskPriorityDisinherit+0x10c>)
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4a08      	ldr	r2, [pc, #32]	@ (8006234 <xTaskPriorityDisinherit+0x108>)
 8006212:	441a      	add	r2, r3
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	3304      	adds	r3, #4
 8006218:	4619      	mov	r1, r3
 800621a:	4610      	mov	r0, r2
 800621c:	f7fe fd9e 	bl	8004d5c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006220:	2301      	movs	r3, #1
 8006222:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006224:	697b      	ldr	r3, [r7, #20]
	}
 8006226:	4618      	mov	r0, r3
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20000768 	.word	0x20000768
 8006234:	2000076c 	.word	0x2000076c
 8006238:	20000870 	.word	0x20000870

0800623c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006246:	4b29      	ldr	r3, [pc, #164]	@ (80062ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800624c:	4b28      	ldr	r3, [pc, #160]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3304      	adds	r3, #4
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe fddf 	bl	8004e16 <uxListRemove>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10b      	bne.n	8006276 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800625e:	4b24      	ldr	r3, [pc, #144]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006264:	2201      	movs	r2, #1
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	43da      	mvns	r2, r3
 800626c:	4b21      	ldr	r3, [pc, #132]	@ (80062f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4013      	ands	r3, r2
 8006272:	4a20      	ldr	r2, [pc, #128]	@ (80062f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006274:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800627c:	d10a      	bne.n	8006294 <prvAddCurrentTaskToDelayedList+0x58>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006284:	4b1a      	ldr	r3, [pc, #104]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3304      	adds	r3, #4
 800628a:	4619      	mov	r1, r3
 800628c:	481a      	ldr	r0, [pc, #104]	@ (80062f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800628e:	f7fe fd65 	bl	8004d5c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006292:	e026      	b.n	80062e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4413      	add	r3, r2
 800629a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800629c:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d209      	bcs.n	80062c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062ac:	4b13      	ldr	r3, [pc, #76]	@ (80062fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	4b0f      	ldr	r3, [pc, #60]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4619      	mov	r1, r3
 80062b8:	4610      	mov	r0, r2
 80062ba:	f7fe fd73 	bl	8004da4 <vListInsert>
}
 80062be:	e010      	b.n	80062e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006300 <prvAddCurrentTaskToDelayedList+0xc4>)
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	4b0a      	ldr	r3, [pc, #40]	@ (80062f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3304      	adds	r3, #4
 80062ca:	4619      	mov	r1, r3
 80062cc:	4610      	mov	r0, r2
 80062ce:	f7fe fd69 	bl	8004da4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <prvAddCurrentTaskToDelayedList+0xc8>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d202      	bcs.n	80062e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80062dc:	4a09      	ldr	r2, [pc, #36]	@ (8006304 <prvAddCurrentTaskToDelayedList+0xc8>)
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	6013      	str	r3, [r2, #0]
}
 80062e2:	bf00      	nop
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	2000086c 	.word	0x2000086c
 80062f0:	20000768 	.word	0x20000768
 80062f4:	20000870 	.word	0x20000870
 80062f8:	20000854 	.word	0x20000854
 80062fc:	20000824 	.word	0x20000824
 8006300:	20000820 	.word	0x20000820
 8006304:	20000888 	.word	0x20000888

08006308 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	3b04      	subs	r3, #4
 8006318:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006320:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	3b04      	subs	r3, #4
 8006326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f023 0201 	bic.w	r2, r3, #1
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3b04      	subs	r3, #4
 8006336:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006338:	4a0c      	ldr	r2, [pc, #48]	@ (800636c <pxPortInitialiseStack+0x64>)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	3b14      	subs	r3, #20
 8006342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	3b04      	subs	r3, #4
 800634e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f06f 0202 	mvn.w	r2, #2
 8006356:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3b20      	subs	r3, #32
 800635c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800635e:	68fb      	ldr	r3, [r7, #12]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3714      	adds	r7, #20
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr
 800636c:	08006371 	.word	0x08006371

08006370 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006376:	2300      	movs	r3, #0
 8006378:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800637a:	4b13      	ldr	r3, [pc, #76]	@ (80063c8 <prvTaskExitError+0x58>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006382:	d00b      	beq.n	800639c <prvTaskExitError+0x2c>
	__asm volatile
 8006384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006388:	f383 8811 	msr	BASEPRI, r3
 800638c:	f3bf 8f6f 	isb	sy
 8006390:	f3bf 8f4f 	dsb	sy
 8006394:	60fb      	str	r3, [r7, #12]
}
 8006396:	bf00      	nop
 8006398:	bf00      	nop
 800639a:	e7fd      	b.n	8006398 <prvTaskExitError+0x28>
	__asm volatile
 800639c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a0:	f383 8811 	msr	BASEPRI, r3
 80063a4:	f3bf 8f6f 	isb	sy
 80063a8:	f3bf 8f4f 	dsb	sy
 80063ac:	60bb      	str	r3, [r7, #8]
}
 80063ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063b0:	bf00      	nop
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d0fc      	beq.n	80063b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	2000000c 	.word	0x2000000c
 80063cc:	00000000 	.word	0x00000000

080063d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80063d0:	4b07      	ldr	r3, [pc, #28]	@ (80063f0 <pxCurrentTCBConst2>)
 80063d2:	6819      	ldr	r1, [r3, #0]
 80063d4:	6808      	ldr	r0, [r1, #0]
 80063d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063da:	f380 8809 	msr	PSP, r0
 80063de:	f3bf 8f6f 	isb	sy
 80063e2:	f04f 0000 	mov.w	r0, #0
 80063e6:	f380 8811 	msr	BASEPRI, r0
 80063ea:	4770      	bx	lr
 80063ec:	f3af 8000 	nop.w

080063f0 <pxCurrentTCBConst2>:
 80063f0:	20000768 	.word	0x20000768
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop

080063f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80063f8:	4808      	ldr	r0, [pc, #32]	@ (800641c <prvPortStartFirstTask+0x24>)
 80063fa:	6800      	ldr	r0, [r0, #0]
 80063fc:	6800      	ldr	r0, [r0, #0]
 80063fe:	f380 8808 	msr	MSP, r0
 8006402:	f04f 0000 	mov.w	r0, #0
 8006406:	f380 8814 	msr	CONTROL, r0
 800640a:	b662      	cpsie	i
 800640c:	b661      	cpsie	f
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	df00      	svc	0
 8006418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800641a:	bf00      	nop
 800641c:	e000ed08 	.word	0xe000ed08

08006420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006426:	4b47      	ldr	r3, [pc, #284]	@ (8006544 <xPortStartScheduler+0x124>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a47      	ldr	r2, [pc, #284]	@ (8006548 <xPortStartScheduler+0x128>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d10b      	bne.n	8006448 <xPortStartScheduler+0x28>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	60fb      	str	r3, [r7, #12]
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006448:	4b3e      	ldr	r3, [pc, #248]	@ (8006544 <xPortStartScheduler+0x124>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a3f      	ldr	r2, [pc, #252]	@ (800654c <xPortStartScheduler+0x12c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d10b      	bne.n	800646a <xPortStartScheduler+0x4a>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	613b      	str	r3, [r7, #16]
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop
 8006468:	e7fd      	b.n	8006466 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800646a:	4b39      	ldr	r3, [pc, #228]	@ (8006550 <xPortStartScheduler+0x130>)
 800646c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	b2db      	uxtb	r3, r3
 8006474:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	22ff      	movs	r2, #255	@ 0xff
 800647a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	b2db      	uxtb	r3, r3
 8006482:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006484:	78fb      	ldrb	r3, [r7, #3]
 8006486:	b2db      	uxtb	r3, r3
 8006488:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800648c:	b2da      	uxtb	r2, r3
 800648e:	4b31      	ldr	r3, [pc, #196]	@ (8006554 <xPortStartScheduler+0x134>)
 8006490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006492:	4b31      	ldr	r3, [pc, #196]	@ (8006558 <xPortStartScheduler+0x138>)
 8006494:	2207      	movs	r2, #7
 8006496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006498:	e009      	b.n	80064ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800649a:	4b2f      	ldr	r3, [pc, #188]	@ (8006558 <xPortStartScheduler+0x138>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3b01      	subs	r3, #1
 80064a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006558 <xPortStartScheduler+0x138>)
 80064a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80064a4:	78fb      	ldrb	r3, [r7, #3]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064ae:	78fb      	ldrb	r3, [r7, #3]
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064b6:	2b80      	cmp	r3, #128	@ 0x80
 80064b8:	d0ef      	beq.n	800649a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80064ba:	4b27      	ldr	r3, [pc, #156]	@ (8006558 <xPortStartScheduler+0x138>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f1c3 0307 	rsb	r3, r3, #7
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d00b      	beq.n	80064de <xPortStartScheduler+0xbe>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ca:	f383 8811 	msr	BASEPRI, r3
 80064ce:	f3bf 8f6f 	isb	sy
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	60bb      	str	r3, [r7, #8]
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	e7fd      	b.n	80064da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064de:	4b1e      	ldr	r3, [pc, #120]	@ (8006558 <xPortStartScheduler+0x138>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	021b      	lsls	r3, r3, #8
 80064e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006558 <xPortStartScheduler+0x138>)
 80064e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006558 <xPortStartScheduler+0x138>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064f0:	4a19      	ldr	r2, [pc, #100]	@ (8006558 <xPortStartScheduler+0x138>)
 80064f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064fc:	4b17      	ldr	r3, [pc, #92]	@ (800655c <xPortStartScheduler+0x13c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a16      	ldr	r2, [pc, #88]	@ (800655c <xPortStartScheduler+0x13c>)
 8006502:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006506:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006508:	4b14      	ldr	r3, [pc, #80]	@ (800655c <xPortStartScheduler+0x13c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a13      	ldr	r2, [pc, #76]	@ (800655c <xPortStartScheduler+0x13c>)
 800650e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006512:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006514:	f000 f8da 	bl	80066cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006518:	4b11      	ldr	r3, [pc, #68]	@ (8006560 <xPortStartScheduler+0x140>)
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800651e:	f000 f8f9 	bl	8006714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006522:	4b10      	ldr	r3, [pc, #64]	@ (8006564 <xPortStartScheduler+0x144>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a0f      	ldr	r2, [pc, #60]	@ (8006564 <xPortStartScheduler+0x144>)
 8006528:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800652c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800652e:	f7ff ff63 	bl	80063f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006532:	f7ff fb8d 	bl	8005c50 <vTaskSwitchContext>
	prvTaskExitError();
 8006536:	f7ff ff1b 	bl	8006370 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3718      	adds	r7, #24
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	e000ed00 	.word	0xe000ed00
 8006548:	410fc271 	.word	0x410fc271
 800654c:	410fc270 	.word	0x410fc270
 8006550:	e000e400 	.word	0xe000e400
 8006554:	20000894 	.word	0x20000894
 8006558:	20000898 	.word	0x20000898
 800655c:	e000ed20 	.word	0xe000ed20
 8006560:	2000000c 	.word	0x2000000c
 8006564:	e000ef34 	.word	0xe000ef34

08006568 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	607b      	str	r3, [r7, #4]
}
 8006580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006582:	4b10      	ldr	r3, [pc, #64]	@ (80065c4 <vPortEnterCritical+0x5c>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	3301      	adds	r3, #1
 8006588:	4a0e      	ldr	r2, [pc, #56]	@ (80065c4 <vPortEnterCritical+0x5c>)
 800658a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800658c:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <vPortEnterCritical+0x5c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d110      	bne.n	80065b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006594:	4b0c      	ldr	r3, [pc, #48]	@ (80065c8 <vPortEnterCritical+0x60>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00b      	beq.n	80065b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800659e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a2:	f383 8811 	msr	BASEPRI, r3
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	603b      	str	r3, [r7, #0]
}
 80065b0:	bf00      	nop
 80065b2:	bf00      	nop
 80065b4:	e7fd      	b.n	80065b2 <vPortEnterCritical+0x4a>
	}
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	2000000c 	.word	0x2000000c
 80065c8:	e000ed04 	.word	0xe000ed04

080065cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80065d2:	4b12      	ldr	r3, [pc, #72]	@ (800661c <vPortExitCritical+0x50>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10b      	bne.n	80065f2 <vPortExitCritical+0x26>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	607b      	str	r3, [r7, #4]
}
 80065ec:	bf00      	nop
 80065ee:	bf00      	nop
 80065f0:	e7fd      	b.n	80065ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80065f2:	4b0a      	ldr	r3, [pc, #40]	@ (800661c <vPortExitCritical+0x50>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	4a08      	ldr	r2, [pc, #32]	@ (800661c <vPortExitCritical+0x50>)
 80065fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80065fc:	4b07      	ldr	r3, [pc, #28]	@ (800661c <vPortExitCritical+0x50>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d105      	bne.n	8006610 <vPortExitCritical+0x44>
 8006604:	2300      	movs	r3, #0
 8006606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	f383 8811 	msr	BASEPRI, r3
}
 800660e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	2000000c 	.word	0x2000000c

08006620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006620:	f3ef 8009 	mrs	r0, PSP
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	4b15      	ldr	r3, [pc, #84]	@ (8006680 <pxCurrentTCBConst>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	f01e 0f10 	tst.w	lr, #16
 8006630:	bf08      	it	eq
 8006632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663a:	6010      	str	r0, [r2, #0]
 800663c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006640:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006644:	f380 8811 	msr	BASEPRI, r0
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	f3bf 8f6f 	isb	sy
 8006650:	f7ff fafe 	bl	8005c50 <vTaskSwitchContext>
 8006654:	f04f 0000 	mov.w	r0, #0
 8006658:	f380 8811 	msr	BASEPRI, r0
 800665c:	bc09      	pop	{r0, r3}
 800665e:	6819      	ldr	r1, [r3, #0]
 8006660:	6808      	ldr	r0, [r1, #0]
 8006662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006666:	f01e 0f10 	tst.w	lr, #16
 800666a:	bf08      	it	eq
 800666c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006670:	f380 8809 	msr	PSP, r0
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	f3af 8000 	nop.w

08006680 <pxCurrentTCBConst>:
 8006680:	20000768 	.word	0x20000768
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop

08006688 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	607b      	str	r3, [r7, #4]
}
 80066a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80066a2:	f7ff fa1b 	bl	8005adc <xTaskIncrementTick>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d003      	beq.n	80066b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80066ac:	4b06      	ldr	r3, [pc, #24]	@ (80066c8 <SysTick_Handler+0x40>)
 80066ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066b2:	601a      	str	r2, [r3, #0]
 80066b4:	2300      	movs	r3, #0
 80066b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	f383 8811 	msr	BASEPRI, r3
}
 80066be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80066c0:	bf00      	nop
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	e000ed04 	.word	0xe000ed04

080066cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80066d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006700 <vPortSetupTimerInterrupt+0x34>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80066d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006704 <vPortSetupTimerInterrupt+0x38>)
 80066d8:	2200      	movs	r2, #0
 80066da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80066dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006708 <vPortSetupTimerInterrupt+0x3c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a0a      	ldr	r2, [pc, #40]	@ (800670c <vPortSetupTimerInterrupt+0x40>)
 80066e2:	fba2 2303 	umull	r2, r3, r2, r3
 80066e6:	099b      	lsrs	r3, r3, #6
 80066e8:	4a09      	ldr	r2, [pc, #36]	@ (8006710 <vPortSetupTimerInterrupt+0x44>)
 80066ea:	3b01      	subs	r3, #1
 80066ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80066ee:	4b04      	ldr	r3, [pc, #16]	@ (8006700 <vPortSetupTimerInterrupt+0x34>)
 80066f0:	2207      	movs	r2, #7
 80066f2:	601a      	str	r2, [r3, #0]
}
 80066f4:	bf00      	nop
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	e000e010 	.word	0xe000e010
 8006704:	e000e018 	.word	0xe000e018
 8006708:	20000000 	.word	0x20000000
 800670c:	10624dd3 	.word	0x10624dd3
 8006710:	e000e014 	.word	0xe000e014

08006714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006714:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006724 <vPortEnableVFP+0x10>
 8006718:	6801      	ldr	r1, [r0, #0]
 800671a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800671e:	6001      	str	r1, [r0, #0]
 8006720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006722:	bf00      	nop
 8006724:	e000ed88 	.word	0xe000ed88

08006728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800672e:	f3ef 8305 	mrs	r3, IPSR
 8006732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2b0f      	cmp	r3, #15
 8006738:	d915      	bls.n	8006766 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800673a:	4a18      	ldr	r2, [pc, #96]	@ (800679c <vPortValidateInterruptPriority+0x74>)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4413      	add	r3, r2
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006744:	4b16      	ldr	r3, [pc, #88]	@ (80067a0 <vPortValidateInterruptPriority+0x78>)
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	7afa      	ldrb	r2, [r7, #11]
 800674a:	429a      	cmp	r2, r3
 800674c:	d20b      	bcs.n	8006766 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800674e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	607b      	str	r3, [r7, #4]
}
 8006760:	bf00      	nop
 8006762:	bf00      	nop
 8006764:	e7fd      	b.n	8006762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006766:	4b0f      	ldr	r3, [pc, #60]	@ (80067a4 <vPortValidateInterruptPriority+0x7c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800676e:	4b0e      	ldr	r3, [pc, #56]	@ (80067a8 <vPortValidateInterruptPriority+0x80>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	429a      	cmp	r2, r3
 8006774:	d90b      	bls.n	800678e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677a:	f383 8811 	msr	BASEPRI, r3
 800677e:	f3bf 8f6f 	isb	sy
 8006782:	f3bf 8f4f 	dsb	sy
 8006786:	603b      	str	r3, [r7, #0]
}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	e7fd      	b.n	800678a <vPortValidateInterruptPriority+0x62>
	}
 800678e:	bf00      	nop
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	e000e3f0 	.word	0xe000e3f0
 80067a0:	20000894 	.word	0x20000894
 80067a4:	e000ed0c 	.word	0xe000ed0c
 80067a8:	20000898 	.word	0x20000898

080067ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b08a      	sub	sp, #40	@ 0x28
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80067b4:	2300      	movs	r3, #0
 80067b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80067b8:	f7ff f8e4 	bl	8005984 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80067bc:	4b5c      	ldr	r3, [pc, #368]	@ (8006930 <pvPortMalloc+0x184>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d101      	bne.n	80067c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80067c4:	f000 f924 	bl	8006a10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80067c8:	4b5a      	ldr	r3, [pc, #360]	@ (8006934 <pvPortMalloc+0x188>)
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4013      	ands	r3, r2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f040 8095 	bne.w	8006900 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01e      	beq.n	800681a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80067dc:	2208      	movs	r2, #8
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d015      	beq.n	800681a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f023 0307 	bic.w	r3, r3, #7
 80067f4:	3308      	adds	r3, #8
 80067f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00b      	beq.n	800681a <pvPortMalloc+0x6e>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	617b      	str	r3, [r7, #20]
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop
 8006818:	e7fd      	b.n	8006816 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d06f      	beq.n	8006900 <pvPortMalloc+0x154>
 8006820:	4b45      	ldr	r3, [pc, #276]	@ (8006938 <pvPortMalloc+0x18c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	429a      	cmp	r2, r3
 8006828:	d86a      	bhi.n	8006900 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800682a:	4b44      	ldr	r3, [pc, #272]	@ (800693c <pvPortMalloc+0x190>)
 800682c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800682e:	4b43      	ldr	r3, [pc, #268]	@ (800693c <pvPortMalloc+0x190>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006834:	e004      	b.n	8006840 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006838:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	429a      	cmp	r2, r3
 8006848:	d903      	bls.n	8006852 <pvPortMalloc+0xa6>
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f1      	bne.n	8006836 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006852:	4b37      	ldr	r3, [pc, #220]	@ (8006930 <pvPortMalloc+0x184>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006858:	429a      	cmp	r2, r3
 800685a:	d051      	beq.n	8006900 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2208      	movs	r2, #8
 8006862:	4413      	add	r3, r2
 8006864:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	1ad2      	subs	r2, r2, r3
 8006876:	2308      	movs	r3, #8
 8006878:	005b      	lsls	r3, r3, #1
 800687a:	429a      	cmp	r2, r3
 800687c:	d920      	bls.n	80068c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800687e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4413      	add	r3, r2
 8006884:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f003 0307 	and.w	r3, r3, #7
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00b      	beq.n	80068a8 <pvPortMalloc+0xfc>
	__asm volatile
 8006890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	613b      	str	r3, [r7, #16]
}
 80068a2:	bf00      	nop
 80068a4:	bf00      	nop
 80068a6:	e7fd      	b.n	80068a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80068a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	1ad2      	subs	r2, r2, r3
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80068ba:	69b8      	ldr	r0, [r7, #24]
 80068bc:	f000 f90a 	bl	8006ad4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80068c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006938 <pvPortMalloc+0x18c>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006938 <pvPortMalloc+0x18c>)
 80068cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80068ce:	4b1a      	ldr	r3, [pc, #104]	@ (8006938 <pvPortMalloc+0x18c>)
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006940 <pvPortMalloc+0x194>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d203      	bcs.n	80068e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80068da:	4b17      	ldr	r3, [pc, #92]	@ (8006938 <pvPortMalloc+0x18c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <pvPortMalloc+0x194>)
 80068e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	4b13      	ldr	r3, [pc, #76]	@ (8006934 <pvPortMalloc+0x188>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	2200      	movs	r2, #0
 80068f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80068f6:	4b13      	ldr	r3, [pc, #76]	@ (8006944 <pvPortMalloc+0x198>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3301      	adds	r3, #1
 80068fc:	4a11      	ldr	r2, [pc, #68]	@ (8006944 <pvPortMalloc+0x198>)
 80068fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006900:	f7ff f84e 	bl	80059a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <pvPortMalloc+0x17a>
	__asm volatile
 800690e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006912:	f383 8811 	msr	BASEPRI, r3
 8006916:	f3bf 8f6f 	isb	sy
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	60fb      	str	r3, [r7, #12]
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	e7fd      	b.n	8006922 <pvPortMalloc+0x176>
	return pvReturn;
 8006926:	69fb      	ldr	r3, [r7, #28]
}
 8006928:	4618      	mov	r0, r3
 800692a:	3728      	adds	r7, #40	@ 0x28
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	2000145c 	.word	0x2000145c
 8006934:	20001470 	.word	0x20001470
 8006938:	20001460 	.word	0x20001460
 800693c:	20001454 	.word	0x20001454
 8006940:	20001464 	.word	0x20001464
 8006944:	20001468 	.word	0x20001468

08006948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d04f      	beq.n	80069fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800695a:	2308      	movs	r3, #8
 800695c:	425b      	negs	r3, r3
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4413      	add	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	685a      	ldr	r2, [r3, #4]
 800696c:	4b25      	ldr	r3, [pc, #148]	@ (8006a04 <vPortFree+0xbc>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4013      	ands	r3, r2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <vPortFree+0x46>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	60fb      	str	r3, [r7, #12]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <vPortFree+0x66>
	__asm volatile
 8006996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699a:	f383 8811 	msr	BASEPRI, r3
 800699e:	f3bf 8f6f 	isb	sy
 80069a2:	f3bf 8f4f 	dsb	sy
 80069a6:	60bb      	str	r3, [r7, #8]
}
 80069a8:	bf00      	nop
 80069aa:	bf00      	nop
 80069ac:	e7fd      	b.n	80069aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	4b14      	ldr	r3, [pc, #80]	@ (8006a04 <vPortFree+0xbc>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4013      	ands	r3, r2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01e      	beq.n	80069fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d11a      	bne.n	80069fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006a04 <vPortFree+0xbc>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	43db      	mvns	r3, r3
 80069ce:	401a      	ands	r2, r3
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80069d4:	f7fe ffd6 	bl	8005984 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a08 <vPortFree+0xc0>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4413      	add	r3, r2
 80069e2:	4a09      	ldr	r2, [pc, #36]	@ (8006a08 <vPortFree+0xc0>)
 80069e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80069e6:	6938      	ldr	r0, [r7, #16]
 80069e8:	f000 f874 	bl	8006ad4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80069ec:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <vPortFree+0xc4>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3301      	adds	r3, #1
 80069f2:	4a06      	ldr	r2, [pc, #24]	@ (8006a0c <vPortFree+0xc4>)
 80069f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80069f6:	f7fe ffd3 	bl	80059a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80069fa:	bf00      	nop
 80069fc:	3718      	adds	r7, #24
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	20001470 	.word	0x20001470
 8006a08:	20001460 	.word	0x20001460
 8006a0c:	2000146c 	.word	0x2000146c

08006a10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a16:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006a1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a1c:	4b27      	ldr	r3, [pc, #156]	@ (8006abc <prvHeapInit+0xac>)
 8006a1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00c      	beq.n	8006a44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	3307      	adds	r3, #7
 8006a2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 0307 	bic.w	r3, r3, #7
 8006a36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <prvHeapInit+0xac>)
 8006a40:	4413      	add	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <prvHeapInit+0xb0>)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ac0 <prvHeapInit+0xb0>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	4413      	add	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	1a9b      	subs	r3, r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0307 	bic.w	r3, r3, #7
 8006a6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006a72:	4b14      	ldr	r3, [pc, #80]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2200      	movs	r2, #0
 8006a78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006a7a:	4b12      	ldr	r3, [pc, #72]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	1ad2      	subs	r2, r2, r3
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006a90:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006ac8 <prvHeapInit+0xb8>)
 8006a9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	4a09      	ldr	r2, [pc, #36]	@ (8006acc <prvHeapInit+0xbc>)
 8006aa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006aa8:	4b09      	ldr	r3, [pc, #36]	@ (8006ad0 <prvHeapInit+0xc0>)
 8006aaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006aae:	601a      	str	r2, [r3, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	2000089c 	.word	0x2000089c
 8006ac0:	20001454 	.word	0x20001454
 8006ac4:	2000145c 	.word	0x2000145c
 8006ac8:	20001464 	.word	0x20001464
 8006acc:	20001460 	.word	0x20001460
 8006ad0:	20001470 	.word	0x20001470

08006ad4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006adc:	4b28      	ldr	r3, [pc, #160]	@ (8006b80 <prvInsertBlockIntoFreeList+0xac>)
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	e002      	b.n	8006ae8 <prvInsertBlockIntoFreeList+0x14>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d8f7      	bhi.n	8006ae2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	4413      	add	r3, r2
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d108      	bne.n	8006b16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	441a      	add	r2, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	441a      	add	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d118      	bne.n	8006b5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	4b15      	ldr	r3, [pc, #84]	@ (8006b84 <prvInsertBlockIntoFreeList+0xb0>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d00d      	beq.n	8006b52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	441a      	add	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	e008      	b.n	8006b64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b52:	4b0c      	ldr	r3, [pc, #48]	@ (8006b84 <prvInsertBlockIntoFreeList+0xb0>)
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	e003      	b.n	8006b64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d002      	beq.n	8006b72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b72:	bf00      	nop
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	20001454 	.word	0x20001454
 8006b84:	2000145c 	.word	0x2000145c

08006b88 <std>:
 8006b88:	2300      	movs	r3, #0
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	4604      	mov	r4, r0
 8006b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b96:	6083      	str	r3, [r0, #8]
 8006b98:	8181      	strh	r1, [r0, #12]
 8006b9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b9c:	81c2      	strh	r2, [r0, #14]
 8006b9e:	6183      	str	r3, [r0, #24]
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	2208      	movs	r2, #8
 8006ba4:	305c      	adds	r0, #92	@ 0x5c
 8006ba6:	f000 fa37 	bl	8007018 <memset>
 8006baa:	4b0d      	ldr	r3, [pc, #52]	@ (8006be0 <std+0x58>)
 8006bac:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bae:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <std+0x5c>)
 8006bb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006be8 <std+0x60>)
 8006bb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006bec <std+0x64>)
 8006bb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006bba:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf0 <std+0x68>)
 8006bbc:	6224      	str	r4, [r4, #32]
 8006bbe:	429c      	cmp	r4, r3
 8006bc0:	d006      	beq.n	8006bd0 <std+0x48>
 8006bc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bc6:	4294      	cmp	r4, r2
 8006bc8:	d002      	beq.n	8006bd0 <std+0x48>
 8006bca:	33d0      	adds	r3, #208	@ 0xd0
 8006bcc:	429c      	cmp	r4, r3
 8006bce:	d105      	bne.n	8006bdc <std+0x54>
 8006bd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bd8:	f000 baf4 	b.w	80071c4 <__retarget_lock_init_recursive>
 8006bdc:	bd10      	pop	{r4, pc}
 8006bde:	bf00      	nop
 8006be0:	08006e69 	.word	0x08006e69
 8006be4:	08006e8b 	.word	0x08006e8b
 8006be8:	08006ec3 	.word	0x08006ec3
 8006bec:	08006ee7 	.word	0x08006ee7
 8006bf0:	20001474 	.word	0x20001474

08006bf4 <stdio_exit_handler>:
 8006bf4:	4a02      	ldr	r2, [pc, #8]	@ (8006c00 <stdio_exit_handler+0xc>)
 8006bf6:	4903      	ldr	r1, [pc, #12]	@ (8006c04 <stdio_exit_handler+0x10>)
 8006bf8:	4803      	ldr	r0, [pc, #12]	@ (8006c08 <stdio_exit_handler+0x14>)
 8006bfa:	f000 b869 	b.w	8006cd0 <_fwalk_sglue>
 8006bfe:	bf00      	nop
 8006c00:	20000010 	.word	0x20000010
 8006c04:	08007d2d 	.word	0x08007d2d
 8006c08:	20000020 	.word	0x20000020

08006c0c <cleanup_stdio>:
 8006c0c:	6841      	ldr	r1, [r0, #4]
 8006c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c40 <cleanup_stdio+0x34>)
 8006c10:	4299      	cmp	r1, r3
 8006c12:	b510      	push	{r4, lr}
 8006c14:	4604      	mov	r4, r0
 8006c16:	d001      	beq.n	8006c1c <cleanup_stdio+0x10>
 8006c18:	f001 f888 	bl	8007d2c <_fflush_r>
 8006c1c:	68a1      	ldr	r1, [r4, #8]
 8006c1e:	4b09      	ldr	r3, [pc, #36]	@ (8006c44 <cleanup_stdio+0x38>)
 8006c20:	4299      	cmp	r1, r3
 8006c22:	d002      	beq.n	8006c2a <cleanup_stdio+0x1e>
 8006c24:	4620      	mov	r0, r4
 8006c26:	f001 f881 	bl	8007d2c <_fflush_r>
 8006c2a:	68e1      	ldr	r1, [r4, #12]
 8006c2c:	4b06      	ldr	r3, [pc, #24]	@ (8006c48 <cleanup_stdio+0x3c>)
 8006c2e:	4299      	cmp	r1, r3
 8006c30:	d004      	beq.n	8006c3c <cleanup_stdio+0x30>
 8006c32:	4620      	mov	r0, r4
 8006c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c38:	f001 b878 	b.w	8007d2c <_fflush_r>
 8006c3c:	bd10      	pop	{r4, pc}
 8006c3e:	bf00      	nop
 8006c40:	20001474 	.word	0x20001474
 8006c44:	200014dc 	.word	0x200014dc
 8006c48:	20001544 	.word	0x20001544

08006c4c <global_stdio_init.part.0>:
 8006c4c:	b510      	push	{r4, lr}
 8006c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c7c <global_stdio_init.part.0+0x30>)
 8006c50:	4c0b      	ldr	r4, [pc, #44]	@ (8006c80 <global_stdio_init.part.0+0x34>)
 8006c52:	4a0c      	ldr	r2, [pc, #48]	@ (8006c84 <global_stdio_init.part.0+0x38>)
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	4620      	mov	r0, r4
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2104      	movs	r1, #4
 8006c5c:	f7ff ff94 	bl	8006b88 <std>
 8006c60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c64:	2201      	movs	r2, #1
 8006c66:	2109      	movs	r1, #9
 8006c68:	f7ff ff8e 	bl	8006b88 <std>
 8006c6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c70:	2202      	movs	r2, #2
 8006c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c76:	2112      	movs	r1, #18
 8006c78:	f7ff bf86 	b.w	8006b88 <std>
 8006c7c:	200015ac 	.word	0x200015ac
 8006c80:	20001474 	.word	0x20001474
 8006c84:	08006bf5 	.word	0x08006bf5

08006c88 <__sfp_lock_acquire>:
 8006c88:	4801      	ldr	r0, [pc, #4]	@ (8006c90 <__sfp_lock_acquire+0x8>)
 8006c8a:	f000 ba9c 	b.w	80071c6 <__retarget_lock_acquire_recursive>
 8006c8e:	bf00      	nop
 8006c90:	200015b5 	.word	0x200015b5

08006c94 <__sfp_lock_release>:
 8006c94:	4801      	ldr	r0, [pc, #4]	@ (8006c9c <__sfp_lock_release+0x8>)
 8006c96:	f000 ba97 	b.w	80071c8 <__retarget_lock_release_recursive>
 8006c9a:	bf00      	nop
 8006c9c:	200015b5 	.word	0x200015b5

08006ca0 <__sinit>:
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	f7ff fff0 	bl	8006c88 <__sfp_lock_acquire>
 8006ca8:	6a23      	ldr	r3, [r4, #32]
 8006caa:	b11b      	cbz	r3, 8006cb4 <__sinit+0x14>
 8006cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb0:	f7ff bff0 	b.w	8006c94 <__sfp_lock_release>
 8006cb4:	4b04      	ldr	r3, [pc, #16]	@ (8006cc8 <__sinit+0x28>)
 8006cb6:	6223      	str	r3, [r4, #32]
 8006cb8:	4b04      	ldr	r3, [pc, #16]	@ (8006ccc <__sinit+0x2c>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1f5      	bne.n	8006cac <__sinit+0xc>
 8006cc0:	f7ff ffc4 	bl	8006c4c <global_stdio_init.part.0>
 8006cc4:	e7f2      	b.n	8006cac <__sinit+0xc>
 8006cc6:	bf00      	nop
 8006cc8:	08006c0d 	.word	0x08006c0d
 8006ccc:	200015ac 	.word	0x200015ac

08006cd0 <_fwalk_sglue>:
 8006cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cd4:	4607      	mov	r7, r0
 8006cd6:	4688      	mov	r8, r1
 8006cd8:	4614      	mov	r4, r2
 8006cda:	2600      	movs	r6, #0
 8006cdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ce0:	f1b9 0901 	subs.w	r9, r9, #1
 8006ce4:	d505      	bpl.n	8006cf2 <_fwalk_sglue+0x22>
 8006ce6:	6824      	ldr	r4, [r4, #0]
 8006ce8:	2c00      	cmp	r4, #0
 8006cea:	d1f7      	bne.n	8006cdc <_fwalk_sglue+0xc>
 8006cec:	4630      	mov	r0, r6
 8006cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cf2:	89ab      	ldrh	r3, [r5, #12]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d907      	bls.n	8006d08 <_fwalk_sglue+0x38>
 8006cf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	d003      	beq.n	8006d08 <_fwalk_sglue+0x38>
 8006d00:	4629      	mov	r1, r5
 8006d02:	4638      	mov	r0, r7
 8006d04:	47c0      	blx	r8
 8006d06:	4306      	orrs	r6, r0
 8006d08:	3568      	adds	r5, #104	@ 0x68
 8006d0a:	e7e9      	b.n	8006ce0 <_fwalk_sglue+0x10>

08006d0c <iprintf>:
 8006d0c:	b40f      	push	{r0, r1, r2, r3}
 8006d0e:	b507      	push	{r0, r1, r2, lr}
 8006d10:	4906      	ldr	r1, [pc, #24]	@ (8006d2c <iprintf+0x20>)
 8006d12:	ab04      	add	r3, sp, #16
 8006d14:	6808      	ldr	r0, [r1, #0]
 8006d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d1a:	6881      	ldr	r1, [r0, #8]
 8006d1c:	9301      	str	r3, [sp, #4]
 8006d1e:	f000 fcdd 	bl	80076dc <_vfiprintf_r>
 8006d22:	b003      	add	sp, #12
 8006d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d28:	b004      	add	sp, #16
 8006d2a:	4770      	bx	lr
 8006d2c:	2000001c 	.word	0x2000001c

08006d30 <putchar>:
 8006d30:	4b02      	ldr	r3, [pc, #8]	@ (8006d3c <putchar+0xc>)
 8006d32:	4601      	mov	r1, r0
 8006d34:	6818      	ldr	r0, [r3, #0]
 8006d36:	6882      	ldr	r2, [r0, #8]
 8006d38:	f001 b882 	b.w	8007e40 <_putc_r>
 8006d3c:	2000001c 	.word	0x2000001c

08006d40 <_puts_r>:
 8006d40:	6a03      	ldr	r3, [r0, #32]
 8006d42:	b570      	push	{r4, r5, r6, lr}
 8006d44:	6884      	ldr	r4, [r0, #8]
 8006d46:	4605      	mov	r5, r0
 8006d48:	460e      	mov	r6, r1
 8006d4a:	b90b      	cbnz	r3, 8006d50 <_puts_r+0x10>
 8006d4c:	f7ff ffa8 	bl	8006ca0 <__sinit>
 8006d50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d52:	07db      	lsls	r3, r3, #31
 8006d54:	d405      	bmi.n	8006d62 <_puts_r+0x22>
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	0598      	lsls	r0, r3, #22
 8006d5a:	d402      	bmi.n	8006d62 <_puts_r+0x22>
 8006d5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d5e:	f000 fa32 	bl	80071c6 <__retarget_lock_acquire_recursive>
 8006d62:	89a3      	ldrh	r3, [r4, #12]
 8006d64:	0719      	lsls	r1, r3, #28
 8006d66:	d502      	bpl.n	8006d6e <_puts_r+0x2e>
 8006d68:	6923      	ldr	r3, [r4, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d135      	bne.n	8006dda <_puts_r+0x9a>
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f8fb 	bl	8006f6c <__swsetup_r>
 8006d76:	b380      	cbz	r0, 8006dda <_puts_r+0x9a>
 8006d78:	f04f 35ff 	mov.w	r5, #4294967295
 8006d7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d7e:	07da      	lsls	r2, r3, #31
 8006d80:	d405      	bmi.n	8006d8e <_puts_r+0x4e>
 8006d82:	89a3      	ldrh	r3, [r4, #12]
 8006d84:	059b      	lsls	r3, r3, #22
 8006d86:	d402      	bmi.n	8006d8e <_puts_r+0x4e>
 8006d88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d8a:	f000 fa1d 	bl	80071c8 <__retarget_lock_release_recursive>
 8006d8e:	4628      	mov	r0, r5
 8006d90:	bd70      	pop	{r4, r5, r6, pc}
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	da04      	bge.n	8006da0 <_puts_r+0x60>
 8006d96:	69a2      	ldr	r2, [r4, #24]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	dc17      	bgt.n	8006dcc <_puts_r+0x8c>
 8006d9c:	290a      	cmp	r1, #10
 8006d9e:	d015      	beq.n	8006dcc <_puts_r+0x8c>
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	1c5a      	adds	r2, r3, #1
 8006da4:	6022      	str	r2, [r4, #0]
 8006da6:	7019      	strb	r1, [r3, #0]
 8006da8:	68a3      	ldr	r3, [r4, #8]
 8006daa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006dae:	3b01      	subs	r3, #1
 8006db0:	60a3      	str	r3, [r4, #8]
 8006db2:	2900      	cmp	r1, #0
 8006db4:	d1ed      	bne.n	8006d92 <_puts_r+0x52>
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	da11      	bge.n	8006dde <_puts_r+0x9e>
 8006dba:	4622      	mov	r2, r4
 8006dbc:	210a      	movs	r1, #10
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f895 	bl	8006eee <__swbuf_r>
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d0d7      	beq.n	8006d78 <_puts_r+0x38>
 8006dc8:	250a      	movs	r5, #10
 8006dca:	e7d7      	b.n	8006d7c <_puts_r+0x3c>
 8006dcc:	4622      	mov	r2, r4
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 f88d 	bl	8006eee <__swbuf_r>
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d1e7      	bne.n	8006da8 <_puts_r+0x68>
 8006dd8:	e7ce      	b.n	8006d78 <_puts_r+0x38>
 8006dda:	3e01      	subs	r6, #1
 8006ddc:	e7e4      	b.n	8006da8 <_puts_r+0x68>
 8006dde:	6823      	ldr	r3, [r4, #0]
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	6022      	str	r2, [r4, #0]
 8006de4:	220a      	movs	r2, #10
 8006de6:	701a      	strb	r2, [r3, #0]
 8006de8:	e7ee      	b.n	8006dc8 <_puts_r+0x88>
	...

08006dec <puts>:
 8006dec:	4b02      	ldr	r3, [pc, #8]	@ (8006df8 <puts+0xc>)
 8006dee:	4601      	mov	r1, r0
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	f7ff bfa5 	b.w	8006d40 <_puts_r>
 8006df6:	bf00      	nop
 8006df8:	2000001c 	.word	0x2000001c

08006dfc <sniprintf>:
 8006dfc:	b40c      	push	{r2, r3}
 8006dfe:	b530      	push	{r4, r5, lr}
 8006e00:	4b18      	ldr	r3, [pc, #96]	@ (8006e64 <sniprintf+0x68>)
 8006e02:	1e0c      	subs	r4, r1, #0
 8006e04:	681d      	ldr	r5, [r3, #0]
 8006e06:	b09d      	sub	sp, #116	@ 0x74
 8006e08:	da08      	bge.n	8006e1c <sniprintf+0x20>
 8006e0a:	238b      	movs	r3, #139	@ 0x8b
 8006e0c:	602b      	str	r3, [r5, #0]
 8006e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e12:	b01d      	add	sp, #116	@ 0x74
 8006e14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e18:	b002      	add	sp, #8
 8006e1a:	4770      	bx	lr
 8006e1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e20:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e24:	f04f 0300 	mov.w	r3, #0
 8006e28:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e2a:	bf14      	ite	ne
 8006e2c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e30:	4623      	moveq	r3, r4
 8006e32:	9304      	str	r3, [sp, #16]
 8006e34:	9307      	str	r3, [sp, #28]
 8006e36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e3a:	9002      	str	r0, [sp, #8]
 8006e3c:	9006      	str	r0, [sp, #24]
 8006e3e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e44:	ab21      	add	r3, sp, #132	@ 0x84
 8006e46:	a902      	add	r1, sp, #8
 8006e48:	4628      	mov	r0, r5
 8006e4a:	9301      	str	r3, [sp, #4]
 8006e4c:	f000 fb20 	bl	8007490 <_svfiprintf_r>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	bfbc      	itt	lt
 8006e54:	238b      	movlt	r3, #139	@ 0x8b
 8006e56:	602b      	strlt	r3, [r5, #0]
 8006e58:	2c00      	cmp	r4, #0
 8006e5a:	d0da      	beq.n	8006e12 <sniprintf+0x16>
 8006e5c:	9b02      	ldr	r3, [sp, #8]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	701a      	strb	r2, [r3, #0]
 8006e62:	e7d6      	b.n	8006e12 <sniprintf+0x16>
 8006e64:	2000001c 	.word	0x2000001c

08006e68 <__sread>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e70:	f000 f95a 	bl	8007128 <_read_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	bfab      	itete	ge
 8006e78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006e7c:	181b      	addge	r3, r3, r0
 8006e7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e82:	bfac      	ite	ge
 8006e84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e86:	81a3      	strhlt	r3, [r4, #12]
 8006e88:	bd10      	pop	{r4, pc}

08006e8a <__swrite>:
 8006e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8e:	461f      	mov	r7, r3
 8006e90:	898b      	ldrh	r3, [r1, #12]
 8006e92:	05db      	lsls	r3, r3, #23
 8006e94:	4605      	mov	r5, r0
 8006e96:	460c      	mov	r4, r1
 8006e98:	4616      	mov	r6, r2
 8006e9a:	d505      	bpl.n	8006ea8 <__swrite+0x1e>
 8006e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f000 f92e 	bl	8007104 <_lseek_r>
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	4632      	mov	r2, r6
 8006eb6:	463b      	mov	r3, r7
 8006eb8:	4628      	mov	r0, r5
 8006eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ebe:	f000 b945 	b.w	800714c <_write_r>

08006ec2 <__sseek>:
 8006ec2:	b510      	push	{r4, lr}
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eca:	f000 f91b 	bl	8007104 <_lseek_r>
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	89a3      	ldrh	r3, [r4, #12]
 8006ed2:	bf15      	itete	ne
 8006ed4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ed6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006eda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ede:	81a3      	strheq	r3, [r4, #12]
 8006ee0:	bf18      	it	ne
 8006ee2:	81a3      	strhne	r3, [r4, #12]
 8006ee4:	bd10      	pop	{r4, pc}

08006ee6 <__sclose>:
 8006ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eea:	f000 b89d 	b.w	8007028 <_close_r>

08006eee <__swbuf_r>:
 8006eee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef0:	460e      	mov	r6, r1
 8006ef2:	4614      	mov	r4, r2
 8006ef4:	4605      	mov	r5, r0
 8006ef6:	b118      	cbz	r0, 8006f00 <__swbuf_r+0x12>
 8006ef8:	6a03      	ldr	r3, [r0, #32]
 8006efa:	b90b      	cbnz	r3, 8006f00 <__swbuf_r+0x12>
 8006efc:	f7ff fed0 	bl	8006ca0 <__sinit>
 8006f00:	69a3      	ldr	r3, [r4, #24]
 8006f02:	60a3      	str	r3, [r4, #8]
 8006f04:	89a3      	ldrh	r3, [r4, #12]
 8006f06:	071a      	lsls	r2, r3, #28
 8006f08:	d501      	bpl.n	8006f0e <__swbuf_r+0x20>
 8006f0a:	6923      	ldr	r3, [r4, #16]
 8006f0c:	b943      	cbnz	r3, 8006f20 <__swbuf_r+0x32>
 8006f0e:	4621      	mov	r1, r4
 8006f10:	4628      	mov	r0, r5
 8006f12:	f000 f82b 	bl	8006f6c <__swsetup_r>
 8006f16:	b118      	cbz	r0, 8006f20 <__swbuf_r+0x32>
 8006f18:	f04f 37ff 	mov.w	r7, #4294967295
 8006f1c:	4638      	mov	r0, r7
 8006f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f20:	6823      	ldr	r3, [r4, #0]
 8006f22:	6922      	ldr	r2, [r4, #16]
 8006f24:	1a98      	subs	r0, r3, r2
 8006f26:	6963      	ldr	r3, [r4, #20]
 8006f28:	b2f6      	uxtb	r6, r6
 8006f2a:	4283      	cmp	r3, r0
 8006f2c:	4637      	mov	r7, r6
 8006f2e:	dc05      	bgt.n	8006f3c <__swbuf_r+0x4e>
 8006f30:	4621      	mov	r1, r4
 8006f32:	4628      	mov	r0, r5
 8006f34:	f000 fefa 	bl	8007d2c <_fflush_r>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d1ed      	bne.n	8006f18 <__swbuf_r+0x2a>
 8006f3c:	68a3      	ldr	r3, [r4, #8]
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	60a3      	str	r3, [r4, #8]
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	1c5a      	adds	r2, r3, #1
 8006f46:	6022      	str	r2, [r4, #0]
 8006f48:	701e      	strb	r6, [r3, #0]
 8006f4a:	6962      	ldr	r2, [r4, #20]
 8006f4c:	1c43      	adds	r3, r0, #1
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d004      	beq.n	8006f5c <__swbuf_r+0x6e>
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	07db      	lsls	r3, r3, #31
 8006f56:	d5e1      	bpl.n	8006f1c <__swbuf_r+0x2e>
 8006f58:	2e0a      	cmp	r6, #10
 8006f5a:	d1df      	bne.n	8006f1c <__swbuf_r+0x2e>
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	4628      	mov	r0, r5
 8006f60:	f000 fee4 	bl	8007d2c <_fflush_r>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d0d9      	beq.n	8006f1c <__swbuf_r+0x2e>
 8006f68:	e7d6      	b.n	8006f18 <__swbuf_r+0x2a>
	...

08006f6c <__swsetup_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4b29      	ldr	r3, [pc, #164]	@ (8007014 <__swsetup_r+0xa8>)
 8006f70:	4605      	mov	r5, r0
 8006f72:	6818      	ldr	r0, [r3, #0]
 8006f74:	460c      	mov	r4, r1
 8006f76:	b118      	cbz	r0, 8006f80 <__swsetup_r+0x14>
 8006f78:	6a03      	ldr	r3, [r0, #32]
 8006f7a:	b90b      	cbnz	r3, 8006f80 <__swsetup_r+0x14>
 8006f7c:	f7ff fe90 	bl	8006ca0 <__sinit>
 8006f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f84:	0719      	lsls	r1, r3, #28
 8006f86:	d422      	bmi.n	8006fce <__swsetup_r+0x62>
 8006f88:	06da      	lsls	r2, r3, #27
 8006f8a:	d407      	bmi.n	8006f9c <__swsetup_r+0x30>
 8006f8c:	2209      	movs	r2, #9
 8006f8e:	602a      	str	r2, [r5, #0]
 8006f90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f94:	81a3      	strh	r3, [r4, #12]
 8006f96:	f04f 30ff 	mov.w	r0, #4294967295
 8006f9a:	e033      	b.n	8007004 <__swsetup_r+0x98>
 8006f9c:	0758      	lsls	r0, r3, #29
 8006f9e:	d512      	bpl.n	8006fc6 <__swsetup_r+0x5a>
 8006fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fa2:	b141      	cbz	r1, 8006fb6 <__swsetup_r+0x4a>
 8006fa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fa8:	4299      	cmp	r1, r3
 8006faa:	d002      	beq.n	8006fb2 <__swsetup_r+0x46>
 8006fac:	4628      	mov	r0, r5
 8006fae:	f000 f91b 	bl	80071e8 <_free_r>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fb6:	89a3      	ldrh	r3, [r4, #12]
 8006fb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fbc:	81a3      	strh	r3, [r4, #12]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	6063      	str	r3, [r4, #4]
 8006fc2:	6923      	ldr	r3, [r4, #16]
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	89a3      	ldrh	r3, [r4, #12]
 8006fc8:	f043 0308 	orr.w	r3, r3, #8
 8006fcc:	81a3      	strh	r3, [r4, #12]
 8006fce:	6923      	ldr	r3, [r4, #16]
 8006fd0:	b94b      	cbnz	r3, 8006fe6 <__swsetup_r+0x7a>
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fdc:	d003      	beq.n	8006fe6 <__swsetup_r+0x7a>
 8006fde:	4621      	mov	r1, r4
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	f000 fef1 	bl	8007dc8 <__smakebuf_r>
 8006fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fea:	f013 0201 	ands.w	r2, r3, #1
 8006fee:	d00a      	beq.n	8007006 <__swsetup_r+0x9a>
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	60a2      	str	r2, [r4, #8]
 8006ff4:	6962      	ldr	r2, [r4, #20]
 8006ff6:	4252      	negs	r2, r2
 8006ff8:	61a2      	str	r2, [r4, #24]
 8006ffa:	6922      	ldr	r2, [r4, #16]
 8006ffc:	b942      	cbnz	r2, 8007010 <__swsetup_r+0xa4>
 8006ffe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007002:	d1c5      	bne.n	8006f90 <__swsetup_r+0x24>
 8007004:	bd38      	pop	{r3, r4, r5, pc}
 8007006:	0799      	lsls	r1, r3, #30
 8007008:	bf58      	it	pl
 800700a:	6962      	ldrpl	r2, [r4, #20]
 800700c:	60a2      	str	r2, [r4, #8]
 800700e:	e7f4      	b.n	8006ffa <__swsetup_r+0x8e>
 8007010:	2000      	movs	r0, #0
 8007012:	e7f7      	b.n	8007004 <__swsetup_r+0x98>
 8007014:	2000001c 	.word	0x2000001c

08007018 <memset>:
 8007018:	4402      	add	r2, r0
 800701a:	4603      	mov	r3, r0
 800701c:	4293      	cmp	r3, r2
 800701e:	d100      	bne.n	8007022 <memset+0xa>
 8007020:	4770      	bx	lr
 8007022:	f803 1b01 	strb.w	r1, [r3], #1
 8007026:	e7f9      	b.n	800701c <memset+0x4>

08007028 <_close_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	4d06      	ldr	r5, [pc, #24]	@ (8007044 <_close_r+0x1c>)
 800702c:	2300      	movs	r3, #0
 800702e:	4604      	mov	r4, r0
 8007030:	4608      	mov	r0, r1
 8007032:	602b      	str	r3, [r5, #0]
 8007034:	f7f9 fdd9 	bl	8000bea <_close>
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	d102      	bne.n	8007042 <_close_r+0x1a>
 800703c:	682b      	ldr	r3, [r5, #0]
 800703e:	b103      	cbz	r3, 8007042 <_close_r+0x1a>
 8007040:	6023      	str	r3, [r4, #0]
 8007042:	bd38      	pop	{r3, r4, r5, pc}
 8007044:	200015b0 	.word	0x200015b0

08007048 <_reclaim_reent>:
 8007048:	4b2d      	ldr	r3, [pc, #180]	@ (8007100 <_reclaim_reent+0xb8>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4283      	cmp	r3, r0
 800704e:	b570      	push	{r4, r5, r6, lr}
 8007050:	4604      	mov	r4, r0
 8007052:	d053      	beq.n	80070fc <_reclaim_reent+0xb4>
 8007054:	69c3      	ldr	r3, [r0, #28]
 8007056:	b31b      	cbz	r3, 80070a0 <_reclaim_reent+0x58>
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	b163      	cbz	r3, 8007076 <_reclaim_reent+0x2e>
 800705c:	2500      	movs	r5, #0
 800705e:	69e3      	ldr	r3, [r4, #28]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	5959      	ldr	r1, [r3, r5]
 8007064:	b9b1      	cbnz	r1, 8007094 <_reclaim_reent+0x4c>
 8007066:	3504      	adds	r5, #4
 8007068:	2d80      	cmp	r5, #128	@ 0x80
 800706a:	d1f8      	bne.n	800705e <_reclaim_reent+0x16>
 800706c:	69e3      	ldr	r3, [r4, #28]
 800706e:	4620      	mov	r0, r4
 8007070:	68d9      	ldr	r1, [r3, #12]
 8007072:	f000 f8b9 	bl	80071e8 <_free_r>
 8007076:	69e3      	ldr	r3, [r4, #28]
 8007078:	6819      	ldr	r1, [r3, #0]
 800707a:	b111      	cbz	r1, 8007082 <_reclaim_reent+0x3a>
 800707c:	4620      	mov	r0, r4
 800707e:	f000 f8b3 	bl	80071e8 <_free_r>
 8007082:	69e3      	ldr	r3, [r4, #28]
 8007084:	689d      	ldr	r5, [r3, #8]
 8007086:	b15d      	cbz	r5, 80070a0 <_reclaim_reent+0x58>
 8007088:	4629      	mov	r1, r5
 800708a:	4620      	mov	r0, r4
 800708c:	682d      	ldr	r5, [r5, #0]
 800708e:	f000 f8ab 	bl	80071e8 <_free_r>
 8007092:	e7f8      	b.n	8007086 <_reclaim_reent+0x3e>
 8007094:	680e      	ldr	r6, [r1, #0]
 8007096:	4620      	mov	r0, r4
 8007098:	f000 f8a6 	bl	80071e8 <_free_r>
 800709c:	4631      	mov	r1, r6
 800709e:	e7e1      	b.n	8007064 <_reclaim_reent+0x1c>
 80070a0:	6961      	ldr	r1, [r4, #20]
 80070a2:	b111      	cbz	r1, 80070aa <_reclaim_reent+0x62>
 80070a4:	4620      	mov	r0, r4
 80070a6:	f000 f89f 	bl	80071e8 <_free_r>
 80070aa:	69e1      	ldr	r1, [r4, #28]
 80070ac:	b111      	cbz	r1, 80070b4 <_reclaim_reent+0x6c>
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f89a 	bl	80071e8 <_free_r>
 80070b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80070b6:	b111      	cbz	r1, 80070be <_reclaim_reent+0x76>
 80070b8:	4620      	mov	r0, r4
 80070ba:	f000 f895 	bl	80071e8 <_free_r>
 80070be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070c0:	b111      	cbz	r1, 80070c8 <_reclaim_reent+0x80>
 80070c2:	4620      	mov	r0, r4
 80070c4:	f000 f890 	bl	80071e8 <_free_r>
 80070c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80070ca:	b111      	cbz	r1, 80070d2 <_reclaim_reent+0x8a>
 80070cc:	4620      	mov	r0, r4
 80070ce:	f000 f88b 	bl	80071e8 <_free_r>
 80070d2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80070d4:	b111      	cbz	r1, 80070dc <_reclaim_reent+0x94>
 80070d6:	4620      	mov	r0, r4
 80070d8:	f000 f886 	bl	80071e8 <_free_r>
 80070dc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80070de:	b111      	cbz	r1, 80070e6 <_reclaim_reent+0x9e>
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 f881 	bl	80071e8 <_free_r>
 80070e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80070e8:	b111      	cbz	r1, 80070f0 <_reclaim_reent+0xa8>
 80070ea:	4620      	mov	r0, r4
 80070ec:	f000 f87c 	bl	80071e8 <_free_r>
 80070f0:	6a23      	ldr	r3, [r4, #32]
 80070f2:	b11b      	cbz	r3, 80070fc <_reclaim_reent+0xb4>
 80070f4:	4620      	mov	r0, r4
 80070f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80070fa:	4718      	bx	r3
 80070fc:	bd70      	pop	{r4, r5, r6, pc}
 80070fe:	bf00      	nop
 8007100:	2000001c 	.word	0x2000001c

08007104 <_lseek_r>:
 8007104:	b538      	push	{r3, r4, r5, lr}
 8007106:	4d07      	ldr	r5, [pc, #28]	@ (8007124 <_lseek_r+0x20>)
 8007108:	4604      	mov	r4, r0
 800710a:	4608      	mov	r0, r1
 800710c:	4611      	mov	r1, r2
 800710e:	2200      	movs	r2, #0
 8007110:	602a      	str	r2, [r5, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	f7f9 fd90 	bl	8000c38 <_lseek>
 8007118:	1c43      	adds	r3, r0, #1
 800711a:	d102      	bne.n	8007122 <_lseek_r+0x1e>
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	b103      	cbz	r3, 8007122 <_lseek_r+0x1e>
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	bd38      	pop	{r3, r4, r5, pc}
 8007124:	200015b0 	.word	0x200015b0

08007128 <_read_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	4d07      	ldr	r5, [pc, #28]	@ (8007148 <_read_r+0x20>)
 800712c:	4604      	mov	r4, r0
 800712e:	4608      	mov	r0, r1
 8007130:	4611      	mov	r1, r2
 8007132:	2200      	movs	r2, #0
 8007134:	602a      	str	r2, [r5, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	f7f9 fd1e 	bl	8000b78 <_read>
 800713c:	1c43      	adds	r3, r0, #1
 800713e:	d102      	bne.n	8007146 <_read_r+0x1e>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	b103      	cbz	r3, 8007146 <_read_r+0x1e>
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	bd38      	pop	{r3, r4, r5, pc}
 8007148:	200015b0 	.word	0x200015b0

0800714c <_write_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	4d07      	ldr	r5, [pc, #28]	@ (800716c <_write_r+0x20>)
 8007150:	4604      	mov	r4, r0
 8007152:	4608      	mov	r0, r1
 8007154:	4611      	mov	r1, r2
 8007156:	2200      	movs	r2, #0
 8007158:	602a      	str	r2, [r5, #0]
 800715a:	461a      	mov	r2, r3
 800715c:	f7f9 fd29 	bl	8000bb2 <_write>
 8007160:	1c43      	adds	r3, r0, #1
 8007162:	d102      	bne.n	800716a <_write_r+0x1e>
 8007164:	682b      	ldr	r3, [r5, #0]
 8007166:	b103      	cbz	r3, 800716a <_write_r+0x1e>
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	200015b0 	.word	0x200015b0

08007170 <__errno>:
 8007170:	4b01      	ldr	r3, [pc, #4]	@ (8007178 <__errno+0x8>)
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	2000001c 	.word	0x2000001c

0800717c <__libc_init_array>:
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	4d0d      	ldr	r5, [pc, #52]	@ (80071b4 <__libc_init_array+0x38>)
 8007180:	4c0d      	ldr	r4, [pc, #52]	@ (80071b8 <__libc_init_array+0x3c>)
 8007182:	1b64      	subs	r4, r4, r5
 8007184:	10a4      	asrs	r4, r4, #2
 8007186:	2600      	movs	r6, #0
 8007188:	42a6      	cmp	r6, r4
 800718a:	d109      	bne.n	80071a0 <__libc_init_array+0x24>
 800718c:	4d0b      	ldr	r5, [pc, #44]	@ (80071bc <__libc_init_array+0x40>)
 800718e:	4c0c      	ldr	r4, [pc, #48]	@ (80071c0 <__libc_init_array+0x44>)
 8007190:	f000 ff0c 	bl	8007fac <_init>
 8007194:	1b64      	subs	r4, r4, r5
 8007196:	10a4      	asrs	r4, r4, #2
 8007198:	2600      	movs	r6, #0
 800719a:	42a6      	cmp	r6, r4
 800719c:	d105      	bne.n	80071aa <__libc_init_array+0x2e>
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071a4:	4798      	blx	r3
 80071a6:	3601      	adds	r6, #1
 80071a8:	e7ee      	b.n	8007188 <__libc_init_array+0xc>
 80071aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ae:	4798      	blx	r3
 80071b0:	3601      	adds	r6, #1
 80071b2:	e7f2      	b.n	800719a <__libc_init_array+0x1e>
 80071b4:	08008158 	.word	0x08008158
 80071b8:	08008158 	.word	0x08008158
 80071bc:	08008158 	.word	0x08008158
 80071c0:	0800815c 	.word	0x0800815c

080071c4 <__retarget_lock_init_recursive>:
 80071c4:	4770      	bx	lr

080071c6 <__retarget_lock_acquire_recursive>:
 80071c6:	4770      	bx	lr

080071c8 <__retarget_lock_release_recursive>:
 80071c8:	4770      	bx	lr

080071ca <memcpy>:
 80071ca:	440a      	add	r2, r1
 80071cc:	4291      	cmp	r1, r2
 80071ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80071d2:	d100      	bne.n	80071d6 <memcpy+0xc>
 80071d4:	4770      	bx	lr
 80071d6:	b510      	push	{r4, lr}
 80071d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071e0:	4291      	cmp	r1, r2
 80071e2:	d1f9      	bne.n	80071d8 <memcpy+0xe>
 80071e4:	bd10      	pop	{r4, pc}
	...

080071e8 <_free_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4605      	mov	r5, r0
 80071ec:	2900      	cmp	r1, #0
 80071ee:	d041      	beq.n	8007274 <_free_r+0x8c>
 80071f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071f4:	1f0c      	subs	r4, r1, #4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfb8      	it	lt
 80071fa:	18e4      	addlt	r4, r4, r3
 80071fc:	f000 f8e0 	bl	80073c0 <__malloc_lock>
 8007200:	4a1d      	ldr	r2, [pc, #116]	@ (8007278 <_free_r+0x90>)
 8007202:	6813      	ldr	r3, [r2, #0]
 8007204:	b933      	cbnz	r3, 8007214 <_free_r+0x2c>
 8007206:	6063      	str	r3, [r4, #4]
 8007208:	6014      	str	r4, [r2, #0]
 800720a:	4628      	mov	r0, r5
 800720c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007210:	f000 b8dc 	b.w	80073cc <__malloc_unlock>
 8007214:	42a3      	cmp	r3, r4
 8007216:	d908      	bls.n	800722a <_free_r+0x42>
 8007218:	6820      	ldr	r0, [r4, #0]
 800721a:	1821      	adds	r1, r4, r0
 800721c:	428b      	cmp	r3, r1
 800721e:	bf01      	itttt	eq
 8007220:	6819      	ldreq	r1, [r3, #0]
 8007222:	685b      	ldreq	r3, [r3, #4]
 8007224:	1809      	addeq	r1, r1, r0
 8007226:	6021      	streq	r1, [r4, #0]
 8007228:	e7ed      	b.n	8007206 <_free_r+0x1e>
 800722a:	461a      	mov	r2, r3
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	b10b      	cbz	r3, 8007234 <_free_r+0x4c>
 8007230:	42a3      	cmp	r3, r4
 8007232:	d9fa      	bls.n	800722a <_free_r+0x42>
 8007234:	6811      	ldr	r1, [r2, #0]
 8007236:	1850      	adds	r0, r2, r1
 8007238:	42a0      	cmp	r0, r4
 800723a:	d10b      	bne.n	8007254 <_free_r+0x6c>
 800723c:	6820      	ldr	r0, [r4, #0]
 800723e:	4401      	add	r1, r0
 8007240:	1850      	adds	r0, r2, r1
 8007242:	4283      	cmp	r3, r0
 8007244:	6011      	str	r1, [r2, #0]
 8007246:	d1e0      	bne.n	800720a <_free_r+0x22>
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	6053      	str	r3, [r2, #4]
 800724e:	4408      	add	r0, r1
 8007250:	6010      	str	r0, [r2, #0]
 8007252:	e7da      	b.n	800720a <_free_r+0x22>
 8007254:	d902      	bls.n	800725c <_free_r+0x74>
 8007256:	230c      	movs	r3, #12
 8007258:	602b      	str	r3, [r5, #0]
 800725a:	e7d6      	b.n	800720a <_free_r+0x22>
 800725c:	6820      	ldr	r0, [r4, #0]
 800725e:	1821      	adds	r1, r4, r0
 8007260:	428b      	cmp	r3, r1
 8007262:	bf04      	itt	eq
 8007264:	6819      	ldreq	r1, [r3, #0]
 8007266:	685b      	ldreq	r3, [r3, #4]
 8007268:	6063      	str	r3, [r4, #4]
 800726a:	bf04      	itt	eq
 800726c:	1809      	addeq	r1, r1, r0
 800726e:	6021      	streq	r1, [r4, #0]
 8007270:	6054      	str	r4, [r2, #4]
 8007272:	e7ca      	b.n	800720a <_free_r+0x22>
 8007274:	bd38      	pop	{r3, r4, r5, pc}
 8007276:	bf00      	nop
 8007278:	200015bc 	.word	0x200015bc

0800727c <sbrk_aligned>:
 800727c:	b570      	push	{r4, r5, r6, lr}
 800727e:	4e0f      	ldr	r6, [pc, #60]	@ (80072bc <sbrk_aligned+0x40>)
 8007280:	460c      	mov	r4, r1
 8007282:	6831      	ldr	r1, [r6, #0]
 8007284:	4605      	mov	r5, r0
 8007286:	b911      	cbnz	r1, 800728e <sbrk_aligned+0x12>
 8007288:	f000 fe4a 	bl	8007f20 <_sbrk_r>
 800728c:	6030      	str	r0, [r6, #0]
 800728e:	4621      	mov	r1, r4
 8007290:	4628      	mov	r0, r5
 8007292:	f000 fe45 	bl	8007f20 <_sbrk_r>
 8007296:	1c43      	adds	r3, r0, #1
 8007298:	d103      	bne.n	80072a2 <sbrk_aligned+0x26>
 800729a:	f04f 34ff 	mov.w	r4, #4294967295
 800729e:	4620      	mov	r0, r4
 80072a0:	bd70      	pop	{r4, r5, r6, pc}
 80072a2:	1cc4      	adds	r4, r0, #3
 80072a4:	f024 0403 	bic.w	r4, r4, #3
 80072a8:	42a0      	cmp	r0, r4
 80072aa:	d0f8      	beq.n	800729e <sbrk_aligned+0x22>
 80072ac:	1a21      	subs	r1, r4, r0
 80072ae:	4628      	mov	r0, r5
 80072b0:	f000 fe36 	bl	8007f20 <_sbrk_r>
 80072b4:	3001      	adds	r0, #1
 80072b6:	d1f2      	bne.n	800729e <sbrk_aligned+0x22>
 80072b8:	e7ef      	b.n	800729a <sbrk_aligned+0x1e>
 80072ba:	bf00      	nop
 80072bc:	200015b8 	.word	0x200015b8

080072c0 <_malloc_r>:
 80072c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c4:	1ccd      	adds	r5, r1, #3
 80072c6:	f025 0503 	bic.w	r5, r5, #3
 80072ca:	3508      	adds	r5, #8
 80072cc:	2d0c      	cmp	r5, #12
 80072ce:	bf38      	it	cc
 80072d0:	250c      	movcc	r5, #12
 80072d2:	2d00      	cmp	r5, #0
 80072d4:	4606      	mov	r6, r0
 80072d6:	db01      	blt.n	80072dc <_malloc_r+0x1c>
 80072d8:	42a9      	cmp	r1, r5
 80072da:	d904      	bls.n	80072e6 <_malloc_r+0x26>
 80072dc:	230c      	movs	r3, #12
 80072de:	6033      	str	r3, [r6, #0]
 80072e0:	2000      	movs	r0, #0
 80072e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073bc <_malloc_r+0xfc>
 80072ea:	f000 f869 	bl	80073c0 <__malloc_lock>
 80072ee:	f8d8 3000 	ldr.w	r3, [r8]
 80072f2:	461c      	mov	r4, r3
 80072f4:	bb44      	cbnz	r4, 8007348 <_malloc_r+0x88>
 80072f6:	4629      	mov	r1, r5
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7ff ffbf 	bl	800727c <sbrk_aligned>
 80072fe:	1c43      	adds	r3, r0, #1
 8007300:	4604      	mov	r4, r0
 8007302:	d158      	bne.n	80073b6 <_malloc_r+0xf6>
 8007304:	f8d8 4000 	ldr.w	r4, [r8]
 8007308:	4627      	mov	r7, r4
 800730a:	2f00      	cmp	r7, #0
 800730c:	d143      	bne.n	8007396 <_malloc_r+0xd6>
 800730e:	2c00      	cmp	r4, #0
 8007310:	d04b      	beq.n	80073aa <_malloc_r+0xea>
 8007312:	6823      	ldr	r3, [r4, #0]
 8007314:	4639      	mov	r1, r7
 8007316:	4630      	mov	r0, r6
 8007318:	eb04 0903 	add.w	r9, r4, r3
 800731c:	f000 fe00 	bl	8007f20 <_sbrk_r>
 8007320:	4581      	cmp	r9, r0
 8007322:	d142      	bne.n	80073aa <_malloc_r+0xea>
 8007324:	6821      	ldr	r1, [r4, #0]
 8007326:	1a6d      	subs	r5, r5, r1
 8007328:	4629      	mov	r1, r5
 800732a:	4630      	mov	r0, r6
 800732c:	f7ff ffa6 	bl	800727c <sbrk_aligned>
 8007330:	3001      	adds	r0, #1
 8007332:	d03a      	beq.n	80073aa <_malloc_r+0xea>
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	442b      	add	r3, r5
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	f8d8 3000 	ldr.w	r3, [r8]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	bb62      	cbnz	r2, 800739c <_malloc_r+0xdc>
 8007342:	f8c8 7000 	str.w	r7, [r8]
 8007346:	e00f      	b.n	8007368 <_malloc_r+0xa8>
 8007348:	6822      	ldr	r2, [r4, #0]
 800734a:	1b52      	subs	r2, r2, r5
 800734c:	d420      	bmi.n	8007390 <_malloc_r+0xd0>
 800734e:	2a0b      	cmp	r2, #11
 8007350:	d917      	bls.n	8007382 <_malloc_r+0xc2>
 8007352:	1961      	adds	r1, r4, r5
 8007354:	42a3      	cmp	r3, r4
 8007356:	6025      	str	r5, [r4, #0]
 8007358:	bf18      	it	ne
 800735a:	6059      	strne	r1, [r3, #4]
 800735c:	6863      	ldr	r3, [r4, #4]
 800735e:	bf08      	it	eq
 8007360:	f8c8 1000 	streq.w	r1, [r8]
 8007364:	5162      	str	r2, [r4, r5]
 8007366:	604b      	str	r3, [r1, #4]
 8007368:	4630      	mov	r0, r6
 800736a:	f000 f82f 	bl	80073cc <__malloc_unlock>
 800736e:	f104 000b 	add.w	r0, r4, #11
 8007372:	1d23      	adds	r3, r4, #4
 8007374:	f020 0007 	bic.w	r0, r0, #7
 8007378:	1ac2      	subs	r2, r0, r3
 800737a:	bf1c      	itt	ne
 800737c:	1a1b      	subne	r3, r3, r0
 800737e:	50a3      	strne	r3, [r4, r2]
 8007380:	e7af      	b.n	80072e2 <_malloc_r+0x22>
 8007382:	6862      	ldr	r2, [r4, #4]
 8007384:	42a3      	cmp	r3, r4
 8007386:	bf0c      	ite	eq
 8007388:	f8c8 2000 	streq.w	r2, [r8]
 800738c:	605a      	strne	r2, [r3, #4]
 800738e:	e7eb      	b.n	8007368 <_malloc_r+0xa8>
 8007390:	4623      	mov	r3, r4
 8007392:	6864      	ldr	r4, [r4, #4]
 8007394:	e7ae      	b.n	80072f4 <_malloc_r+0x34>
 8007396:	463c      	mov	r4, r7
 8007398:	687f      	ldr	r7, [r7, #4]
 800739a:	e7b6      	b.n	800730a <_malloc_r+0x4a>
 800739c:	461a      	mov	r2, r3
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	42a3      	cmp	r3, r4
 80073a2:	d1fb      	bne.n	800739c <_malloc_r+0xdc>
 80073a4:	2300      	movs	r3, #0
 80073a6:	6053      	str	r3, [r2, #4]
 80073a8:	e7de      	b.n	8007368 <_malloc_r+0xa8>
 80073aa:	230c      	movs	r3, #12
 80073ac:	6033      	str	r3, [r6, #0]
 80073ae:	4630      	mov	r0, r6
 80073b0:	f000 f80c 	bl	80073cc <__malloc_unlock>
 80073b4:	e794      	b.n	80072e0 <_malloc_r+0x20>
 80073b6:	6005      	str	r5, [r0, #0]
 80073b8:	e7d6      	b.n	8007368 <_malloc_r+0xa8>
 80073ba:	bf00      	nop
 80073bc:	200015bc 	.word	0x200015bc

080073c0 <__malloc_lock>:
 80073c0:	4801      	ldr	r0, [pc, #4]	@ (80073c8 <__malloc_lock+0x8>)
 80073c2:	f7ff bf00 	b.w	80071c6 <__retarget_lock_acquire_recursive>
 80073c6:	bf00      	nop
 80073c8:	200015b4 	.word	0x200015b4

080073cc <__malloc_unlock>:
 80073cc:	4801      	ldr	r0, [pc, #4]	@ (80073d4 <__malloc_unlock+0x8>)
 80073ce:	f7ff befb 	b.w	80071c8 <__retarget_lock_release_recursive>
 80073d2:	bf00      	nop
 80073d4:	200015b4 	.word	0x200015b4

080073d8 <__ssputs_r>:
 80073d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073dc:	688e      	ldr	r6, [r1, #8]
 80073de:	461f      	mov	r7, r3
 80073e0:	42be      	cmp	r6, r7
 80073e2:	680b      	ldr	r3, [r1, #0]
 80073e4:	4682      	mov	sl, r0
 80073e6:	460c      	mov	r4, r1
 80073e8:	4690      	mov	r8, r2
 80073ea:	d82d      	bhi.n	8007448 <__ssputs_r+0x70>
 80073ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80073f4:	d026      	beq.n	8007444 <__ssputs_r+0x6c>
 80073f6:	6965      	ldr	r5, [r4, #20]
 80073f8:	6909      	ldr	r1, [r1, #16]
 80073fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073fe:	eba3 0901 	sub.w	r9, r3, r1
 8007402:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007406:	1c7b      	adds	r3, r7, #1
 8007408:	444b      	add	r3, r9
 800740a:	106d      	asrs	r5, r5, #1
 800740c:	429d      	cmp	r5, r3
 800740e:	bf38      	it	cc
 8007410:	461d      	movcc	r5, r3
 8007412:	0553      	lsls	r3, r2, #21
 8007414:	d527      	bpl.n	8007466 <__ssputs_r+0x8e>
 8007416:	4629      	mov	r1, r5
 8007418:	f7ff ff52 	bl	80072c0 <_malloc_r>
 800741c:	4606      	mov	r6, r0
 800741e:	b360      	cbz	r0, 800747a <__ssputs_r+0xa2>
 8007420:	6921      	ldr	r1, [r4, #16]
 8007422:	464a      	mov	r2, r9
 8007424:	f7ff fed1 	bl	80071ca <memcpy>
 8007428:	89a3      	ldrh	r3, [r4, #12]
 800742a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800742e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007432:	81a3      	strh	r3, [r4, #12]
 8007434:	6126      	str	r6, [r4, #16]
 8007436:	6165      	str	r5, [r4, #20]
 8007438:	444e      	add	r6, r9
 800743a:	eba5 0509 	sub.w	r5, r5, r9
 800743e:	6026      	str	r6, [r4, #0]
 8007440:	60a5      	str	r5, [r4, #8]
 8007442:	463e      	mov	r6, r7
 8007444:	42be      	cmp	r6, r7
 8007446:	d900      	bls.n	800744a <__ssputs_r+0x72>
 8007448:	463e      	mov	r6, r7
 800744a:	6820      	ldr	r0, [r4, #0]
 800744c:	4632      	mov	r2, r6
 800744e:	4641      	mov	r1, r8
 8007450:	f000 fd2a 	bl	8007ea8 <memmove>
 8007454:	68a3      	ldr	r3, [r4, #8]
 8007456:	1b9b      	subs	r3, r3, r6
 8007458:	60a3      	str	r3, [r4, #8]
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	4433      	add	r3, r6
 800745e:	6023      	str	r3, [r4, #0]
 8007460:	2000      	movs	r0, #0
 8007462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007466:	462a      	mov	r2, r5
 8007468:	f000 fd6a 	bl	8007f40 <_realloc_r>
 800746c:	4606      	mov	r6, r0
 800746e:	2800      	cmp	r0, #0
 8007470:	d1e0      	bne.n	8007434 <__ssputs_r+0x5c>
 8007472:	6921      	ldr	r1, [r4, #16]
 8007474:	4650      	mov	r0, sl
 8007476:	f7ff feb7 	bl	80071e8 <_free_r>
 800747a:	230c      	movs	r3, #12
 800747c:	f8ca 3000 	str.w	r3, [sl]
 8007480:	89a3      	ldrh	r3, [r4, #12]
 8007482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007486:	81a3      	strh	r3, [r4, #12]
 8007488:	f04f 30ff 	mov.w	r0, #4294967295
 800748c:	e7e9      	b.n	8007462 <__ssputs_r+0x8a>
	...

08007490 <_svfiprintf_r>:
 8007490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007494:	4698      	mov	r8, r3
 8007496:	898b      	ldrh	r3, [r1, #12]
 8007498:	061b      	lsls	r3, r3, #24
 800749a:	b09d      	sub	sp, #116	@ 0x74
 800749c:	4607      	mov	r7, r0
 800749e:	460d      	mov	r5, r1
 80074a0:	4614      	mov	r4, r2
 80074a2:	d510      	bpl.n	80074c6 <_svfiprintf_r+0x36>
 80074a4:	690b      	ldr	r3, [r1, #16]
 80074a6:	b973      	cbnz	r3, 80074c6 <_svfiprintf_r+0x36>
 80074a8:	2140      	movs	r1, #64	@ 0x40
 80074aa:	f7ff ff09 	bl	80072c0 <_malloc_r>
 80074ae:	6028      	str	r0, [r5, #0]
 80074b0:	6128      	str	r0, [r5, #16]
 80074b2:	b930      	cbnz	r0, 80074c2 <_svfiprintf_r+0x32>
 80074b4:	230c      	movs	r3, #12
 80074b6:	603b      	str	r3, [r7, #0]
 80074b8:	f04f 30ff 	mov.w	r0, #4294967295
 80074bc:	b01d      	add	sp, #116	@ 0x74
 80074be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c2:	2340      	movs	r3, #64	@ 0x40
 80074c4:	616b      	str	r3, [r5, #20]
 80074c6:	2300      	movs	r3, #0
 80074c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ca:	2320      	movs	r3, #32
 80074cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80074d4:	2330      	movs	r3, #48	@ 0x30
 80074d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007674 <_svfiprintf_r+0x1e4>
 80074da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074de:	f04f 0901 	mov.w	r9, #1
 80074e2:	4623      	mov	r3, r4
 80074e4:	469a      	mov	sl, r3
 80074e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074ea:	b10a      	cbz	r2, 80074f0 <_svfiprintf_r+0x60>
 80074ec:	2a25      	cmp	r2, #37	@ 0x25
 80074ee:	d1f9      	bne.n	80074e4 <_svfiprintf_r+0x54>
 80074f0:	ebba 0b04 	subs.w	fp, sl, r4
 80074f4:	d00b      	beq.n	800750e <_svfiprintf_r+0x7e>
 80074f6:	465b      	mov	r3, fp
 80074f8:	4622      	mov	r2, r4
 80074fa:	4629      	mov	r1, r5
 80074fc:	4638      	mov	r0, r7
 80074fe:	f7ff ff6b 	bl	80073d8 <__ssputs_r>
 8007502:	3001      	adds	r0, #1
 8007504:	f000 80a7 	beq.w	8007656 <_svfiprintf_r+0x1c6>
 8007508:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800750a:	445a      	add	r2, fp
 800750c:	9209      	str	r2, [sp, #36]	@ 0x24
 800750e:	f89a 3000 	ldrb.w	r3, [sl]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 809f 	beq.w	8007656 <_svfiprintf_r+0x1c6>
 8007518:	2300      	movs	r3, #0
 800751a:	f04f 32ff 	mov.w	r2, #4294967295
 800751e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007522:	f10a 0a01 	add.w	sl, sl, #1
 8007526:	9304      	str	r3, [sp, #16]
 8007528:	9307      	str	r3, [sp, #28]
 800752a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800752e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007530:	4654      	mov	r4, sl
 8007532:	2205      	movs	r2, #5
 8007534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007538:	484e      	ldr	r0, [pc, #312]	@ (8007674 <_svfiprintf_r+0x1e4>)
 800753a:	f7f8 fe49 	bl	80001d0 <memchr>
 800753e:	9a04      	ldr	r2, [sp, #16]
 8007540:	b9d8      	cbnz	r0, 800757a <_svfiprintf_r+0xea>
 8007542:	06d0      	lsls	r0, r2, #27
 8007544:	bf44      	itt	mi
 8007546:	2320      	movmi	r3, #32
 8007548:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800754c:	0711      	lsls	r1, r2, #28
 800754e:	bf44      	itt	mi
 8007550:	232b      	movmi	r3, #43	@ 0x2b
 8007552:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007556:	f89a 3000 	ldrb.w	r3, [sl]
 800755a:	2b2a      	cmp	r3, #42	@ 0x2a
 800755c:	d015      	beq.n	800758a <_svfiprintf_r+0xfa>
 800755e:	9a07      	ldr	r2, [sp, #28]
 8007560:	4654      	mov	r4, sl
 8007562:	2000      	movs	r0, #0
 8007564:	f04f 0c0a 	mov.w	ip, #10
 8007568:	4621      	mov	r1, r4
 800756a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800756e:	3b30      	subs	r3, #48	@ 0x30
 8007570:	2b09      	cmp	r3, #9
 8007572:	d94b      	bls.n	800760c <_svfiprintf_r+0x17c>
 8007574:	b1b0      	cbz	r0, 80075a4 <_svfiprintf_r+0x114>
 8007576:	9207      	str	r2, [sp, #28]
 8007578:	e014      	b.n	80075a4 <_svfiprintf_r+0x114>
 800757a:	eba0 0308 	sub.w	r3, r0, r8
 800757e:	fa09 f303 	lsl.w	r3, r9, r3
 8007582:	4313      	orrs	r3, r2
 8007584:	9304      	str	r3, [sp, #16]
 8007586:	46a2      	mov	sl, r4
 8007588:	e7d2      	b.n	8007530 <_svfiprintf_r+0xa0>
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	1d19      	adds	r1, r3, #4
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	9103      	str	r1, [sp, #12]
 8007592:	2b00      	cmp	r3, #0
 8007594:	bfbb      	ittet	lt
 8007596:	425b      	neglt	r3, r3
 8007598:	f042 0202 	orrlt.w	r2, r2, #2
 800759c:	9307      	strge	r3, [sp, #28]
 800759e:	9307      	strlt	r3, [sp, #28]
 80075a0:	bfb8      	it	lt
 80075a2:	9204      	strlt	r2, [sp, #16]
 80075a4:	7823      	ldrb	r3, [r4, #0]
 80075a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80075a8:	d10a      	bne.n	80075c0 <_svfiprintf_r+0x130>
 80075aa:	7863      	ldrb	r3, [r4, #1]
 80075ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80075ae:	d132      	bne.n	8007616 <_svfiprintf_r+0x186>
 80075b0:	9b03      	ldr	r3, [sp, #12]
 80075b2:	1d1a      	adds	r2, r3, #4
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	9203      	str	r2, [sp, #12]
 80075b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075bc:	3402      	adds	r4, #2
 80075be:	9305      	str	r3, [sp, #20]
 80075c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007684 <_svfiprintf_r+0x1f4>
 80075c4:	7821      	ldrb	r1, [r4, #0]
 80075c6:	2203      	movs	r2, #3
 80075c8:	4650      	mov	r0, sl
 80075ca:	f7f8 fe01 	bl	80001d0 <memchr>
 80075ce:	b138      	cbz	r0, 80075e0 <_svfiprintf_r+0x150>
 80075d0:	9b04      	ldr	r3, [sp, #16]
 80075d2:	eba0 000a 	sub.w	r0, r0, sl
 80075d6:	2240      	movs	r2, #64	@ 0x40
 80075d8:	4082      	lsls	r2, r0
 80075da:	4313      	orrs	r3, r2
 80075dc:	3401      	adds	r4, #1
 80075de:	9304      	str	r3, [sp, #16]
 80075e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e4:	4824      	ldr	r0, [pc, #144]	@ (8007678 <_svfiprintf_r+0x1e8>)
 80075e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075ea:	2206      	movs	r2, #6
 80075ec:	f7f8 fdf0 	bl	80001d0 <memchr>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	d036      	beq.n	8007662 <_svfiprintf_r+0x1d2>
 80075f4:	4b21      	ldr	r3, [pc, #132]	@ (800767c <_svfiprintf_r+0x1ec>)
 80075f6:	bb1b      	cbnz	r3, 8007640 <_svfiprintf_r+0x1b0>
 80075f8:	9b03      	ldr	r3, [sp, #12]
 80075fa:	3307      	adds	r3, #7
 80075fc:	f023 0307 	bic.w	r3, r3, #7
 8007600:	3308      	adds	r3, #8
 8007602:	9303      	str	r3, [sp, #12]
 8007604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007606:	4433      	add	r3, r6
 8007608:	9309      	str	r3, [sp, #36]	@ 0x24
 800760a:	e76a      	b.n	80074e2 <_svfiprintf_r+0x52>
 800760c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007610:	460c      	mov	r4, r1
 8007612:	2001      	movs	r0, #1
 8007614:	e7a8      	b.n	8007568 <_svfiprintf_r+0xd8>
 8007616:	2300      	movs	r3, #0
 8007618:	3401      	adds	r4, #1
 800761a:	9305      	str	r3, [sp, #20]
 800761c:	4619      	mov	r1, r3
 800761e:	f04f 0c0a 	mov.w	ip, #10
 8007622:	4620      	mov	r0, r4
 8007624:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007628:	3a30      	subs	r2, #48	@ 0x30
 800762a:	2a09      	cmp	r2, #9
 800762c:	d903      	bls.n	8007636 <_svfiprintf_r+0x1a6>
 800762e:	2b00      	cmp	r3, #0
 8007630:	d0c6      	beq.n	80075c0 <_svfiprintf_r+0x130>
 8007632:	9105      	str	r1, [sp, #20]
 8007634:	e7c4      	b.n	80075c0 <_svfiprintf_r+0x130>
 8007636:	fb0c 2101 	mla	r1, ip, r1, r2
 800763a:	4604      	mov	r4, r0
 800763c:	2301      	movs	r3, #1
 800763e:	e7f0      	b.n	8007622 <_svfiprintf_r+0x192>
 8007640:	ab03      	add	r3, sp, #12
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	462a      	mov	r2, r5
 8007646:	4b0e      	ldr	r3, [pc, #56]	@ (8007680 <_svfiprintf_r+0x1f0>)
 8007648:	a904      	add	r1, sp, #16
 800764a:	4638      	mov	r0, r7
 800764c:	f3af 8000 	nop.w
 8007650:	1c42      	adds	r2, r0, #1
 8007652:	4606      	mov	r6, r0
 8007654:	d1d6      	bne.n	8007604 <_svfiprintf_r+0x174>
 8007656:	89ab      	ldrh	r3, [r5, #12]
 8007658:	065b      	lsls	r3, r3, #25
 800765a:	f53f af2d 	bmi.w	80074b8 <_svfiprintf_r+0x28>
 800765e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007660:	e72c      	b.n	80074bc <_svfiprintf_r+0x2c>
 8007662:	ab03      	add	r3, sp, #12
 8007664:	9300      	str	r3, [sp, #0]
 8007666:	462a      	mov	r2, r5
 8007668:	4b05      	ldr	r3, [pc, #20]	@ (8007680 <_svfiprintf_r+0x1f0>)
 800766a:	a904      	add	r1, sp, #16
 800766c:	4638      	mov	r0, r7
 800766e:	f000 f9bb 	bl	80079e8 <_printf_i>
 8007672:	e7ed      	b.n	8007650 <_svfiprintf_r+0x1c0>
 8007674:	0800811c 	.word	0x0800811c
 8007678:	08008126 	.word	0x08008126
 800767c:	00000000 	.word	0x00000000
 8007680:	080073d9 	.word	0x080073d9
 8007684:	08008122 	.word	0x08008122

08007688 <__sfputc_r>:
 8007688:	6893      	ldr	r3, [r2, #8]
 800768a:	3b01      	subs	r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	b410      	push	{r4}
 8007690:	6093      	str	r3, [r2, #8]
 8007692:	da08      	bge.n	80076a6 <__sfputc_r+0x1e>
 8007694:	6994      	ldr	r4, [r2, #24]
 8007696:	42a3      	cmp	r3, r4
 8007698:	db01      	blt.n	800769e <__sfputc_r+0x16>
 800769a:	290a      	cmp	r1, #10
 800769c:	d103      	bne.n	80076a6 <__sfputc_r+0x1e>
 800769e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076a2:	f7ff bc24 	b.w	8006eee <__swbuf_r>
 80076a6:	6813      	ldr	r3, [r2, #0]
 80076a8:	1c58      	adds	r0, r3, #1
 80076aa:	6010      	str	r0, [r2, #0]
 80076ac:	7019      	strb	r1, [r3, #0]
 80076ae:	4608      	mov	r0, r1
 80076b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <__sfputs_r>:
 80076b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076b8:	4606      	mov	r6, r0
 80076ba:	460f      	mov	r7, r1
 80076bc:	4614      	mov	r4, r2
 80076be:	18d5      	adds	r5, r2, r3
 80076c0:	42ac      	cmp	r4, r5
 80076c2:	d101      	bne.n	80076c8 <__sfputs_r+0x12>
 80076c4:	2000      	movs	r0, #0
 80076c6:	e007      	b.n	80076d8 <__sfputs_r+0x22>
 80076c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076cc:	463a      	mov	r2, r7
 80076ce:	4630      	mov	r0, r6
 80076d0:	f7ff ffda 	bl	8007688 <__sfputc_r>
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	d1f3      	bne.n	80076c0 <__sfputs_r+0xa>
 80076d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076dc <_vfiprintf_r>:
 80076dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	460d      	mov	r5, r1
 80076e2:	b09d      	sub	sp, #116	@ 0x74
 80076e4:	4614      	mov	r4, r2
 80076e6:	4698      	mov	r8, r3
 80076e8:	4606      	mov	r6, r0
 80076ea:	b118      	cbz	r0, 80076f4 <_vfiprintf_r+0x18>
 80076ec:	6a03      	ldr	r3, [r0, #32]
 80076ee:	b90b      	cbnz	r3, 80076f4 <_vfiprintf_r+0x18>
 80076f0:	f7ff fad6 	bl	8006ca0 <__sinit>
 80076f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076f6:	07d9      	lsls	r1, r3, #31
 80076f8:	d405      	bmi.n	8007706 <_vfiprintf_r+0x2a>
 80076fa:	89ab      	ldrh	r3, [r5, #12]
 80076fc:	059a      	lsls	r2, r3, #22
 80076fe:	d402      	bmi.n	8007706 <_vfiprintf_r+0x2a>
 8007700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007702:	f7ff fd60 	bl	80071c6 <__retarget_lock_acquire_recursive>
 8007706:	89ab      	ldrh	r3, [r5, #12]
 8007708:	071b      	lsls	r3, r3, #28
 800770a:	d501      	bpl.n	8007710 <_vfiprintf_r+0x34>
 800770c:	692b      	ldr	r3, [r5, #16]
 800770e:	b99b      	cbnz	r3, 8007738 <_vfiprintf_r+0x5c>
 8007710:	4629      	mov	r1, r5
 8007712:	4630      	mov	r0, r6
 8007714:	f7ff fc2a 	bl	8006f6c <__swsetup_r>
 8007718:	b170      	cbz	r0, 8007738 <_vfiprintf_r+0x5c>
 800771a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800771c:	07dc      	lsls	r4, r3, #31
 800771e:	d504      	bpl.n	800772a <_vfiprintf_r+0x4e>
 8007720:	f04f 30ff 	mov.w	r0, #4294967295
 8007724:	b01d      	add	sp, #116	@ 0x74
 8007726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772a:	89ab      	ldrh	r3, [r5, #12]
 800772c:	0598      	lsls	r0, r3, #22
 800772e:	d4f7      	bmi.n	8007720 <_vfiprintf_r+0x44>
 8007730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007732:	f7ff fd49 	bl	80071c8 <__retarget_lock_release_recursive>
 8007736:	e7f3      	b.n	8007720 <_vfiprintf_r+0x44>
 8007738:	2300      	movs	r3, #0
 800773a:	9309      	str	r3, [sp, #36]	@ 0x24
 800773c:	2320      	movs	r3, #32
 800773e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007742:	f8cd 800c 	str.w	r8, [sp, #12]
 8007746:	2330      	movs	r3, #48	@ 0x30
 8007748:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80078f8 <_vfiprintf_r+0x21c>
 800774c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007750:	f04f 0901 	mov.w	r9, #1
 8007754:	4623      	mov	r3, r4
 8007756:	469a      	mov	sl, r3
 8007758:	f813 2b01 	ldrb.w	r2, [r3], #1
 800775c:	b10a      	cbz	r2, 8007762 <_vfiprintf_r+0x86>
 800775e:	2a25      	cmp	r2, #37	@ 0x25
 8007760:	d1f9      	bne.n	8007756 <_vfiprintf_r+0x7a>
 8007762:	ebba 0b04 	subs.w	fp, sl, r4
 8007766:	d00b      	beq.n	8007780 <_vfiprintf_r+0xa4>
 8007768:	465b      	mov	r3, fp
 800776a:	4622      	mov	r2, r4
 800776c:	4629      	mov	r1, r5
 800776e:	4630      	mov	r0, r6
 8007770:	f7ff ffa1 	bl	80076b6 <__sfputs_r>
 8007774:	3001      	adds	r0, #1
 8007776:	f000 80a7 	beq.w	80078c8 <_vfiprintf_r+0x1ec>
 800777a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800777c:	445a      	add	r2, fp
 800777e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007780:	f89a 3000 	ldrb.w	r3, [sl]
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 809f 	beq.w	80078c8 <_vfiprintf_r+0x1ec>
 800778a:	2300      	movs	r3, #0
 800778c:	f04f 32ff 	mov.w	r2, #4294967295
 8007790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007794:	f10a 0a01 	add.w	sl, sl, #1
 8007798:	9304      	str	r3, [sp, #16]
 800779a:	9307      	str	r3, [sp, #28]
 800779c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80077a2:	4654      	mov	r4, sl
 80077a4:	2205      	movs	r2, #5
 80077a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077aa:	4853      	ldr	r0, [pc, #332]	@ (80078f8 <_vfiprintf_r+0x21c>)
 80077ac:	f7f8 fd10 	bl	80001d0 <memchr>
 80077b0:	9a04      	ldr	r2, [sp, #16]
 80077b2:	b9d8      	cbnz	r0, 80077ec <_vfiprintf_r+0x110>
 80077b4:	06d1      	lsls	r1, r2, #27
 80077b6:	bf44      	itt	mi
 80077b8:	2320      	movmi	r3, #32
 80077ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077be:	0713      	lsls	r3, r2, #28
 80077c0:	bf44      	itt	mi
 80077c2:	232b      	movmi	r3, #43	@ 0x2b
 80077c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077c8:	f89a 3000 	ldrb.w	r3, [sl]
 80077cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ce:	d015      	beq.n	80077fc <_vfiprintf_r+0x120>
 80077d0:	9a07      	ldr	r2, [sp, #28]
 80077d2:	4654      	mov	r4, sl
 80077d4:	2000      	movs	r0, #0
 80077d6:	f04f 0c0a 	mov.w	ip, #10
 80077da:	4621      	mov	r1, r4
 80077dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077e0:	3b30      	subs	r3, #48	@ 0x30
 80077e2:	2b09      	cmp	r3, #9
 80077e4:	d94b      	bls.n	800787e <_vfiprintf_r+0x1a2>
 80077e6:	b1b0      	cbz	r0, 8007816 <_vfiprintf_r+0x13a>
 80077e8:	9207      	str	r2, [sp, #28]
 80077ea:	e014      	b.n	8007816 <_vfiprintf_r+0x13a>
 80077ec:	eba0 0308 	sub.w	r3, r0, r8
 80077f0:	fa09 f303 	lsl.w	r3, r9, r3
 80077f4:	4313      	orrs	r3, r2
 80077f6:	9304      	str	r3, [sp, #16]
 80077f8:	46a2      	mov	sl, r4
 80077fa:	e7d2      	b.n	80077a2 <_vfiprintf_r+0xc6>
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	1d19      	adds	r1, r3, #4
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	9103      	str	r1, [sp, #12]
 8007804:	2b00      	cmp	r3, #0
 8007806:	bfbb      	ittet	lt
 8007808:	425b      	neglt	r3, r3
 800780a:	f042 0202 	orrlt.w	r2, r2, #2
 800780e:	9307      	strge	r3, [sp, #28]
 8007810:	9307      	strlt	r3, [sp, #28]
 8007812:	bfb8      	it	lt
 8007814:	9204      	strlt	r2, [sp, #16]
 8007816:	7823      	ldrb	r3, [r4, #0]
 8007818:	2b2e      	cmp	r3, #46	@ 0x2e
 800781a:	d10a      	bne.n	8007832 <_vfiprintf_r+0x156>
 800781c:	7863      	ldrb	r3, [r4, #1]
 800781e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007820:	d132      	bne.n	8007888 <_vfiprintf_r+0x1ac>
 8007822:	9b03      	ldr	r3, [sp, #12]
 8007824:	1d1a      	adds	r2, r3, #4
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	9203      	str	r2, [sp, #12]
 800782a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800782e:	3402      	adds	r4, #2
 8007830:	9305      	str	r3, [sp, #20]
 8007832:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007908 <_vfiprintf_r+0x22c>
 8007836:	7821      	ldrb	r1, [r4, #0]
 8007838:	2203      	movs	r2, #3
 800783a:	4650      	mov	r0, sl
 800783c:	f7f8 fcc8 	bl	80001d0 <memchr>
 8007840:	b138      	cbz	r0, 8007852 <_vfiprintf_r+0x176>
 8007842:	9b04      	ldr	r3, [sp, #16]
 8007844:	eba0 000a 	sub.w	r0, r0, sl
 8007848:	2240      	movs	r2, #64	@ 0x40
 800784a:	4082      	lsls	r2, r0
 800784c:	4313      	orrs	r3, r2
 800784e:	3401      	adds	r4, #1
 8007850:	9304      	str	r3, [sp, #16]
 8007852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007856:	4829      	ldr	r0, [pc, #164]	@ (80078fc <_vfiprintf_r+0x220>)
 8007858:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800785c:	2206      	movs	r2, #6
 800785e:	f7f8 fcb7 	bl	80001d0 <memchr>
 8007862:	2800      	cmp	r0, #0
 8007864:	d03f      	beq.n	80078e6 <_vfiprintf_r+0x20a>
 8007866:	4b26      	ldr	r3, [pc, #152]	@ (8007900 <_vfiprintf_r+0x224>)
 8007868:	bb1b      	cbnz	r3, 80078b2 <_vfiprintf_r+0x1d6>
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	3307      	adds	r3, #7
 800786e:	f023 0307 	bic.w	r3, r3, #7
 8007872:	3308      	adds	r3, #8
 8007874:	9303      	str	r3, [sp, #12]
 8007876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007878:	443b      	add	r3, r7
 800787a:	9309      	str	r3, [sp, #36]	@ 0x24
 800787c:	e76a      	b.n	8007754 <_vfiprintf_r+0x78>
 800787e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007882:	460c      	mov	r4, r1
 8007884:	2001      	movs	r0, #1
 8007886:	e7a8      	b.n	80077da <_vfiprintf_r+0xfe>
 8007888:	2300      	movs	r3, #0
 800788a:	3401      	adds	r4, #1
 800788c:	9305      	str	r3, [sp, #20]
 800788e:	4619      	mov	r1, r3
 8007890:	f04f 0c0a 	mov.w	ip, #10
 8007894:	4620      	mov	r0, r4
 8007896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800789a:	3a30      	subs	r2, #48	@ 0x30
 800789c:	2a09      	cmp	r2, #9
 800789e:	d903      	bls.n	80078a8 <_vfiprintf_r+0x1cc>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0c6      	beq.n	8007832 <_vfiprintf_r+0x156>
 80078a4:	9105      	str	r1, [sp, #20]
 80078a6:	e7c4      	b.n	8007832 <_vfiprintf_r+0x156>
 80078a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ac:	4604      	mov	r4, r0
 80078ae:	2301      	movs	r3, #1
 80078b0:	e7f0      	b.n	8007894 <_vfiprintf_r+0x1b8>
 80078b2:	ab03      	add	r3, sp, #12
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	462a      	mov	r2, r5
 80078b8:	4b12      	ldr	r3, [pc, #72]	@ (8007904 <_vfiprintf_r+0x228>)
 80078ba:	a904      	add	r1, sp, #16
 80078bc:	4630      	mov	r0, r6
 80078be:	f3af 8000 	nop.w
 80078c2:	4607      	mov	r7, r0
 80078c4:	1c78      	adds	r0, r7, #1
 80078c6:	d1d6      	bne.n	8007876 <_vfiprintf_r+0x19a>
 80078c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078ca:	07d9      	lsls	r1, r3, #31
 80078cc:	d405      	bmi.n	80078da <_vfiprintf_r+0x1fe>
 80078ce:	89ab      	ldrh	r3, [r5, #12]
 80078d0:	059a      	lsls	r2, r3, #22
 80078d2:	d402      	bmi.n	80078da <_vfiprintf_r+0x1fe>
 80078d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078d6:	f7ff fc77 	bl	80071c8 <__retarget_lock_release_recursive>
 80078da:	89ab      	ldrh	r3, [r5, #12]
 80078dc:	065b      	lsls	r3, r3, #25
 80078de:	f53f af1f 	bmi.w	8007720 <_vfiprintf_r+0x44>
 80078e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078e4:	e71e      	b.n	8007724 <_vfiprintf_r+0x48>
 80078e6:	ab03      	add	r3, sp, #12
 80078e8:	9300      	str	r3, [sp, #0]
 80078ea:	462a      	mov	r2, r5
 80078ec:	4b05      	ldr	r3, [pc, #20]	@ (8007904 <_vfiprintf_r+0x228>)
 80078ee:	a904      	add	r1, sp, #16
 80078f0:	4630      	mov	r0, r6
 80078f2:	f000 f879 	bl	80079e8 <_printf_i>
 80078f6:	e7e4      	b.n	80078c2 <_vfiprintf_r+0x1e6>
 80078f8:	0800811c 	.word	0x0800811c
 80078fc:	08008126 	.word	0x08008126
 8007900:	00000000 	.word	0x00000000
 8007904:	080076b7 	.word	0x080076b7
 8007908:	08008122 	.word	0x08008122

0800790c <_printf_common>:
 800790c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007910:	4616      	mov	r6, r2
 8007912:	4698      	mov	r8, r3
 8007914:	688a      	ldr	r2, [r1, #8]
 8007916:	690b      	ldr	r3, [r1, #16]
 8007918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800791c:	4293      	cmp	r3, r2
 800791e:	bfb8      	it	lt
 8007920:	4613      	movlt	r3, r2
 8007922:	6033      	str	r3, [r6, #0]
 8007924:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007928:	4607      	mov	r7, r0
 800792a:	460c      	mov	r4, r1
 800792c:	b10a      	cbz	r2, 8007932 <_printf_common+0x26>
 800792e:	3301      	adds	r3, #1
 8007930:	6033      	str	r3, [r6, #0]
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	0699      	lsls	r1, r3, #26
 8007936:	bf42      	ittt	mi
 8007938:	6833      	ldrmi	r3, [r6, #0]
 800793a:	3302      	addmi	r3, #2
 800793c:	6033      	strmi	r3, [r6, #0]
 800793e:	6825      	ldr	r5, [r4, #0]
 8007940:	f015 0506 	ands.w	r5, r5, #6
 8007944:	d106      	bne.n	8007954 <_printf_common+0x48>
 8007946:	f104 0a19 	add.w	sl, r4, #25
 800794a:	68e3      	ldr	r3, [r4, #12]
 800794c:	6832      	ldr	r2, [r6, #0]
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	42ab      	cmp	r3, r5
 8007952:	dc26      	bgt.n	80079a2 <_printf_common+0x96>
 8007954:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007958:	6822      	ldr	r2, [r4, #0]
 800795a:	3b00      	subs	r3, #0
 800795c:	bf18      	it	ne
 800795e:	2301      	movne	r3, #1
 8007960:	0692      	lsls	r2, r2, #26
 8007962:	d42b      	bmi.n	80079bc <_printf_common+0xb0>
 8007964:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007968:	4641      	mov	r1, r8
 800796a:	4638      	mov	r0, r7
 800796c:	47c8      	blx	r9
 800796e:	3001      	adds	r0, #1
 8007970:	d01e      	beq.n	80079b0 <_printf_common+0xa4>
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	6922      	ldr	r2, [r4, #16]
 8007976:	f003 0306 	and.w	r3, r3, #6
 800797a:	2b04      	cmp	r3, #4
 800797c:	bf02      	ittt	eq
 800797e:	68e5      	ldreq	r5, [r4, #12]
 8007980:	6833      	ldreq	r3, [r6, #0]
 8007982:	1aed      	subeq	r5, r5, r3
 8007984:	68a3      	ldr	r3, [r4, #8]
 8007986:	bf0c      	ite	eq
 8007988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800798c:	2500      	movne	r5, #0
 800798e:	4293      	cmp	r3, r2
 8007990:	bfc4      	itt	gt
 8007992:	1a9b      	subgt	r3, r3, r2
 8007994:	18ed      	addgt	r5, r5, r3
 8007996:	2600      	movs	r6, #0
 8007998:	341a      	adds	r4, #26
 800799a:	42b5      	cmp	r5, r6
 800799c:	d11a      	bne.n	80079d4 <_printf_common+0xc8>
 800799e:	2000      	movs	r0, #0
 80079a0:	e008      	b.n	80079b4 <_printf_common+0xa8>
 80079a2:	2301      	movs	r3, #1
 80079a4:	4652      	mov	r2, sl
 80079a6:	4641      	mov	r1, r8
 80079a8:	4638      	mov	r0, r7
 80079aa:	47c8      	blx	r9
 80079ac:	3001      	adds	r0, #1
 80079ae:	d103      	bne.n	80079b8 <_printf_common+0xac>
 80079b0:	f04f 30ff 	mov.w	r0, #4294967295
 80079b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b8:	3501      	adds	r5, #1
 80079ba:	e7c6      	b.n	800794a <_printf_common+0x3e>
 80079bc:	18e1      	adds	r1, r4, r3
 80079be:	1c5a      	adds	r2, r3, #1
 80079c0:	2030      	movs	r0, #48	@ 0x30
 80079c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079c6:	4422      	add	r2, r4
 80079c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079d0:	3302      	adds	r3, #2
 80079d2:	e7c7      	b.n	8007964 <_printf_common+0x58>
 80079d4:	2301      	movs	r3, #1
 80079d6:	4622      	mov	r2, r4
 80079d8:	4641      	mov	r1, r8
 80079da:	4638      	mov	r0, r7
 80079dc:	47c8      	blx	r9
 80079de:	3001      	adds	r0, #1
 80079e0:	d0e6      	beq.n	80079b0 <_printf_common+0xa4>
 80079e2:	3601      	adds	r6, #1
 80079e4:	e7d9      	b.n	800799a <_printf_common+0x8e>
	...

080079e8 <_printf_i>:
 80079e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079ec:	7e0f      	ldrb	r7, [r1, #24]
 80079ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079f0:	2f78      	cmp	r7, #120	@ 0x78
 80079f2:	4691      	mov	r9, r2
 80079f4:	4680      	mov	r8, r0
 80079f6:	460c      	mov	r4, r1
 80079f8:	469a      	mov	sl, r3
 80079fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079fe:	d807      	bhi.n	8007a10 <_printf_i+0x28>
 8007a00:	2f62      	cmp	r7, #98	@ 0x62
 8007a02:	d80a      	bhi.n	8007a1a <_printf_i+0x32>
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	f000 80d1 	beq.w	8007bac <_printf_i+0x1c4>
 8007a0a:	2f58      	cmp	r7, #88	@ 0x58
 8007a0c:	f000 80b8 	beq.w	8007b80 <_printf_i+0x198>
 8007a10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a18:	e03a      	b.n	8007a90 <_printf_i+0xa8>
 8007a1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a1e:	2b15      	cmp	r3, #21
 8007a20:	d8f6      	bhi.n	8007a10 <_printf_i+0x28>
 8007a22:	a101      	add	r1, pc, #4	@ (adr r1, 8007a28 <_printf_i+0x40>)
 8007a24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a28:	08007a81 	.word	0x08007a81
 8007a2c:	08007a95 	.word	0x08007a95
 8007a30:	08007a11 	.word	0x08007a11
 8007a34:	08007a11 	.word	0x08007a11
 8007a38:	08007a11 	.word	0x08007a11
 8007a3c:	08007a11 	.word	0x08007a11
 8007a40:	08007a95 	.word	0x08007a95
 8007a44:	08007a11 	.word	0x08007a11
 8007a48:	08007a11 	.word	0x08007a11
 8007a4c:	08007a11 	.word	0x08007a11
 8007a50:	08007a11 	.word	0x08007a11
 8007a54:	08007b93 	.word	0x08007b93
 8007a58:	08007abf 	.word	0x08007abf
 8007a5c:	08007b4d 	.word	0x08007b4d
 8007a60:	08007a11 	.word	0x08007a11
 8007a64:	08007a11 	.word	0x08007a11
 8007a68:	08007bb5 	.word	0x08007bb5
 8007a6c:	08007a11 	.word	0x08007a11
 8007a70:	08007abf 	.word	0x08007abf
 8007a74:	08007a11 	.word	0x08007a11
 8007a78:	08007a11 	.word	0x08007a11
 8007a7c:	08007b55 	.word	0x08007b55
 8007a80:	6833      	ldr	r3, [r6, #0]
 8007a82:	1d1a      	adds	r2, r3, #4
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6032      	str	r2, [r6, #0]
 8007a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a90:	2301      	movs	r3, #1
 8007a92:	e09c      	b.n	8007bce <_printf_i+0x1e6>
 8007a94:	6833      	ldr	r3, [r6, #0]
 8007a96:	6820      	ldr	r0, [r4, #0]
 8007a98:	1d19      	adds	r1, r3, #4
 8007a9a:	6031      	str	r1, [r6, #0]
 8007a9c:	0606      	lsls	r6, r0, #24
 8007a9e:	d501      	bpl.n	8007aa4 <_printf_i+0xbc>
 8007aa0:	681d      	ldr	r5, [r3, #0]
 8007aa2:	e003      	b.n	8007aac <_printf_i+0xc4>
 8007aa4:	0645      	lsls	r5, r0, #25
 8007aa6:	d5fb      	bpl.n	8007aa0 <_printf_i+0xb8>
 8007aa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007aac:	2d00      	cmp	r5, #0
 8007aae:	da03      	bge.n	8007ab8 <_printf_i+0xd0>
 8007ab0:	232d      	movs	r3, #45	@ 0x2d
 8007ab2:	426d      	negs	r5, r5
 8007ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ab8:	4858      	ldr	r0, [pc, #352]	@ (8007c1c <_printf_i+0x234>)
 8007aba:	230a      	movs	r3, #10
 8007abc:	e011      	b.n	8007ae2 <_printf_i+0xfa>
 8007abe:	6821      	ldr	r1, [r4, #0]
 8007ac0:	6833      	ldr	r3, [r6, #0]
 8007ac2:	0608      	lsls	r0, r1, #24
 8007ac4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ac8:	d402      	bmi.n	8007ad0 <_printf_i+0xe8>
 8007aca:	0649      	lsls	r1, r1, #25
 8007acc:	bf48      	it	mi
 8007ace:	b2ad      	uxthmi	r5, r5
 8007ad0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ad2:	4852      	ldr	r0, [pc, #328]	@ (8007c1c <_printf_i+0x234>)
 8007ad4:	6033      	str	r3, [r6, #0]
 8007ad6:	bf14      	ite	ne
 8007ad8:	230a      	movne	r3, #10
 8007ada:	2308      	moveq	r3, #8
 8007adc:	2100      	movs	r1, #0
 8007ade:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ae2:	6866      	ldr	r6, [r4, #4]
 8007ae4:	60a6      	str	r6, [r4, #8]
 8007ae6:	2e00      	cmp	r6, #0
 8007ae8:	db05      	blt.n	8007af6 <_printf_i+0x10e>
 8007aea:	6821      	ldr	r1, [r4, #0]
 8007aec:	432e      	orrs	r6, r5
 8007aee:	f021 0104 	bic.w	r1, r1, #4
 8007af2:	6021      	str	r1, [r4, #0]
 8007af4:	d04b      	beq.n	8007b8e <_printf_i+0x1a6>
 8007af6:	4616      	mov	r6, r2
 8007af8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007afc:	fb03 5711 	mls	r7, r3, r1, r5
 8007b00:	5dc7      	ldrb	r7, [r0, r7]
 8007b02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b06:	462f      	mov	r7, r5
 8007b08:	42bb      	cmp	r3, r7
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	d9f4      	bls.n	8007af8 <_printf_i+0x110>
 8007b0e:	2b08      	cmp	r3, #8
 8007b10:	d10b      	bne.n	8007b2a <_printf_i+0x142>
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	07df      	lsls	r7, r3, #31
 8007b16:	d508      	bpl.n	8007b2a <_printf_i+0x142>
 8007b18:	6923      	ldr	r3, [r4, #16]
 8007b1a:	6861      	ldr	r1, [r4, #4]
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	bfde      	ittt	le
 8007b20:	2330      	movle	r3, #48	@ 0x30
 8007b22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b2a:	1b92      	subs	r2, r2, r6
 8007b2c:	6122      	str	r2, [r4, #16]
 8007b2e:	f8cd a000 	str.w	sl, [sp]
 8007b32:	464b      	mov	r3, r9
 8007b34:	aa03      	add	r2, sp, #12
 8007b36:	4621      	mov	r1, r4
 8007b38:	4640      	mov	r0, r8
 8007b3a:	f7ff fee7 	bl	800790c <_printf_common>
 8007b3e:	3001      	adds	r0, #1
 8007b40:	d14a      	bne.n	8007bd8 <_printf_i+0x1f0>
 8007b42:	f04f 30ff 	mov.w	r0, #4294967295
 8007b46:	b004      	add	sp, #16
 8007b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	f043 0320 	orr.w	r3, r3, #32
 8007b52:	6023      	str	r3, [r4, #0]
 8007b54:	4832      	ldr	r0, [pc, #200]	@ (8007c20 <_printf_i+0x238>)
 8007b56:	2778      	movs	r7, #120	@ 0x78
 8007b58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b5c:	6823      	ldr	r3, [r4, #0]
 8007b5e:	6831      	ldr	r1, [r6, #0]
 8007b60:	061f      	lsls	r7, r3, #24
 8007b62:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b66:	d402      	bmi.n	8007b6e <_printf_i+0x186>
 8007b68:	065f      	lsls	r7, r3, #25
 8007b6a:	bf48      	it	mi
 8007b6c:	b2ad      	uxthmi	r5, r5
 8007b6e:	6031      	str	r1, [r6, #0]
 8007b70:	07d9      	lsls	r1, r3, #31
 8007b72:	bf44      	itt	mi
 8007b74:	f043 0320 	orrmi.w	r3, r3, #32
 8007b78:	6023      	strmi	r3, [r4, #0]
 8007b7a:	b11d      	cbz	r5, 8007b84 <_printf_i+0x19c>
 8007b7c:	2310      	movs	r3, #16
 8007b7e:	e7ad      	b.n	8007adc <_printf_i+0xf4>
 8007b80:	4826      	ldr	r0, [pc, #152]	@ (8007c1c <_printf_i+0x234>)
 8007b82:	e7e9      	b.n	8007b58 <_printf_i+0x170>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	f023 0320 	bic.w	r3, r3, #32
 8007b8a:	6023      	str	r3, [r4, #0]
 8007b8c:	e7f6      	b.n	8007b7c <_printf_i+0x194>
 8007b8e:	4616      	mov	r6, r2
 8007b90:	e7bd      	b.n	8007b0e <_printf_i+0x126>
 8007b92:	6833      	ldr	r3, [r6, #0]
 8007b94:	6825      	ldr	r5, [r4, #0]
 8007b96:	6961      	ldr	r1, [r4, #20]
 8007b98:	1d18      	adds	r0, r3, #4
 8007b9a:	6030      	str	r0, [r6, #0]
 8007b9c:	062e      	lsls	r6, r5, #24
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	d501      	bpl.n	8007ba6 <_printf_i+0x1be>
 8007ba2:	6019      	str	r1, [r3, #0]
 8007ba4:	e002      	b.n	8007bac <_printf_i+0x1c4>
 8007ba6:	0668      	lsls	r0, r5, #25
 8007ba8:	d5fb      	bpl.n	8007ba2 <_printf_i+0x1ba>
 8007baa:	8019      	strh	r1, [r3, #0]
 8007bac:	2300      	movs	r3, #0
 8007bae:	6123      	str	r3, [r4, #16]
 8007bb0:	4616      	mov	r6, r2
 8007bb2:	e7bc      	b.n	8007b2e <_printf_i+0x146>
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	1d1a      	adds	r2, r3, #4
 8007bb8:	6032      	str	r2, [r6, #0]
 8007bba:	681e      	ldr	r6, [r3, #0]
 8007bbc:	6862      	ldr	r2, [r4, #4]
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	f7f8 fb05 	bl	80001d0 <memchr>
 8007bc6:	b108      	cbz	r0, 8007bcc <_printf_i+0x1e4>
 8007bc8:	1b80      	subs	r0, r0, r6
 8007bca:	6060      	str	r0, [r4, #4]
 8007bcc:	6863      	ldr	r3, [r4, #4]
 8007bce:	6123      	str	r3, [r4, #16]
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd6:	e7aa      	b.n	8007b2e <_printf_i+0x146>
 8007bd8:	6923      	ldr	r3, [r4, #16]
 8007bda:	4632      	mov	r2, r6
 8007bdc:	4649      	mov	r1, r9
 8007bde:	4640      	mov	r0, r8
 8007be0:	47d0      	blx	sl
 8007be2:	3001      	adds	r0, #1
 8007be4:	d0ad      	beq.n	8007b42 <_printf_i+0x15a>
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	079b      	lsls	r3, r3, #30
 8007bea:	d413      	bmi.n	8007c14 <_printf_i+0x22c>
 8007bec:	68e0      	ldr	r0, [r4, #12]
 8007bee:	9b03      	ldr	r3, [sp, #12]
 8007bf0:	4298      	cmp	r0, r3
 8007bf2:	bfb8      	it	lt
 8007bf4:	4618      	movlt	r0, r3
 8007bf6:	e7a6      	b.n	8007b46 <_printf_i+0x15e>
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	4632      	mov	r2, r6
 8007bfc:	4649      	mov	r1, r9
 8007bfe:	4640      	mov	r0, r8
 8007c00:	47d0      	blx	sl
 8007c02:	3001      	adds	r0, #1
 8007c04:	d09d      	beq.n	8007b42 <_printf_i+0x15a>
 8007c06:	3501      	adds	r5, #1
 8007c08:	68e3      	ldr	r3, [r4, #12]
 8007c0a:	9903      	ldr	r1, [sp, #12]
 8007c0c:	1a5b      	subs	r3, r3, r1
 8007c0e:	42ab      	cmp	r3, r5
 8007c10:	dcf2      	bgt.n	8007bf8 <_printf_i+0x210>
 8007c12:	e7eb      	b.n	8007bec <_printf_i+0x204>
 8007c14:	2500      	movs	r5, #0
 8007c16:	f104 0619 	add.w	r6, r4, #25
 8007c1a:	e7f5      	b.n	8007c08 <_printf_i+0x220>
 8007c1c:	0800812d 	.word	0x0800812d
 8007c20:	0800813e 	.word	0x0800813e

08007c24 <__sflush_r>:
 8007c24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c2c:	0716      	lsls	r6, r2, #28
 8007c2e:	4605      	mov	r5, r0
 8007c30:	460c      	mov	r4, r1
 8007c32:	d454      	bmi.n	8007cde <__sflush_r+0xba>
 8007c34:	684b      	ldr	r3, [r1, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	dc02      	bgt.n	8007c40 <__sflush_r+0x1c>
 8007c3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	dd48      	ble.n	8007cd2 <__sflush_r+0xae>
 8007c40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c42:	2e00      	cmp	r6, #0
 8007c44:	d045      	beq.n	8007cd2 <__sflush_r+0xae>
 8007c46:	2300      	movs	r3, #0
 8007c48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c4c:	682f      	ldr	r7, [r5, #0]
 8007c4e:	6a21      	ldr	r1, [r4, #32]
 8007c50:	602b      	str	r3, [r5, #0]
 8007c52:	d030      	beq.n	8007cb6 <__sflush_r+0x92>
 8007c54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c56:	89a3      	ldrh	r3, [r4, #12]
 8007c58:	0759      	lsls	r1, r3, #29
 8007c5a:	d505      	bpl.n	8007c68 <__sflush_r+0x44>
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	1ad2      	subs	r2, r2, r3
 8007c60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c62:	b10b      	cbz	r3, 8007c68 <__sflush_r+0x44>
 8007c64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c66:	1ad2      	subs	r2, r2, r3
 8007c68:	2300      	movs	r3, #0
 8007c6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c6c:	6a21      	ldr	r1, [r4, #32]
 8007c6e:	4628      	mov	r0, r5
 8007c70:	47b0      	blx	r6
 8007c72:	1c43      	adds	r3, r0, #1
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	d106      	bne.n	8007c86 <__sflush_r+0x62>
 8007c78:	6829      	ldr	r1, [r5, #0]
 8007c7a:	291d      	cmp	r1, #29
 8007c7c:	d82b      	bhi.n	8007cd6 <__sflush_r+0xb2>
 8007c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8007d28 <__sflush_r+0x104>)
 8007c80:	40ca      	lsrs	r2, r1
 8007c82:	07d6      	lsls	r6, r2, #31
 8007c84:	d527      	bpl.n	8007cd6 <__sflush_r+0xb2>
 8007c86:	2200      	movs	r2, #0
 8007c88:	6062      	str	r2, [r4, #4]
 8007c8a:	04d9      	lsls	r1, r3, #19
 8007c8c:	6922      	ldr	r2, [r4, #16]
 8007c8e:	6022      	str	r2, [r4, #0]
 8007c90:	d504      	bpl.n	8007c9c <__sflush_r+0x78>
 8007c92:	1c42      	adds	r2, r0, #1
 8007c94:	d101      	bne.n	8007c9a <__sflush_r+0x76>
 8007c96:	682b      	ldr	r3, [r5, #0]
 8007c98:	b903      	cbnz	r3, 8007c9c <__sflush_r+0x78>
 8007c9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c9e:	602f      	str	r7, [r5, #0]
 8007ca0:	b1b9      	cbz	r1, 8007cd2 <__sflush_r+0xae>
 8007ca2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ca6:	4299      	cmp	r1, r3
 8007ca8:	d002      	beq.n	8007cb0 <__sflush_r+0x8c>
 8007caa:	4628      	mov	r0, r5
 8007cac:	f7ff fa9c 	bl	80071e8 <_free_r>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cb4:	e00d      	b.n	8007cd2 <__sflush_r+0xae>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b0      	blx	r6
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	1c50      	adds	r0, r2, #1
 8007cc0:	d1c9      	bne.n	8007c56 <__sflush_r+0x32>
 8007cc2:	682b      	ldr	r3, [r5, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d0c6      	beq.n	8007c56 <__sflush_r+0x32>
 8007cc8:	2b1d      	cmp	r3, #29
 8007cca:	d001      	beq.n	8007cd0 <__sflush_r+0xac>
 8007ccc:	2b16      	cmp	r3, #22
 8007cce:	d11e      	bne.n	8007d0e <__sflush_r+0xea>
 8007cd0:	602f      	str	r7, [r5, #0]
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	e022      	b.n	8007d1c <__sflush_r+0xf8>
 8007cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cda:	b21b      	sxth	r3, r3
 8007cdc:	e01b      	b.n	8007d16 <__sflush_r+0xf2>
 8007cde:	690f      	ldr	r7, [r1, #16]
 8007ce0:	2f00      	cmp	r7, #0
 8007ce2:	d0f6      	beq.n	8007cd2 <__sflush_r+0xae>
 8007ce4:	0793      	lsls	r3, r2, #30
 8007ce6:	680e      	ldr	r6, [r1, #0]
 8007ce8:	bf08      	it	eq
 8007cea:	694b      	ldreq	r3, [r1, #20]
 8007cec:	600f      	str	r7, [r1, #0]
 8007cee:	bf18      	it	ne
 8007cf0:	2300      	movne	r3, #0
 8007cf2:	eba6 0807 	sub.w	r8, r6, r7
 8007cf6:	608b      	str	r3, [r1, #8]
 8007cf8:	f1b8 0f00 	cmp.w	r8, #0
 8007cfc:	dde9      	ble.n	8007cd2 <__sflush_r+0xae>
 8007cfe:	6a21      	ldr	r1, [r4, #32]
 8007d00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d02:	4643      	mov	r3, r8
 8007d04:	463a      	mov	r2, r7
 8007d06:	4628      	mov	r0, r5
 8007d08:	47b0      	blx	r6
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	dc08      	bgt.n	8007d20 <__sflush_r+0xfc>
 8007d0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d16:	81a3      	strh	r3, [r4, #12]
 8007d18:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d20:	4407      	add	r7, r0
 8007d22:	eba8 0800 	sub.w	r8, r8, r0
 8007d26:	e7e7      	b.n	8007cf8 <__sflush_r+0xd4>
 8007d28:	20400001 	.word	0x20400001

08007d2c <_fflush_r>:
 8007d2c:	b538      	push	{r3, r4, r5, lr}
 8007d2e:	690b      	ldr	r3, [r1, #16]
 8007d30:	4605      	mov	r5, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	b913      	cbnz	r3, 8007d3c <_fflush_r+0x10>
 8007d36:	2500      	movs	r5, #0
 8007d38:	4628      	mov	r0, r5
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	b118      	cbz	r0, 8007d46 <_fflush_r+0x1a>
 8007d3e:	6a03      	ldr	r3, [r0, #32]
 8007d40:	b90b      	cbnz	r3, 8007d46 <_fflush_r+0x1a>
 8007d42:	f7fe ffad 	bl	8006ca0 <__sinit>
 8007d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0f3      	beq.n	8007d36 <_fflush_r+0xa>
 8007d4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d50:	07d0      	lsls	r0, r2, #31
 8007d52:	d404      	bmi.n	8007d5e <_fflush_r+0x32>
 8007d54:	0599      	lsls	r1, r3, #22
 8007d56:	d402      	bmi.n	8007d5e <_fflush_r+0x32>
 8007d58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d5a:	f7ff fa34 	bl	80071c6 <__retarget_lock_acquire_recursive>
 8007d5e:	4628      	mov	r0, r5
 8007d60:	4621      	mov	r1, r4
 8007d62:	f7ff ff5f 	bl	8007c24 <__sflush_r>
 8007d66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d68:	07da      	lsls	r2, r3, #31
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	d4e4      	bmi.n	8007d38 <_fflush_r+0xc>
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	059b      	lsls	r3, r3, #22
 8007d72:	d4e1      	bmi.n	8007d38 <_fflush_r+0xc>
 8007d74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d76:	f7ff fa27 	bl	80071c8 <__retarget_lock_release_recursive>
 8007d7a:	e7dd      	b.n	8007d38 <_fflush_r+0xc>

08007d7c <__swhatbuf_r>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	460c      	mov	r4, r1
 8007d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d84:	2900      	cmp	r1, #0
 8007d86:	b096      	sub	sp, #88	@ 0x58
 8007d88:	4615      	mov	r5, r2
 8007d8a:	461e      	mov	r6, r3
 8007d8c:	da0d      	bge.n	8007daa <__swhatbuf_r+0x2e>
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d94:	f04f 0100 	mov.w	r1, #0
 8007d98:	bf14      	ite	ne
 8007d9a:	2340      	movne	r3, #64	@ 0x40
 8007d9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007da0:	2000      	movs	r0, #0
 8007da2:	6031      	str	r1, [r6, #0]
 8007da4:	602b      	str	r3, [r5, #0]
 8007da6:	b016      	add	sp, #88	@ 0x58
 8007da8:	bd70      	pop	{r4, r5, r6, pc}
 8007daa:	466a      	mov	r2, sp
 8007dac:	f000 f896 	bl	8007edc <_fstat_r>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	dbec      	blt.n	8007d8e <__swhatbuf_r+0x12>
 8007db4:	9901      	ldr	r1, [sp, #4]
 8007db6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dbe:	4259      	negs	r1, r3
 8007dc0:	4159      	adcs	r1, r3
 8007dc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dc6:	e7eb      	b.n	8007da0 <__swhatbuf_r+0x24>

08007dc8 <__smakebuf_r>:
 8007dc8:	898b      	ldrh	r3, [r1, #12]
 8007dca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dcc:	079d      	lsls	r5, r3, #30
 8007dce:	4606      	mov	r6, r0
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	d507      	bpl.n	8007de4 <__smakebuf_r+0x1c>
 8007dd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	6123      	str	r3, [r4, #16]
 8007ddc:	2301      	movs	r3, #1
 8007dde:	6163      	str	r3, [r4, #20]
 8007de0:	b003      	add	sp, #12
 8007de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007de4:	ab01      	add	r3, sp, #4
 8007de6:	466a      	mov	r2, sp
 8007de8:	f7ff ffc8 	bl	8007d7c <__swhatbuf_r>
 8007dec:	9f00      	ldr	r7, [sp, #0]
 8007dee:	4605      	mov	r5, r0
 8007df0:	4639      	mov	r1, r7
 8007df2:	4630      	mov	r0, r6
 8007df4:	f7ff fa64 	bl	80072c0 <_malloc_r>
 8007df8:	b948      	cbnz	r0, 8007e0e <__smakebuf_r+0x46>
 8007dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dfe:	059a      	lsls	r2, r3, #22
 8007e00:	d4ee      	bmi.n	8007de0 <__smakebuf_r+0x18>
 8007e02:	f023 0303 	bic.w	r3, r3, #3
 8007e06:	f043 0302 	orr.w	r3, r3, #2
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	e7e2      	b.n	8007dd4 <__smakebuf_r+0xc>
 8007e0e:	89a3      	ldrh	r3, [r4, #12]
 8007e10:	6020      	str	r0, [r4, #0]
 8007e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	9b01      	ldr	r3, [sp, #4]
 8007e1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e1e:	b15b      	cbz	r3, 8007e38 <__smakebuf_r+0x70>
 8007e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e24:	4630      	mov	r0, r6
 8007e26:	f000 f86b 	bl	8007f00 <_isatty_r>
 8007e2a:	b128      	cbz	r0, 8007e38 <__smakebuf_r+0x70>
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	f023 0303 	bic.w	r3, r3, #3
 8007e32:	f043 0301 	orr.w	r3, r3, #1
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	89a3      	ldrh	r3, [r4, #12]
 8007e3a:	431d      	orrs	r5, r3
 8007e3c:	81a5      	strh	r5, [r4, #12]
 8007e3e:	e7cf      	b.n	8007de0 <__smakebuf_r+0x18>

08007e40 <_putc_r>:
 8007e40:	b570      	push	{r4, r5, r6, lr}
 8007e42:	460d      	mov	r5, r1
 8007e44:	4614      	mov	r4, r2
 8007e46:	4606      	mov	r6, r0
 8007e48:	b118      	cbz	r0, 8007e52 <_putc_r+0x12>
 8007e4a:	6a03      	ldr	r3, [r0, #32]
 8007e4c:	b90b      	cbnz	r3, 8007e52 <_putc_r+0x12>
 8007e4e:	f7fe ff27 	bl	8006ca0 <__sinit>
 8007e52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e54:	07d8      	lsls	r0, r3, #31
 8007e56:	d405      	bmi.n	8007e64 <_putc_r+0x24>
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	0599      	lsls	r1, r3, #22
 8007e5c:	d402      	bmi.n	8007e64 <_putc_r+0x24>
 8007e5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e60:	f7ff f9b1 	bl	80071c6 <__retarget_lock_acquire_recursive>
 8007e64:	68a3      	ldr	r3, [r4, #8]
 8007e66:	3b01      	subs	r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	60a3      	str	r3, [r4, #8]
 8007e6c:	da05      	bge.n	8007e7a <_putc_r+0x3a>
 8007e6e:	69a2      	ldr	r2, [r4, #24]
 8007e70:	4293      	cmp	r3, r2
 8007e72:	db12      	blt.n	8007e9a <_putc_r+0x5a>
 8007e74:	b2eb      	uxtb	r3, r5
 8007e76:	2b0a      	cmp	r3, #10
 8007e78:	d00f      	beq.n	8007e9a <_putc_r+0x5a>
 8007e7a:	6823      	ldr	r3, [r4, #0]
 8007e7c:	1c5a      	adds	r2, r3, #1
 8007e7e:	6022      	str	r2, [r4, #0]
 8007e80:	701d      	strb	r5, [r3, #0]
 8007e82:	b2ed      	uxtb	r5, r5
 8007e84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e86:	07da      	lsls	r2, r3, #31
 8007e88:	d405      	bmi.n	8007e96 <_putc_r+0x56>
 8007e8a:	89a3      	ldrh	r3, [r4, #12]
 8007e8c:	059b      	lsls	r3, r3, #22
 8007e8e:	d402      	bmi.n	8007e96 <_putc_r+0x56>
 8007e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e92:	f7ff f999 	bl	80071c8 <__retarget_lock_release_recursive>
 8007e96:	4628      	mov	r0, r5
 8007e98:	bd70      	pop	{r4, r5, r6, pc}
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	f7ff f825 	bl	8006eee <__swbuf_r>
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	e7ed      	b.n	8007e84 <_putc_r+0x44>

08007ea8 <memmove>:
 8007ea8:	4288      	cmp	r0, r1
 8007eaa:	b510      	push	{r4, lr}
 8007eac:	eb01 0402 	add.w	r4, r1, r2
 8007eb0:	d902      	bls.n	8007eb8 <memmove+0x10>
 8007eb2:	4284      	cmp	r4, r0
 8007eb4:	4623      	mov	r3, r4
 8007eb6:	d807      	bhi.n	8007ec8 <memmove+0x20>
 8007eb8:	1e43      	subs	r3, r0, #1
 8007eba:	42a1      	cmp	r1, r4
 8007ebc:	d008      	beq.n	8007ed0 <memmove+0x28>
 8007ebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ec2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ec6:	e7f8      	b.n	8007eba <memmove+0x12>
 8007ec8:	4402      	add	r2, r0
 8007eca:	4601      	mov	r1, r0
 8007ecc:	428a      	cmp	r2, r1
 8007ece:	d100      	bne.n	8007ed2 <memmove+0x2a>
 8007ed0:	bd10      	pop	{r4, pc}
 8007ed2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ed6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007eda:	e7f7      	b.n	8007ecc <memmove+0x24>

08007edc <_fstat_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	4d07      	ldr	r5, [pc, #28]	@ (8007efc <_fstat_r+0x20>)
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	4608      	mov	r0, r1
 8007ee6:	4611      	mov	r1, r2
 8007ee8:	602b      	str	r3, [r5, #0]
 8007eea:	f7f8 fe8a 	bl	8000c02 <_fstat>
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	d102      	bne.n	8007ef8 <_fstat_r+0x1c>
 8007ef2:	682b      	ldr	r3, [r5, #0]
 8007ef4:	b103      	cbz	r3, 8007ef8 <_fstat_r+0x1c>
 8007ef6:	6023      	str	r3, [r4, #0]
 8007ef8:	bd38      	pop	{r3, r4, r5, pc}
 8007efa:	bf00      	nop
 8007efc:	200015b0 	.word	0x200015b0

08007f00 <_isatty_r>:
 8007f00:	b538      	push	{r3, r4, r5, lr}
 8007f02:	4d06      	ldr	r5, [pc, #24]	@ (8007f1c <_isatty_r+0x1c>)
 8007f04:	2300      	movs	r3, #0
 8007f06:	4604      	mov	r4, r0
 8007f08:	4608      	mov	r0, r1
 8007f0a:	602b      	str	r3, [r5, #0]
 8007f0c:	f7f8 fe89 	bl	8000c22 <_isatty>
 8007f10:	1c43      	adds	r3, r0, #1
 8007f12:	d102      	bne.n	8007f1a <_isatty_r+0x1a>
 8007f14:	682b      	ldr	r3, [r5, #0]
 8007f16:	b103      	cbz	r3, 8007f1a <_isatty_r+0x1a>
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	bd38      	pop	{r3, r4, r5, pc}
 8007f1c:	200015b0 	.word	0x200015b0

08007f20 <_sbrk_r>:
 8007f20:	b538      	push	{r3, r4, r5, lr}
 8007f22:	4d06      	ldr	r5, [pc, #24]	@ (8007f3c <_sbrk_r+0x1c>)
 8007f24:	2300      	movs	r3, #0
 8007f26:	4604      	mov	r4, r0
 8007f28:	4608      	mov	r0, r1
 8007f2a:	602b      	str	r3, [r5, #0]
 8007f2c:	f7f8 fe92 	bl	8000c54 <_sbrk>
 8007f30:	1c43      	adds	r3, r0, #1
 8007f32:	d102      	bne.n	8007f3a <_sbrk_r+0x1a>
 8007f34:	682b      	ldr	r3, [r5, #0]
 8007f36:	b103      	cbz	r3, 8007f3a <_sbrk_r+0x1a>
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	bd38      	pop	{r3, r4, r5, pc}
 8007f3c:	200015b0 	.word	0x200015b0

08007f40 <_realloc_r>:
 8007f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f44:	4607      	mov	r7, r0
 8007f46:	4614      	mov	r4, r2
 8007f48:	460d      	mov	r5, r1
 8007f4a:	b921      	cbnz	r1, 8007f56 <_realloc_r+0x16>
 8007f4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f50:	4611      	mov	r1, r2
 8007f52:	f7ff b9b5 	b.w	80072c0 <_malloc_r>
 8007f56:	b92a      	cbnz	r2, 8007f64 <_realloc_r+0x24>
 8007f58:	f7ff f946 	bl	80071e8 <_free_r>
 8007f5c:	4625      	mov	r5, r4
 8007f5e:	4628      	mov	r0, r5
 8007f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f64:	f000 f81a 	bl	8007f9c <_malloc_usable_size_r>
 8007f68:	4284      	cmp	r4, r0
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	d802      	bhi.n	8007f74 <_realloc_r+0x34>
 8007f6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f72:	d8f4      	bhi.n	8007f5e <_realloc_r+0x1e>
 8007f74:	4621      	mov	r1, r4
 8007f76:	4638      	mov	r0, r7
 8007f78:	f7ff f9a2 	bl	80072c0 <_malloc_r>
 8007f7c:	4680      	mov	r8, r0
 8007f7e:	b908      	cbnz	r0, 8007f84 <_realloc_r+0x44>
 8007f80:	4645      	mov	r5, r8
 8007f82:	e7ec      	b.n	8007f5e <_realloc_r+0x1e>
 8007f84:	42b4      	cmp	r4, r6
 8007f86:	4622      	mov	r2, r4
 8007f88:	4629      	mov	r1, r5
 8007f8a:	bf28      	it	cs
 8007f8c:	4632      	movcs	r2, r6
 8007f8e:	f7ff f91c 	bl	80071ca <memcpy>
 8007f92:	4629      	mov	r1, r5
 8007f94:	4638      	mov	r0, r7
 8007f96:	f7ff f927 	bl	80071e8 <_free_r>
 8007f9a:	e7f1      	b.n	8007f80 <_realloc_r+0x40>

08007f9c <_malloc_usable_size_r>:
 8007f9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fa0:	1f18      	subs	r0, r3, #4
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	bfbc      	itt	lt
 8007fa6:	580b      	ldrlt	r3, [r1, r0]
 8007fa8:	18c0      	addlt	r0, r0, r3
 8007faa:	4770      	bx	lr

08007fac <_init>:
 8007fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fae:	bf00      	nop
 8007fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fb2:	bc08      	pop	{r3}
 8007fb4:	469e      	mov	lr, r3
 8007fb6:	4770      	bx	lr

08007fb8 <_fini>:
 8007fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fba:	bf00      	nop
 8007fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fbe:	bc08      	pop	{r3}
 8007fc0:	469e      	mov	lr, r3
 8007fc2:	4770      	bx	lr
