<?xml version="1.0" encoding="us-ascii"?>

<fileSet version="1" anchorPath="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp" xsi:schemaLocation="http://cypress.com/xsd/cypathdictionary cypathdictionary.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://cypress.com/xsd/cypathdictionary">
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfitter_cfg.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfitter_cfg.c" value="SOURCE_C;CortexM0p;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cymetadata.c" value="SOURCE_C;CortexM0p;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cydevice_trm.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cydevicegnu_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cydevicerv_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cydeviceiar_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfittergnu.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfitterrv.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfitteriar.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyfitter.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cydisabledsheets.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SPI_UART.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SPI_UART.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SPI_UART_INT.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_PM.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_UART.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_BOOT.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_UART_BOOT.c" value="SOURCE_C;CortexM0p;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_PINS.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SPI_UART_PVT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_PVT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_BOOT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm1.c" value="SOURCE_C;CortexM0p;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm1.h" value="HEADER;;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm1_PM.c" value="SOURCE_C;CortexM0p;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\clock.c" value="SOURCE_C;CortexM0p;;;;clock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\clock.h" value="HEADER;;;;;clock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_1.c" value="SOURCE_C;CortexM0p;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_1.h" value="HEADER;;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_1_aliases.h" value="HEADER;;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_1_PM.c" value="SOURCE_C;CortexM0p;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm2.c" value="SOURCE_C;CortexM0p;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm2.h" value="HEADER;;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm2_PM.c" value="SOURCE_C;CortexM0p;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_2.c" value="SOURCE_C;CortexM0p;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_2.h" value="HEADER;;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_2_aliases.h" value="HEADER;;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_2_PM.c" value="SOURCE_C;CortexM0p;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm0.c" value="SOURCE_C;CortexM0p;;;;pwm0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm0.h" value="HEADER;;;;;pwm0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm0_PM.c" value="SOURCE_C;CortexM0p;;;;pwm0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_0.c" value="SOURCE_C;CortexM0p;;;;pwm_0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_0.h" value="HEADER;;;;;pwm_0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_0_aliases.h" value="HEADER;;;;;pwm_0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\pwm_0_PM.c" value="SOURCE_C;CortexM0p;;;;pwm_0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led5.c" value="SOURCE_C;CortexM0p;;;;led5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led5.h" value="HEADER;;;;;led5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led5_aliases.h" value="HEADER;;;;;led5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led5_PM.c" value="SOURCE_C;CortexM0p;;;;led5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led4.c" value="SOURCE_C;CortexM0p;;;;led4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led4.h" value="HEADER;;;;;led4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led4_aliases.h" value="HEADER;;;;;led4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led4_PM.c" value="SOURCE_C;CortexM0p;;;;led4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Control.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Processing.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Structure.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Tuner.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Filter.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Sensing.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Control.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Filter.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Processing.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Sensing.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Structure.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Tuner.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Configuration.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_INT.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_SensingCSD_LL.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_SensingCSD_LL.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_SensingCSX_LL.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_SensingCSX_LL.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_RegisterMap.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Centroid_LL.c" value="SOURCE_C;CortexM0p;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_Centroid_LL.h" value="HEADER;;;;;capsense" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led6.c" value="SOURCE_C;CortexM0p;;;;led6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led6.h" value="HEADER;;;;;led6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led6_aliases.h" value="HEADER;;;;;led6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led6_PM.c" value="SOURCE_C;CortexM0p;;;;led6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led7.c" value="SOURCE_C;CortexM0p;;;;led7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led7.h" value="HEADER;;;;;led7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led7_aliases.h" value="HEADER;;;;;led7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led7_PM.c" value="SOURCE_C;CortexM0p;;;;led7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led8.c" value="SOURCE_C;CortexM0p;;;;led8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led8.h" value="HEADER;;;;;led8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led8_aliases.h" value="HEADER;;;;;led8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led8_PM.c" value="SOURCE_C;CortexM0p;;;;led8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led9.c" value="SOURCE_C;CortexM0p;;;;led9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led9.h" value="HEADER;;;;;led9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led9_aliases.h" value="HEADER;;;;;led9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led9_PM.c" value="SOURCE_C;CortexM0p;;;;led9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led10.c" value="SOURCE_C;CortexM0p;;;;led10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led10.h" value="HEADER;;;;;led10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led10_aliases.h" value="HEADER;;;;;led10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led10_PM.c" value="SOURCE_C;CortexM0p;;;;led10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led11.c" value="SOURCE_C;CortexM0p;;;;led11" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led11.h" value="HEADER;;;;;led11" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led11_aliases.h" value="HEADER;;;;;led11" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led11_PM.c" value="SOURCE_C;CortexM0p;;;;led11" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\sw2.c" value="SOURCE_C;CortexM0p;;;;sw2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\sw2.h" value="HEADER;;;;;sw2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\sw2_aliases.h" value="HEADER;;;;;sw2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\sw2_PM.c" value="SOURCE_C;CortexM0p;;;;sw2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led1.c" value="SOURCE_C;CortexM0p;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led1.h" value="HEADER;;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led1_aliases.h" value="HEADER;;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\led1_PM.c" value="SOURCE_C;CortexM0p;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di1.c" value="SOURCE_C;CortexM0p;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di1.h" value="HEADER;;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di1_aliases.h" value="HEADER;;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di1_PM.c" value="SOURCE_C;CortexM0p;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do1.c" value="SOURCE_C;CortexM0p;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do1.h" value="HEADER;;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do1_aliases.h" value="HEADER;;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do1_PM.c" value="SOURCE_C;CortexM0p;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di2.c" value="SOURCE_C;CortexM0p;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di2.h" value="HEADER;;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di2_aliases.h" value="HEADER;;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di2_PM.c" value="SOURCE_C;CortexM0p;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do2.c" value="SOURCE_C;CortexM0p;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do2.h" value="HEADER;;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do2_aliases.h" value="HEADER;;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do2_PM.c" value="SOURCE_C;CortexM0p;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di0.c" value="SOURCE_C;CortexM0p;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di0.h" value="HEADER;;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di0_aliases.h" value="HEADER;;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\di0_PM.c" value="SOURCE_C;CortexM0p;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do0.c" value="SOURCE_C;CortexM0p;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do0.h" value="HEADER;;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do0_aliases.h" value="HEADER;;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\do0_PM.c" value="SOURCE_C;CortexM0p;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SCBCLK.c" value="SOURCE_C;CortexM0p;;;;uart_SCBCLK" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_SCBCLK.h" value="HEADER;;;;;uart_SCBCLK" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_tx.c" value="SOURCE_C;CortexM0p;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_tx.h" value="HEADER;;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_tx_aliases.h" value="HEADER;;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_tx_PM.c" value="SOURCE_C;CortexM0p;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_rx.c" value="SOURCE_C;CortexM0p;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_rx.h" value="HEADER;;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_rx_aliases.h" value="HEADER;;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\uart_rx_PM.c" value="SOURCE_C;CortexM0p;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_ISR.c" value="SOURCE_C;CortexM0p;;;;capsense_ISR" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\capsense_ISR.h" value="HEADER;;;;;capsense_ISR" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cm0plusgcc.ld" value="LINKER_SCRIPT;;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\Cm0plusRealView.scat" value="LINKER_SCRIPT;;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\Cm0plusStart.c" value="SOURCE_C;CortexM0p;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyBootAsmRv.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyFlash.c" value="SOURCE_C;CortexM0p;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyFlash.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyLib.c" value="SOURCE_C;CortexM0p;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyLib.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyPm.c" value="SOURCE_C;CortexM0p;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyPm.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cytypes.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cyutils.c" value="SOURCE_C;CortexM0p;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cypins.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\core_cmFunc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\core_cmInstr.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\Cm0plusIar.icf" value="LINKER_SCRIPT;;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyBootAsmIar.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cmsis_armcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cmsis_gcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\core_cm0plus.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\core_cm0plus_psoc4.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cmsis_compiler.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyBootAsmGnu.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyLFClk.c" value="SOURCE_C;CortexM0p;;;;cy_lfclk" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\CyLFClk.h" value="HEADER;;;;;cy_lfclk" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cy_em_eeprom.c" value="SOURCE_C;CortexM0p;;;;Em_EEPROM_Dynamic" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cy_em_eeprom.h" value="HEADER;;;;;Em_EEPROM_Dynamic" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\project.h" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cycodeshareimport.ld" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cycodeshareexport.ld" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-145-40XX\examples\CY8CKIT-145-40XX-uart.cydsn\codegentemp\cycodeshareimport.scat" value="OTHER;;;;;" />
</fileSet>