

================================================================
== Vitis HLS Report for 'ellipse_solver_Pipeline_1'
================================================================
* Date:           Mon Nov 20 13:30:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ellipse_solver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       14|       14|         1|          1|          1|    14|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       6|      48|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_12_fu_231_p2     |         +|   0|  0|  12|           4|           1|
    |exitcond473_fu_225_p2  |      icmp|   0|  0|   9|           4|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  21|           8|           4|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_70              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_70  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|outData_12_out         |  out|   32|      ap_vld|             outData_12_out|       pointer|
|outData_12_out_ap_vld  |  out|    1|      ap_vld|             outData_12_out|       pointer|
|outData_11_out         |  out|   32|      ap_vld|             outData_11_out|       pointer|
|outData_11_out_ap_vld  |  out|    1|      ap_vld|             outData_11_out|       pointer|
|outData_10_out         |  out|   32|      ap_vld|             outData_10_out|       pointer|
|outData_10_out_ap_vld  |  out|    1|      ap_vld|             outData_10_out|       pointer|
|outData_9_out          |  out|   32|      ap_vld|              outData_9_out|       pointer|
|outData_9_out_ap_vld   |  out|    1|      ap_vld|              outData_9_out|       pointer|
|outData_8_out          |  out|   32|      ap_vld|              outData_8_out|       pointer|
|outData_8_out_ap_vld   |  out|    1|      ap_vld|              outData_8_out|       pointer|
|outData_7_out          |  out|   32|      ap_vld|              outData_7_out|       pointer|
|outData_7_out_ap_vld   |  out|    1|      ap_vld|              outData_7_out|       pointer|
|outData_6_out          |  out|   32|      ap_vld|              outData_6_out|       pointer|
|outData_6_out_ap_vld   |  out|    1|      ap_vld|              outData_6_out|       pointer|
|outData_5_out          |  out|   32|      ap_vld|              outData_5_out|       pointer|
|outData_5_out_ap_vld   |  out|    1|      ap_vld|              outData_5_out|       pointer|
|outData_4_out          |  out|   32|      ap_vld|              outData_4_out|       pointer|
|outData_4_out_ap_vld   |  out|    1|      ap_vld|              outData_4_out|       pointer|
|outData_3_out          |  out|   32|      ap_vld|              outData_3_out|       pointer|
|outData_3_out_ap_vld   |  out|    1|      ap_vld|              outData_3_out|       pointer|
|outData_2_out          |  out|   32|      ap_vld|              outData_2_out|       pointer|
|outData_2_out_ap_vld   |  out|    1|      ap_vld|              outData_2_out|       pointer|
|outData_1_out          |  out|   32|      ap_vld|              outData_1_out|       pointer|
|outData_1_out_ap_vld   |  out|    1|      ap_vld|              outData_1_out|       pointer|
|outData_out            |  out|   32|      ap_vld|                outData_out|       pointer|
|outData_out_ap_vld     |  out|    1|      ap_vld|                outData_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

