/* DO NOT edit this file, your changes will be overwritten and won't take any effect! */
/* Generated from CFLAGS: -DDEVELHELP -Werror -DCPU_FAM_SAMD21 -DDONT_USE_CMSIS_INIT -DDONT_USE_PREDEFINED_CORE_HANDLERS -DDONT_USE_PREDEFINED_PERIPHERALS_HANDLERS -mno-thumb-interwork -mcpu=cortex-m0plus -mlittle-endian -mthumb -mfloat-abi=soft -march=armv6s-m -ffunction-sections -fdata-sections -fno-builtin -fshort-enums -ggdb -g3 -Os -DCPU_MODEL_SAMD21G18A -DCPU_ARCH_CORTEX_M0PLUS -DRIOT_APPLICATION="arduino_hello-world" -DBOARD_ARDUINO_MKRZERO="arduino-mkrzero" -DRIOT_BOARD=BOARD_ARDUINO_MKRZERO -DCPU_SAMD21="samd21" -DRIOT_CPU=CPU_SAMD21 -DMCU_SAMD21="samd21" -DRIOT_MCU=MCU_SAMD21 -std=c99 -fno-delete-null-pointer-checks -fdiagnostics-color -Wstrict-prototypes -Wold-style-definition -fno-common -Wall -Wextra -Wformat=2 -Wformat-overflow -Wformat-truncation -Wmissing-include-dirs -DMODULE_ARDUINO -DMODULE_AUTO_INIT -DMODULE_BOARD -DMODULE_BOARDS_COMMON_ARDUINO_MKR -DMODULE_CORE -DMODULE_CORE_MSG -DMODULE_CORTEXM_COMMON -DMODULE_CORTEXM_COMMON_PERIPH -DMODULE_CPU -DMODULE_DIV -DMODULE_NEWLIB -DMODULE_NEWLIB_NANO -DMODULE_NEWLIB_SYSCALLS_DEFAULT -DMODULE_PERIPH -DMODULE_PERIPH_ADC -DMODULE_PERIPH_COMMON -DMODULE_PERIPH_GPIO -DMODULE_PERIPH_PM -DMODULE_PERIPH_TIMER -DMODULE_PERIPH_UART -DMODULE_PM_LAYERED -DMODULE_SAM0_COMMON_PERIPH -DMODULE_STDIO_UART -DMODULE_SYS -DMODULE_XTIMER -DRIOT_VERSION="buildtest" */
#define DEVELHELP 1
#define CPU_FAM_SAMD21 1
#define DONT_USE_CMSIS_INIT 1
#define DONT_USE_PREDEFINED_CORE_HANDLERS 1
#define DONT_USE_PREDEFINED_PERIPHERALS_HANDLERS 1
#define CPU_MODEL_SAMD21G18A 1
#define CPU_ARCH_CORTEX_M0PLUS 1
#define RIOT_APPLICATION "arduino_hello-world"
#define BOARD_ARDUINO_MKRZERO "arduino-mkrzero"
#define RIOT_BOARD BOARD_ARDUINO_MKRZERO
#define CPU_SAMD21 "samd21"
#define RIOT_CPU CPU_SAMD21
#define MCU_SAMD21 "samd21"
#define RIOT_MCU MCU_SAMD21
#define MODULE_ARDUINO 1
#define MODULE_AUTO_INIT 1
#define MODULE_BOARD 1
#define MODULE_BOARDS_COMMON_ARDUINO_MKR 1
#define MODULE_CORE 1
#define MODULE_CORE_MSG 1
#define MODULE_CORTEXM_COMMON 1
#define MODULE_CORTEXM_COMMON_PERIPH 1
#define MODULE_CPU 1
#define MODULE_DIV 1
#define MODULE_NEWLIB 1
#define MODULE_NEWLIB_NANO 1
#define MODULE_NEWLIB_SYSCALLS_DEFAULT 1
#define MODULE_PERIPH 1
#define MODULE_PERIPH_ADC 1
#define MODULE_PERIPH_COMMON 1
#define MODULE_PERIPH_GPIO 1
#define MODULE_PERIPH_PM 1
#define MODULE_PERIPH_TIMER 1
#define MODULE_PERIPH_UART 1
#define MODULE_PM_LAYERED 1
#define MODULE_SAM0_COMMON_PERIPH 1
#define MODULE_STDIO_UART 1
#define MODULE_SYS 1
#define MODULE_XTIMER 1
#define RIOT_VERSION "buildtest"
