<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ex6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="barrelshifter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="barrelshifter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="barrelshifter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="barrelshifter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="barrelshifter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="barrelshifter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="barrelshifter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="barrelshifter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="barrelshifter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="barrelshifter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="barrelshifter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="barrelshifter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="barrelshifter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="barrelshifter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="barrelshifter.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="barrelshifter.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="barrelshifter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="barrelshifter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="barrelshifter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="barrelshifter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="barrelshifter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="barrelshifter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="barrelshifter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="barrelshifter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="barrelshifter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="barrelshifter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="barrelshifter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="barrelshifter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="barrelshifter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="barrelshifter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="barrelshifter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrelshifter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrelshifter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="barrelshifter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="barrelshifter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrelshifter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="barrelshifter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="barrelshifter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="barrelshifter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrelshifter_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="barrelshitertest.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1382158629" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="9056866965056921438" xil_pn:start_ts="1382158626">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1382174793" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1382174793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383555133" xil_pn:in_ck="-2205132428554639972" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1383555133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="barrelshifter.v"/>
      <outfile xil_pn:name="barrelshitertest.v"/>
    </transform>
    <transform xil_pn:end_ts="1382174793" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5209480551833491010" xil_pn:start_ts="1382174793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382174793" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7887859314152078716" xil_pn:start_ts="1382174793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382174793" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1542553014413789105" xil_pn:start_ts="1382174793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383555133" xil_pn:in_ck="-2205132428554639972" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1383555133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="barrelshifter.v"/>
      <outfile xil_pn:name="barrelshitertest.v"/>
    </transform>
    <transform xil_pn:end_ts="1383555137" xil_pn:in_ck="-2205132428554639972" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3622564406904091749" xil_pn:start_ts="1383555133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="barrelshitertest.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3333629762736416638" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1542553014413789105" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9064740632104432700" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382158705" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3702296541139524347" xil_pn:start_ts="1382158705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382174391" xil_pn:in_ck="8823435914715539793" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2749962213736114080" xil_pn:start_ts="1382174376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.lso"/>
      <outfile xil_pn:name="barrelshifter.ngc"/>
      <outfile xil_pn:name="barrelshifter.ngr"/>
      <outfile xil_pn:name="barrelshifter.prj"/>
      <outfile xil_pn:name="barrelshifter.stx"/>
      <outfile xil_pn:name="barrelshifter.syr"/>
      <outfile xil_pn:name="barrelshifter.xst"/>
      <outfile xil_pn:name="barrelshifter_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1382174454" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5848592345279848849" xil_pn:start_ts="1382174454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382174461" xil_pn:in_ck="-2031951277453562573" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5070262623260061134" xil_pn:start_ts="1382174454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.bld"/>
      <outfile xil_pn:name="barrelshifter.ngd"/>
      <outfile xil_pn:name="barrelshifter_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1382174490" xil_pn:in_ck="-2031951277453562572" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1382174461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.pcf"/>
      <outfile xil_pn:name="barrelshifter_map.map"/>
      <outfile xil_pn:name="barrelshifter_map.mrp"/>
      <outfile xil_pn:name="barrelshifter_map.ncd"/>
      <outfile xil_pn:name="barrelshifter_map.ngm"/>
      <outfile xil_pn:name="barrelshifter_map.xrpt"/>
      <outfile xil_pn:name="barrelshifter_summary.xml"/>
      <outfile xil_pn:name="barrelshifter_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1382174506" xil_pn:in_ck="1380929906561185357" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1382174490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.ncd"/>
      <outfile xil_pn:name="barrelshifter.pad"/>
      <outfile xil_pn:name="barrelshifter.par"/>
      <outfile xil_pn:name="barrelshifter.ptwx"/>
      <outfile xil_pn:name="barrelshifter.unroutes"/>
      <outfile xil_pn:name="barrelshifter.xpi"/>
      <outfile xil_pn:name="barrelshifter_pad.csv"/>
      <outfile xil_pn:name="barrelshifter_pad.txt"/>
      <outfile xil_pn:name="barrelshifter_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1382174529" xil_pn:in_ck="-2031951277453562704" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1382174506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.bgn"/>
      <outfile xil_pn:name="barrelshifter.bit"/>
      <outfile xil_pn:name="barrelshifter.drc"/>
      <outfile xil_pn:name="barrelshifter.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1382174506" xil_pn:in_ck="-2031951277453562704" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1382174500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="barrelshifter.twr"/>
      <outfile xil_pn:name="barrelshifter.twx"/>
    </transform>
  </transforms>

</generated_project>
