# ARM-FPGA Integrated Control System: UART & DC Motor PWM Control

## 1. Project Overview
This repository contains a heterogeneous system integration project utilizing an **ARM Cortex-M MCU (STM32F429ZI)** and an **FPGA (Zynq-7000)**. 
Designed from the ground up, the system enables wireless DC motor control. The ARM board acts as the control plane, transmitting command data via Bluetooth. The FPGA's Programmable Logic (PL) acts as a hardware accelerator, utilizing a custom-designed asynchronous UART transceiver (Baud rate: 9600, 16x oversampling) to receive these commands and map them to specific motor actions (Forward, Reverse, PWM speed control).
Furthermore, the project encompasses a complete ASIC design flow using Cadence tools (Genus & Innovus), extending from RTL synthesis to Place & Route (P&R) and Post-Layout Gate-Level Simulation (GLS).

* **Hardware Boards:** Zynq-7000 FPGA Board, ARM-Nucleo-F429ZI-board (STM32F429ZI)
* **EDA Tools:** Xilinx Vivado, Cadence (Genus, Innovus, Xcelium)

## 2. System Architecture
* **Command Source (ARM/STM32):** Processes user input and generates control signals (numeric data), formatted for UART transmission.
* **Wireless Bridge (Bluetooth):** Facilitates asynchronous wireless data transmission between the MCU and the FPGA.
* **Hardware Accelerator (FPGA PL):**
  * **Custom UART Transceiver:** Independent Rx/Tx modules utilizing an 11-bit frame (Start, 8-bit Data, Parity, Stop) with a robust finite state machine (FSM).
  * **PWM Motor Controller:** Converts decoded UART bytes into directional logic and variable PWM duty cycles for L9110S motor drivers.

## 3. Critical Troubleshooting Log (Deep Dive)

### Issue 1: Metastability in Heterogeneous Interfacing
* **Symptom:** Occasional erratic motor behavior when receiving commands from the external ARM board, despite clean functional simulation results.
* **Root Cause:** The system involves asynchronous communication between two completely independent clock domains (STM32 clock vs. FPGA PCLK). The incoming UART signal from the Bluetooth module was not synchronized with the FPGA's internal clock, leading to Metastability at the first flip-flop stage of the UART Rx module.
* **Resolution:** Implemented a **2-stage Flip-Flop Synchronizer** at the `rx` input signal to ensure stable signal transitions and prevent meta-stable states from propagating into the FSM logic.

### Issue 2: Simulation vs. Synthesis Mismatch in FSM State Transitions
* **Symptom:** In functional simulation, the FSM transitioned correctly. However, during FPGA hardware testing (verified via ILA), `state` advanced prematurely when `bit_index` reached 1 instead of 2.
* **Root Cause:** The `always @(*)` combinational logic for `next_state` lacked exhaustive `else` conditions. While the simulator processed this with zero-time delay, the synthesis tool generated unintended latches to "remember" the previous state. This physical latch introduced propagation delays and glitches, causing a race condition during the setup time of the state flip-flop.
* **Resolution:** Implemented completely defined combinational logic by adding explicit `else` statements for all conditions, ensuring pure combinational synthesis without latches.

### Issue 3: Duty Cycle Overwrite in Sequential Logic
* **Symptom:** The PWM duty cycle remained at 0 despite receiving speed increment/decrement commands (0x83, 0x84).
* **Root Cause:** Multiple non-blocking assignments (`<=`) targeted the `duty_cycle` register within the same clock cycle. The default `else { duty_cycle <= duty_cycle; }` at the end of the block continuously overwrote the newly updated values from the command decoder.
* **Resolution:** Restructured the sequential block into a strict priority hierarchy, guaranteeing that `duty_cycle` is assigned exactly once per clock cycle.

## 4. Future Architecture Upgrade
* **AMBA AXI4-Lite Integration:** Transitioning from a standalone MCU-FPGA interface to an SoC architecture. The UART and Motor controller modules will be packaged as AXI4-Lite slave peripherals, allowing direct memory-mapped control from the Zynq Processing System (ARM Cortex-A9).

## 5. Result
* **youtube link:** ðŸ”—https://youtube.com/shorts/WTCJQ0E2--E?feature=share

-------

[í”„ë¡œì íŠ¸] Custom UART & DC Motor ì œì–´ ì‹œìŠ¤í…œ ë° ASIC ì„¤ê³„ íŒŒì´í”„ë¼ì¸ êµ¬ì¶•

1. í”„ë¡œì íŠ¸ ê°œìš”
ê°œë°œ í™˜ê²½: Verilog HDL, Xilinx Vivado, Cadence (Genus, Innovus, Xcelium)
íƒ€ê²Ÿ ë³´ë“œ: Zynq-7000 FPGA, ARM-Nucleo-F429ZI-board (STM32F429ZI)
í•µì‹¬ ë‚´ìš©: ARM Cortex-M(STM32)ê³¼ FPGAë¥¼ ê²°í•©í•œ ì´ì¢… ì‹œìŠ¤í…œ(Heterogeneous System) í†µí•© ì„¤ê³„. STM32ì—ì„œ ì „ì†¡í•œ ë¬´ì„  ì œì–´ ëª…ë ¹ì„ ìˆ˜ì‹ í•˜ê¸° ìœ„í•´ FPGA(PL) ë‚´ë¶€ì— UART IPë¥¼ ì§ì ‘ ì„¤ê³„í•˜ê³ , ì´ë¥¼ ê¸°ë°˜ìœ¼ë¡œ DC ëª¨í„°ì˜ ë°©í–¥ ë° PWM ì†ë„ë¥¼ ì œì–´í•˜ëŠ” í•˜ë“œì›¨ì–´ ê°€ì†ê¸°ë¥¼ êµ¬í˜„í•¨. ìˆœìˆ˜ RTL ì„¤ê³„ë¥¼ ë„˜ì–´ ASIC Physical Design (í•©ì„±, P&R, Post-GLS)ê¹Œì§€ Full-flow ê²€ì¦ ì™„ë£Œ.

2. í•µì‹¬ ì—”ì§€ë‹ˆì–´ë§ ì—­ëŸ‰ (Troubleshooting)

â‘  ì´ì¢… í”Œëž«í¼ ê°„ ë¹„ë™ê¸° í†µì‹  ì‹œ ë°œìƒí•˜ëŠ” Metastability í•´ê²°
* í˜„ìƒ: ê¸°ëŠ¥ ì‹œë®¬ë ˆì´ì…˜ì—ì„œëŠ” ì™„ë²½ížˆ ë™ìž‘í•˜ë˜ ì½”ë“œê°€ ì‹¤ì œ ARM ë³´ë“œì™€ ë¸”ë£¨íˆ¬ìŠ¤ë¡œ í†µì‹ í•  ë•Œ ê°„í—ì ì¸ ì˜¤ìž‘ë™(ëª¨í„° ì œì–´ íŠ í˜„ìƒ) ë°œìƒ.
* ì›ì¸ ë° í•´ê²°: STM32ì™€ FPGAê°€ ì„œë¡œ ë‹¤ë¥¸ ë…ë¦½ì ì¸ í´ëŸ­ ë„ë©”ì¸ì„ ì‚¬ìš©í•¨ì— ë”°ë¼, ì™¸ë¶€ì—ì„œ ë¹„ë™ê¸°ì ìœ¼ë¡œ ì¸ê°€ë˜ëŠ” UART ìˆ˜ì‹  ì‹ í˜¸ê°€ FPGA ë‚´ë¶€ í”Œë¦½í”Œë¡­ì˜ Setup/Hold íƒ€ìž„ì„ ìœ„ë°˜í•˜ì—¬ Metastability(ë©”íƒ€ìŠ¤í…Œì´ë¸”) ìƒíƒœë¥¼ ìœ ë°œí•¨. ì´ë¥¼ ë°©ì§€í•˜ê¸° ìœ„í•´ UART Rx ìž…ë ¥ë‹¨ì— **2-stage Flip-Flop ë™ê¸°í™” íšŒë¡œ(Synchronizer)**ë¥¼ ì„¤ê³„í•˜ì—¬ ì™¸ë¶€ ì‹ í˜¸ë¥¼ FPGA í´ëŸ­ ë„ë©”ì¸ìœ¼ë¡œ ì•ˆì „í•˜ê²Œ ë™ê¸°í™”í•¨.

â‘¡ ì‹œë®¬ë ˆì´ì…˜ê³¼ ì‹¤ì œ í•˜ë“œì›¨ì–´(Synthesis)ì˜ ë™ìž‘ ë¶ˆì¼ì¹˜ ì›ì¸ ê·œëª…
* í˜„ìƒ: FSMì´ ì‹¤ì œ FPGA í•˜ë“œì›¨ì–´(ILA ê´€ì°°)ì—ì„œëŠ” ì¡°ê±´ì´ ì¶©ì¡±ë˜ì§€ ì•Šì€ ìƒíƒœì—ì„œ ë‹¤ìŒ Stateë¡œ ë„˜ì–´ê°€ëŠ” í˜„ìƒ ë°œìƒ.
* ì›ì¸ ë° í•´ê²°: always @(*) êµ¬ë¬¸ ë‚´ ë¶ˆì™„ì „í•œ ì¡°ê±´ë¬¸(missing else)ìœ¼ë¡œ ì¸í•´ í•©ì„± íˆ´ì´ ì˜ë„ì¹˜ ì•Šì€ 'ëž˜ì¹˜(Latch)'ë¥¼ ìƒì„±í•¨. ì‹œë®¬ë ˆì´í„°ëŠ” Zero-time delayë¡œ ë™ìž‘í•˜ì—¬ ë¬¸ì œë¥¼ ìˆ¨ê²¼ìœ¼ë‚˜, ì‹¤ì œ ë¬¼ë¦¬ íšŒë¡œì—ì„œëŠ” ëž˜ì¹˜ë¡œ ì¸í•œ ì „íŒŒ ì§€ì—°ê³¼ ê¸€ë¦¬ì¹˜ê°€ ë°œìƒí•¨. ëª¨ë“  ë¶„ê¸°ì— ëª…í™•í•œ ìƒíƒœ ì§€ì‹œ(else)ë¥¼ ì¶”ê°€í•˜ì—¬ ëž˜ì¹˜ ìƒì„±ì„ ì›ì²œ ì°¨ë‹¨.

â‘¢ ë ˆì§€ìŠ¤í„° ë®ì–´ì“°ê¸°(Overwrite) ì„¤ê³„ ê²°í•¨ ìˆ˜ì •
* ì›ì¸ ë° í•´ê²°: ë‹¨ì¼ Clock Cycle ë‚´ì—ì„œ ë™ì¼í•œ ë ˆì§€ìŠ¤í„°(duty_cycle)ì— ëŒ€í•´ ë‹¤ì¤‘ Non-blocking í• ë‹¹ì´ ì¤‘ì²©ë˜ì–´ ë§ˆì§€ë§‰ ê°’ì´ ë®ì–´ì”Œì›Œì§€ëŠ” êµ¬ì¡°ì  ê²°í•¨ íŒŒì•…. í• ë‹¹ ìš°ì„ ìˆœìœ„ êµ¬ì¡°ë¥¼ ë‹¨ì¼í™”í•˜ì—¬ 1 Clock ë‹¹ 1íšŒì˜ ì—…ë°ì´íŠ¸ë§Œ ë°œìƒí•˜ë„ë¡ RTL ì•„í‚¤í…ì²˜ ìž¬ì„¤ê³„.

3. ASIC Flow ë° íƒ€ì´ë° ê²€ì¦ (Timing Closure)
Synthesis (Genus): ì„¤ê³„ ì œì•½ ì¡°ê±´(SDC)ì„ ë°”íƒ•ìœ¼ë¡œ Gate-level Netlist ì¶”ì¶œ ë° Pre-layout STA ì§„í–‰.
Place & Route (Innovus): Floorplanning, Power Plan(Ring/Stripe), CTS(Clock Tree Synthesis), Routing ìˆ˜í–‰.
Sign-off ê²€ì¦: Parasitic RC ê°’ì´ ë°˜ì˜ëœ SDFë¥¼ ìƒì„±í•˜ì—¬ Post-layout Gate-Level Simulation(GLS)ì„ ìˆ˜í–‰, ì‹¤ì œ ë°°ì„  ì§€ì—°ì´ í¬í•¨ëœ ìƒíƒœì—ì„œì˜ íƒ€ì´ë° ì œì•½(Setup/Hold)ì„ ìµœì¢… ê²€ì¦í•¨.

4. í–¥í›„ ì•„í‚¤í…ì²˜ ê³ ë„í™” (Scalability)
ë‹¨ë… ì œì–´(Standalone) êµ¬ì¡°ë¥¼ í™•ìž¥í•˜ì—¬, ê°œë°œí•œ ëª¨ë“ˆì„ AMBA AXI4-Lite Slave IPë¡œ íŒ¨í‚¤ì§•. Zynq PS(ARM ì½”ì–´)ì˜ Memory-mapped ì œì–´ë¥¼ ë°›ëŠ” ì™„ë²½í•œ SoC í†µí•© ì‹œìŠ¤í…œìœ¼ë¡œ ì—…ê·¸ë ˆì´ë“œ ì˜ˆì •.

* Board: Zynq-7000 & ARM-Nucleo-F429ZI-board (STM32F429ZI)

