// Seed: 4244269589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_18 = 32'd52,
    parameter id_23 = 32'd9,
    parameter id_8  = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire _id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout logic [7:0] id_19;
  or primCall (
      id_3,
      id_17,
      id_26,
      id_9,
      id_6,
      id_5,
      id_19,
      id_25,
      id_16,
      id_13,
      id_22,
      id_2,
      id_4,
      id_21,
      id_1,
      id_7,
      id_24,
      id_15,
      id_11,
      id_10,
      id_20
  );
  inout wire _id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_22,
      id_5,
      id_2,
      id_20,
      id_25,
      id_2,
      id_28,
      id_22,
      id_3
  );
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire _id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  generate
    assign id_19[id_18] = id_17;
    logic [-1 : id_23  -  id_8] id_29;
    ;
    wire id_30;
    ;
  endgenerate
endmodule
