{
  "design": {
    "design_info": {
      "boundary_crc": "0x24B9E0C58E9A6339",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../integer_tpu.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "systolic_array_2x2_s_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "read_enables": {
        "direction": "I"
      },
      "write_enables": {
        "direction": "I"
      },
      "ext_reset_in": {
        "direction": "I"
      },
      "ofmap_00": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "ofmap_01": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "ofmap_10": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "ofmap_11": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "systolic_array_2x2_s_0": {
        "vlnv": "xilinx.com:module_ref:systolic_array_2x2_syn:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_systolic_array_2x2_s_0_1",
        "xci_path": "ip\\design_1_systolic_array_2x2_s_0_1\\design_1_systolic_array_2x2_s_0_1.xci",
        "inst_hier_path": "systolic_array_2x2_s_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "systolic_array_2x2_syn",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "r_en0_w": {
            "direction": "I"
          },
          "r_en1_w": {
            "direction": "I"
          },
          "r_en0_i": {
            "direction": "I"
          },
          "r_en1_i": {
            "direction": "I"
          },
          "w_en0_w": {
            "direction": "I"
          },
          "w_en1_w": {
            "direction": "I"
          },
          "w_en0_i": {
            "direction": "I"
          },
          "w_en1_i": {
            "direction": "I"
          },
          "test_weight0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "test_weight1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "test_ifmap0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "test_ifmap1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "full0_w": {
            "direction": "O"
          },
          "full1_w": {
            "direction": "O"
          },
          "full0_i": {
            "direction": "O"
          },
          "full1_i": {
            "direction": "O"
          },
          "empty0_w": {
            "direction": "O"
          },
          "empty1_w": {
            "direction": "O"
          },
          "empty0_i": {
            "direction": "O"
          },
          "empty1_i": {
            "direction": "O"
          },
          "ofmap_wires_00": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_weight_00": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_ifmap_00": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ofmap_wires_01": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_weight_01": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_ifmap_01": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ofmap_wires_10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_weight_10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_ifmap_10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ofmap_wires_11": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_weight_11": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "out_ifmap_11": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_100M_0\\design_1_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "4"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_2_0",
        "xci_path": "ip\\design_1_xlconstant_2_0\\design_1_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "-3"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_3_0",
        "xci_path": "ip\\design_1_xlconstant_3_0\\design_1_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "-5"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "systolic_array_2x2_s_0/clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "ext_reset_in_1": {
        "ports": [
          "ext_reset_in",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "read_enables_1": {
        "ports": [
          "read_enables",
          "systolic_array_2x2_s_0/r_en0_w",
          "systolic_array_2x2_s_0/r_en1_w",
          "systolic_array_2x2_s_0/r_en0_i",
          "systolic_array_2x2_s_0/r_en1_i"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "systolic_array_2x2_s_0/rstn"
        ]
      },
      "systolic_array_2x2_s_0_ofmap_wires_00": {
        "ports": [
          "systolic_array_2x2_s_0/ofmap_wires_00",
          "ofmap_00"
        ]
      },
      "systolic_array_2x2_s_0_ofmap_wires_01": {
        "ports": [
          "systolic_array_2x2_s_0/ofmap_wires_01",
          "ofmap_01"
        ]
      },
      "systolic_array_2x2_s_0_ofmap_wires_10": {
        "ports": [
          "systolic_array_2x2_s_0/ofmap_wires_10",
          "ofmap_10"
        ]
      },
      "systolic_array_2x2_s_0_ofmap_wires_11": {
        "ports": [
          "systolic_array_2x2_s_0/ofmap_wires_11",
          "ofmap_11"
        ]
      },
      "write_enables_1": {
        "ports": [
          "write_enables",
          "systolic_array_2x2_s_0/w_en0_w",
          "systolic_array_2x2_s_0/w_en1_w",
          "systolic_array_2x2_s_0/w_en0_i",
          "systolic_array_2x2_s_0/w_en1_i"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "systolic_array_2x2_s_0/test_weight0"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "systolic_array_2x2_s_0/test_weight1"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "systolic_array_2x2_s_0/test_ifmap0"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "systolic_array_2x2_s_0/test_ifmap1"
        ]
      }
    }
  }
}