$date
	Wed Dec  3 17:23:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! A_smaller $end
$var wire 1 " A_greater $end
$var wire 1 # A_equal $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ! A_smaller $end
$var wire 1 " A_greater $end
$var wire 1 # A_equal $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
b11 %
b11 '
1"
0#
b101 $
b101 &
#20
b110 %
b110 '
0"
1!
b10 $
b10 &
#30
b111 %
b111 '
1"
0!
b1111 $
b1111 &
#40
0"
1#
b1000 %
b1000 '
b1000 $
b1000 &
#50
b1001 %
b1001 '
0#
1!
b100 $
b100 &
#60
