From 5b1e30de76711516aad31c4adb275a128ea6c96b Mon Sep 17 00:00:00 2001
From: Alexander Hoffman <alxhoff@gmail.com>
Date: Fri, 28 Nov 2025 14:18:08 +0100
Subject: [PATCH 08/20] Can configuration

---
 .../tegra234-soc/tegra234-soc-base.dtsi       | 38 ++++++++++++++++++-
 1 file changed, 36 insertions(+), 2 deletions(-)

diff --git a/hardware/nvidia/soc/t23x/kernel-dts/tegra234-soc/tegra234-soc-base.dtsi b/hardware/nvidia/soc/t23x/kernel-dts/tegra234-soc/tegra234-soc-base.dtsi
index a75234b8b..29b7da17d 100644
--- a/hardware/nvidia/soc/t23x/kernel-dts/tegra234-soc/tegra234-soc-base.dtsi
+++ b/hardware/nvidia/soc/t23x/kernel-dts/tegra234-soc/tegra234-soc-base.dtsi
@@ -382,8 +382,42 @@
 		reg = <0x0 0x2430000 0x0 0x19100
 			0x0 0xc300000 0x0 0x4000>;
 		#gpio-range-cells = <3>;
-		status = "disabled";
-};
+		status = "okay";
+
+		pinctrl-0 = <&exp_header_pinmux>;
+		pinctrl-names = "default";
+
+		exp_header_pinmux: exp-header-pinmux {
+
+			hdr40-pin29 {
+				nvidia,pins = "can0_din_paa1";
+				nvidia,function = "can0";
+				nvidia,tristate = <0x01>;
+				nvidia,enable-input = <0x01>;
+			};
+
+			hdr40-pin31 {
+				nvidia,pins = "can0_dout_paa0";
+				nvidia,function = "can0";
+				nvidia,tristate = <0x00>;
+				nvidia,enable-input = <0x00>;
+			};
+
+			hdr40-pin33 {
+				nvidia,pins = "can1_dout_paa2";
+				nvidia,function = "can1";
+				nvidia,tristate = <0x00>;
+				nvidia,enable-input = <0x00>;
+			};
+
+			hdr40-pin37 {
+				nvidia,pins = "can1_din_paa3";
+				nvidia,function = "can1";
+				nvidia,tristate = <0x01>;
+				nvidia,enable-input = <0x01>;
+			};
+		};
+	};
 
 	tegra_main_gpio: gpio@2200000 {
 		compatible = "nvidia,tegra234-gpio";
-- 
2.51.0

