// Seed: 3963016832
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_1;
  generate
    assign id_1 = id_1;
    wire id_2;
    wire id_4;
    wand id_5 = 1, id_6 = id_3;
  endgenerate
  wire id_7;
  assign id_4 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3
);
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    input tri0 id_0,
    input wire id_1,
    input tri  id_2
);
  assign id_4 = id_1;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_4 (
    output tri id_0,
    output wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wand id_7
    , id_15,
    input supply0 id_8,
    input wor id_9,
    output wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13
);
  wire id_16;
  always #1 $display;
  always #1;
  module_3 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_17, id_18, id_19, id_20;
  wire id_21;
  wire id_22;
  wire id_23, id_24;
  wire id_25;
  tri1 id_26 = 1, id_27 = 1 == id_12;
endmodule
