// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_17 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_278_p2;
reg   [0:0] icmp_ln86_reg_899;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_448_fu_284_p2;
reg   [0:0] icmp_ln86_448_reg_906;
wire   [0:0] icmp_ln86_449_fu_290_p2;
reg   [0:0] icmp_ln86_449_reg_912;
wire   [0:0] icmp_ln86_450_fu_296_p2;
reg   [0:0] icmp_ln86_450_reg_918;
reg   [0:0] icmp_ln86_450_reg_918_pp0_iter1_reg;
wire   [0:0] icmp_ln86_451_fu_302_p2;
reg   [0:0] icmp_ln86_451_reg_924;
wire   [0:0] icmp_ln86_452_fu_308_p2;
reg   [0:0] icmp_ln86_452_reg_930;
wire   [0:0] icmp_ln86_453_fu_314_p2;
reg   [0:0] icmp_ln86_453_reg_937;
reg   [0:0] icmp_ln86_453_reg_937_pp0_iter1_reg;
wire   [0:0] icmp_ln86_454_fu_320_p2;
reg   [0:0] icmp_ln86_454_reg_943;
wire   [0:0] icmp_ln86_455_fu_326_p2;
reg   [0:0] icmp_ln86_455_reg_948;
reg   [0:0] icmp_ln86_455_reg_948_pp0_iter1_reg;
wire   [0:0] icmp_ln86_456_fu_332_p2;
reg   [0:0] icmp_ln86_456_reg_953;
reg   [0:0] icmp_ln86_456_reg_953_pp0_iter1_reg;
wire   [0:0] icmp_ln86_457_fu_338_p2;
reg   [0:0] icmp_ln86_457_reg_959;
reg   [0:0] icmp_ln86_457_reg_959_pp0_iter1_reg;
wire   [0:0] icmp_ln86_458_fu_344_p2;
reg   [0:0] icmp_ln86_458_reg_965;
reg   [0:0] icmp_ln86_458_reg_965_pp0_iter1_reg;
reg   [0:0] icmp_ln86_458_reg_965_pp0_iter2_reg;
wire   [0:0] icmp_ln86_459_fu_350_p2;
reg   [0:0] icmp_ln86_459_reg_970;
reg   [0:0] icmp_ln86_459_reg_970_pp0_iter1_reg;
reg   [0:0] icmp_ln86_459_reg_970_pp0_iter2_reg;
wire   [0:0] icmp_ln86_460_fu_356_p2;
reg   [0:0] icmp_ln86_460_reg_975;
reg   [0:0] icmp_ln86_460_reg_975_pp0_iter1_reg;
reg   [0:0] icmp_ln86_460_reg_975_pp0_iter2_reg;
reg   [0:0] icmp_ln86_460_reg_975_pp0_iter3_reg;
reg   [0:0] icmp_ln86_460_reg_975_pp0_iter4_reg;
wire   [0:0] icmp_ln86_461_fu_362_p2;
reg   [0:0] icmp_ln86_461_reg_981;
reg   [0:0] icmp_ln86_461_reg_981_pp0_iter1_reg;
reg   [0:0] icmp_ln86_461_reg_981_pp0_iter2_reg;
wire   [0:0] icmp_ln86_462_fu_368_p2;
reg   [0:0] icmp_ln86_462_reg_986;
reg   [0:0] icmp_ln86_462_reg_986_pp0_iter1_reg;
reg   [0:0] icmp_ln86_462_reg_986_pp0_iter2_reg;
reg   [0:0] icmp_ln86_462_reg_986_pp0_iter3_reg;
wire   [0:0] icmp_ln86_463_fu_374_p2;
reg   [0:0] icmp_ln86_463_reg_991;
reg   [0:0] icmp_ln86_463_reg_991_pp0_iter1_reg;
reg   [0:0] icmp_ln86_463_reg_991_pp0_iter2_reg;
reg   [0:0] icmp_ln86_463_reg_991_pp0_iter3_reg;
wire   [0:0] icmp_ln86_464_fu_380_p2;
reg   [0:0] icmp_ln86_464_reg_996;
reg   [0:0] icmp_ln86_464_reg_996_pp0_iter1_reg;
reg   [0:0] icmp_ln86_464_reg_996_pp0_iter2_reg;
reg   [0:0] icmp_ln86_464_reg_996_pp0_iter3_reg;
reg   [0:0] icmp_ln86_464_reg_996_pp0_iter4_reg;
wire   [0:0] xor_ln104_fu_386_p2;
reg   [0:0] xor_ln104_reg_1001;
wire   [0:0] and_ln102_fu_392_p2;
reg   [0:0] and_ln102_reg_1007;
wire   [0:0] and_ln104_85_fu_415_p2;
reg   [0:0] and_ln104_85_reg_1012;
wire   [0:0] and_ln102_434_fu_425_p2;
reg   [0:0] and_ln102_434_reg_1018;
wire   [0:0] and_ln104_86_fu_435_p2;
reg   [0:0] and_ln104_86_reg_1024;
wire   [0:0] and_ln102_435_fu_441_p2;
reg   [0:0] and_ln102_435_reg_1030;
reg   [0:0] and_ln102_435_reg_1030_pp0_iter2_reg;
wire   [0:0] or_ln117_413_fu_482_p2;
reg   [0:0] or_ln117_413_reg_1036;
wire   [1:0] select_ln117_fu_488_p3;
reg   [1:0] select_ln117_reg_1042;
wire   [0:0] or_ln117_415_fu_496_p2;
reg   [0:0] or_ln117_415_reg_1047;
wire   [0:0] and_ln102_436_fu_507_p2;
reg   [0:0] and_ln102_436_reg_1053;
wire   [0:0] and_ln104_88_fu_516_p2;
reg   [0:0] and_ln104_88_reg_1059;
reg   [0:0] and_ln104_88_reg_1059_pp0_iter3_reg;
reg   [0:0] and_ln104_88_reg_1059_pp0_iter4_reg;
reg   [0:0] and_ln104_88_reg_1059_pp0_iter5_reg;
wire   [0:0] and_ln104_89_fu_540_p2;
reg   [0:0] and_ln104_89_reg_1066;
wire   [0:0] and_ln104_90_fu_554_p2;
reg   [0:0] and_ln104_90_reg_1072;
reg   [0:0] and_ln104_90_reg_1072_pp0_iter3_reg;
wire   [0:0] or_ln117_417_fu_594_p2;
reg   [0:0] or_ln117_417_reg_1078;
wire   [2:0] select_ln117_441_fu_608_p3;
reg   [2:0] select_ln117_441_reg_1083;
wire   [0:0] or_ln117_419_fu_616_p2;
reg   [0:0] or_ln117_419_reg_1088;
wire   [0:0] or_ln117_423_fu_687_p2;
reg   [0:0] or_ln117_423_reg_1095;
wire   [3:0] select_ln117_447_fu_700_p3;
reg   [3:0] select_ln117_447_reg_1101;
wire   [0:0] or_ln117_425_fu_726_p2;
reg   [0:0] or_ln117_425_reg_1106;
reg   [0:0] or_ln117_425_reg_1106_pp0_iter5_reg;
wire   [0:0] or_ln117_427_fu_755_p2;
reg   [0:0] or_ln117_427_reg_1111;
wire   [4:0] select_ln117_451_fu_769_p3;
reg   [4:0] select_ln117_451_reg_1116;
wire   [11:0] tmp_fu_804_p41;
reg   [11:0] tmp_reg_1121;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_215_fu_396_p2;
wire   [0:0] xor_ln104_216_fu_410_p2;
wire   [0:0] and_ln104_fu_401_p2;
wire   [0:0] xor_ln104_218_fu_430_p2;
wire   [0:0] and_ln102_432_fu_406_p2;
wire   [0:0] xor_ln104_219_fu_446_p2;
wire   [0:0] and_ln102_433_fu_420_p2;
wire   [0:0] and_ln104_87_fu_451_p2;
wire   [0:0] and_ln102_437_fu_457_p2;
wire   [0:0] or_ln117_430_fu_468_p2;
wire   [0:0] or_ln117_431_fu_473_p2;
wire   [0:0] or_ln117_fu_462_p2;
wire   [1:0] zext_ln117_fu_478_p1;
wire   [0:0] xor_ln104_220_fu_511_p2;
wire   [0:0] xor_ln104_217_fu_502_p2;
wire   [0:0] and_ln102_448_fu_521_p2;
wire   [0:0] xor_ln104_221_fu_535_p2;
wire   [0:0] xor_ln104_222_fu_549_p2;
wire   [0:0] and_ln102_438_fu_526_p2;
wire   [1:0] select_ln117_437_fu_564_p3;
wire   [0:0] or_ln117_414_fu_559_p2;
wire   [2:0] zext_ln117_48_fu_570_p1;
wire   [0:0] and_ln102_439_fu_531_p2;
wire   [2:0] select_ln117_438_fu_574_p3;
wire   [0:0] or_ln117_416_fu_582_p2;
wire   [0:0] and_ln102_440_fu_545_p2;
wire   [2:0] select_ln117_439_fu_587_p3;
wire   [2:0] select_ln117_440_fu_600_p3;
wire   [0:0] and_ln102_441_fu_621_p2;
wire   [0:0] or_ln117_418_fu_633_p2;
wire   [3:0] zext_ln117_49_fu_638_p1;
wire   [0:0] and_ln102_442_fu_625_p2;
wire   [3:0] select_ln117_442_fu_641_p3;
wire   [0:0] or_ln117_420_fu_649_p2;
wire   [3:0] select_ln117_443_fu_654_p3;
wire   [0:0] or_ln117_421_fu_661_p2;
wire   [0:0] and_ln102_444_fu_629_p2;
wire   [3:0] select_ln117_444_fu_665_p3;
wire   [0:0] or_ln117_422_fu_673_p2;
wire   [3:0] select_ln117_445_fu_679_p3;
wire   [3:0] select_ln117_446_fu_692_p3;
wire   [0:0] and_ln102_443_fu_708_p2;
wire   [0:0] and_ln102_445_fu_712_p2;
wire   [0:0] or_ln117_424_fu_721_p2;
wire   [0:0] and_ln102_446_fu_716_p2;
wire   [3:0] select_ln117_448_fu_730_p3;
wire   [3:0] select_ln117_449_fu_743_p3;
wire   [0:0] or_ln117_426_fu_737_p2;
wire   [4:0] zext_ln117_50_fu_751_p1;
wire   [4:0] select_ln117_450_fu_761_p3;
wire   [0:0] xor_ln104_223_fu_777_p2;
wire   [0:0] and_ln102_449_fu_782_p2;
wire   [0:0] and_ln102_447_fu_787_p2;
wire   [0:0] or_ln117_428_fu_792_p2;
wire   [11:0] tmp_fu_804_p39;
wire   [4:0] tmp_fu_804_p40;
wire   [0:0] or_ln117_429_fu_888_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] tmp_fu_804_p1;
wire   [4:0] tmp_fu_804_p3;
wire   [4:0] tmp_fu_804_p5;
wire   [4:0] tmp_fu_804_p7;
wire   [4:0] tmp_fu_804_p9;
wire   [4:0] tmp_fu_804_p11;
wire   [4:0] tmp_fu_804_p13;
wire   [4:0] tmp_fu_804_p15;
wire   [4:0] tmp_fu_804_p17;
wire   [4:0] tmp_fu_804_p19;
wire   [4:0] tmp_fu_804_p21;
wire   [4:0] tmp_fu_804_p23;
wire   [4:0] tmp_fu_804_p25;
wire   [4:0] tmp_fu_804_p27;
wire   [4:0] tmp_fu_804_p29;
wire   [4:0] tmp_fu_804_p31;
wire  signed [4:0] tmp_fu_804_p33;
wire  signed [4:0] tmp_fu_804_p35;
wire  signed [4:0] tmp_fu_804_p37;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_39_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_39_5_12_1_1_x_U1921(
    .din0(12'd2378),
    .din1(12'd3659),
    .din2(12'd4084),
    .din3(12'd933),
    .din4(12'd262),
    .din5(12'd3612),
    .din6(12'd3583),
    .din7(12'd3626),
    .din8(12'd139),
    .din9(12'd1843),
    .din10(12'd3787),
    .din11(12'd3806),
    .din12(12'd1201),
    .din13(12'd233),
    .din14(12'd3799),
    .din15(12'd6),
    .din16(12'd129),
    .din17(12'd50),
    .din18(12'd4071),
    .def(tmp_fu_804_p39),
    .sel(tmp_fu_804_p40),
    .dout(tmp_fu_804_p41)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_434_reg_1018 <= and_ln102_434_fu_425_p2;
        and_ln102_435_reg_1030 <= and_ln102_435_fu_441_p2;
        and_ln102_435_reg_1030_pp0_iter2_reg <= and_ln102_435_reg_1030;
        and_ln102_436_reg_1053 <= and_ln102_436_fu_507_p2;
        and_ln102_reg_1007 <= and_ln102_fu_392_p2;
        and_ln104_85_reg_1012 <= and_ln104_85_fu_415_p2;
        and_ln104_86_reg_1024 <= and_ln104_86_fu_435_p2;
        and_ln104_88_reg_1059 <= and_ln104_88_fu_516_p2;
        and_ln104_88_reg_1059_pp0_iter3_reg <= and_ln104_88_reg_1059;
        and_ln104_88_reg_1059_pp0_iter4_reg <= and_ln104_88_reg_1059_pp0_iter3_reg;
        and_ln104_88_reg_1059_pp0_iter5_reg <= and_ln104_88_reg_1059_pp0_iter4_reg;
        and_ln104_89_reg_1066 <= and_ln104_89_fu_540_p2;
        and_ln104_90_reg_1072 <= and_ln104_90_fu_554_p2;
        and_ln104_90_reg_1072_pp0_iter3_reg <= and_ln104_90_reg_1072;
        icmp_ln86_448_reg_906 <= icmp_ln86_448_fu_284_p2;
        icmp_ln86_449_reg_912 <= icmp_ln86_449_fu_290_p2;
        icmp_ln86_450_reg_918 <= icmp_ln86_450_fu_296_p2;
        icmp_ln86_450_reg_918_pp0_iter1_reg <= icmp_ln86_450_reg_918;
        icmp_ln86_451_reg_924 <= icmp_ln86_451_fu_302_p2;
        icmp_ln86_452_reg_930 <= icmp_ln86_452_fu_308_p2;
        icmp_ln86_453_reg_937 <= icmp_ln86_453_fu_314_p2;
        icmp_ln86_453_reg_937_pp0_iter1_reg <= icmp_ln86_453_reg_937;
        icmp_ln86_454_reg_943 <= icmp_ln86_454_fu_320_p2;
        icmp_ln86_455_reg_948 <= icmp_ln86_455_fu_326_p2;
        icmp_ln86_455_reg_948_pp0_iter1_reg <= icmp_ln86_455_reg_948;
        icmp_ln86_456_reg_953 <= icmp_ln86_456_fu_332_p2;
        icmp_ln86_456_reg_953_pp0_iter1_reg <= icmp_ln86_456_reg_953;
        icmp_ln86_457_reg_959 <= icmp_ln86_457_fu_338_p2;
        icmp_ln86_457_reg_959_pp0_iter1_reg <= icmp_ln86_457_reg_959;
        icmp_ln86_458_reg_965 <= icmp_ln86_458_fu_344_p2;
        icmp_ln86_458_reg_965_pp0_iter1_reg <= icmp_ln86_458_reg_965;
        icmp_ln86_458_reg_965_pp0_iter2_reg <= icmp_ln86_458_reg_965_pp0_iter1_reg;
        icmp_ln86_459_reg_970 <= icmp_ln86_459_fu_350_p2;
        icmp_ln86_459_reg_970_pp0_iter1_reg <= icmp_ln86_459_reg_970;
        icmp_ln86_459_reg_970_pp0_iter2_reg <= icmp_ln86_459_reg_970_pp0_iter1_reg;
        icmp_ln86_460_reg_975 <= icmp_ln86_460_fu_356_p2;
        icmp_ln86_460_reg_975_pp0_iter1_reg <= icmp_ln86_460_reg_975;
        icmp_ln86_460_reg_975_pp0_iter2_reg <= icmp_ln86_460_reg_975_pp0_iter1_reg;
        icmp_ln86_460_reg_975_pp0_iter3_reg <= icmp_ln86_460_reg_975_pp0_iter2_reg;
        icmp_ln86_460_reg_975_pp0_iter4_reg <= icmp_ln86_460_reg_975_pp0_iter3_reg;
        icmp_ln86_461_reg_981 <= icmp_ln86_461_fu_362_p2;
        icmp_ln86_461_reg_981_pp0_iter1_reg <= icmp_ln86_461_reg_981;
        icmp_ln86_461_reg_981_pp0_iter2_reg <= icmp_ln86_461_reg_981_pp0_iter1_reg;
        icmp_ln86_462_reg_986 <= icmp_ln86_462_fu_368_p2;
        icmp_ln86_462_reg_986_pp0_iter1_reg <= icmp_ln86_462_reg_986;
        icmp_ln86_462_reg_986_pp0_iter2_reg <= icmp_ln86_462_reg_986_pp0_iter1_reg;
        icmp_ln86_462_reg_986_pp0_iter3_reg <= icmp_ln86_462_reg_986_pp0_iter2_reg;
        icmp_ln86_463_reg_991 <= icmp_ln86_463_fu_374_p2;
        icmp_ln86_463_reg_991_pp0_iter1_reg <= icmp_ln86_463_reg_991;
        icmp_ln86_463_reg_991_pp0_iter2_reg <= icmp_ln86_463_reg_991_pp0_iter1_reg;
        icmp_ln86_463_reg_991_pp0_iter3_reg <= icmp_ln86_463_reg_991_pp0_iter2_reg;
        icmp_ln86_464_reg_996 <= icmp_ln86_464_fu_380_p2;
        icmp_ln86_464_reg_996_pp0_iter1_reg <= icmp_ln86_464_reg_996;
        icmp_ln86_464_reg_996_pp0_iter2_reg <= icmp_ln86_464_reg_996_pp0_iter1_reg;
        icmp_ln86_464_reg_996_pp0_iter3_reg <= icmp_ln86_464_reg_996_pp0_iter2_reg;
        icmp_ln86_464_reg_996_pp0_iter4_reg <= icmp_ln86_464_reg_996_pp0_iter3_reg;
        icmp_ln86_reg_899 <= icmp_ln86_fu_278_p2;
        or_ln117_413_reg_1036 <= or_ln117_413_fu_482_p2;
        or_ln117_415_reg_1047 <= or_ln117_415_fu_496_p2;
        or_ln117_417_reg_1078 <= or_ln117_417_fu_594_p2;
        or_ln117_419_reg_1088 <= or_ln117_419_fu_616_p2;
        or_ln117_423_reg_1095 <= or_ln117_423_fu_687_p2;
        or_ln117_425_reg_1106 <= or_ln117_425_fu_726_p2;
        or_ln117_425_reg_1106_pp0_iter5_reg <= or_ln117_425_reg_1106;
        or_ln117_427_reg_1111 <= or_ln117_427_fu_755_p2;
        select_ln117_441_reg_1083 <= select_ln117_441_fu_608_p3;
        select_ln117_447_reg_1101 <= select_ln117_447_fu_700_p3;
        select_ln117_451_reg_1116 <= select_ln117_451_fu_769_p3;
        select_ln117_reg_1042 <= select_ln117_fu_488_p3;
        tmp_reg_1121 <= tmp_fu_804_p41;
        xor_ln104_reg_1001 <= xor_ln104_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_432_fu_406_p2 = (xor_ln104_reg_1001 & icmp_ln86_449_reg_912);

assign and_ln102_433_fu_420_p2 = (icmp_ln86_450_reg_918 & and_ln102_fu_392_p2);

assign and_ln102_434_fu_425_p2 = (icmp_ln86_451_reg_924 & and_ln104_fu_401_p2);

assign and_ln102_435_fu_441_p2 = (icmp_ln86_452_reg_930 & and_ln102_432_fu_406_p2);

assign and_ln102_436_fu_507_p2 = (icmp_ln86_453_reg_937_pp0_iter1_reg & and_ln104_85_reg_1012);

assign and_ln102_437_fu_457_p2 = (icmp_ln86_454_reg_943 & and_ln102_433_fu_420_p2);

assign and_ln102_438_fu_526_p2 = (and_ln102_reg_1007 & and_ln102_448_fu_521_p2);

assign and_ln102_439_fu_531_p2 = (icmp_ln86_456_reg_953_pp0_iter1_reg & and_ln102_434_reg_1018);

assign and_ln102_440_fu_545_p2 = (icmp_ln86_457_reg_959_pp0_iter1_reg & and_ln104_86_reg_1024);

assign and_ln102_441_fu_621_p2 = (icmp_ln86_458_reg_965_pp0_iter2_reg & and_ln102_435_reg_1030_pp0_iter2_reg);

assign and_ln102_442_fu_625_p2 = (icmp_ln86_459_reg_970_pp0_iter2_reg & and_ln102_436_reg_1053);

assign and_ln102_443_fu_708_p2 = (icmp_ln86_460_reg_975_pp0_iter3_reg & and_ln104_88_reg_1059_pp0_iter3_reg);

assign and_ln102_444_fu_629_p2 = (icmp_ln86_461_reg_981_pp0_iter2_reg & and_ln104_89_reg_1066);

assign and_ln102_445_fu_712_p2 = (icmp_ln86_462_reg_986_pp0_iter3_reg & and_ln104_90_reg_1072_pp0_iter3_reg);

assign and_ln102_446_fu_716_p2 = (icmp_ln86_463_reg_991_pp0_iter3_reg & and_ln102_443_fu_708_p2);

assign and_ln102_447_fu_787_p2 = (and_ln104_88_reg_1059_pp0_iter4_reg & and_ln102_449_fu_782_p2);

assign and_ln102_448_fu_521_p2 = (xor_ln104_217_fu_502_p2 & icmp_ln86_455_reg_948_pp0_iter1_reg);

assign and_ln102_449_fu_782_p2 = (xor_ln104_223_fu_777_p2 & icmp_ln86_464_reg_996_pp0_iter4_reg);

assign and_ln102_fu_392_p2 = (icmp_ln86_reg_899 & icmp_ln86_448_reg_906);

assign and_ln104_85_fu_415_p2 = (xor_ln104_reg_1001 & xor_ln104_216_fu_410_p2);

assign and_ln104_86_fu_435_p2 = (xor_ln104_218_fu_430_p2 & and_ln104_fu_401_p2);

assign and_ln104_87_fu_451_p2 = (xor_ln104_219_fu_446_p2 & and_ln102_432_fu_406_p2);

assign and_ln104_88_fu_516_p2 = (xor_ln104_220_fu_511_p2 & and_ln104_85_reg_1012);

assign and_ln104_89_fu_540_p2 = (xor_ln104_221_fu_535_p2 & and_ln102_434_reg_1018);

assign and_ln104_90_fu_554_p2 = (xor_ln104_222_fu_549_p2 & and_ln104_86_reg_1024);

assign and_ln104_fu_401_p2 = (xor_ln104_215_fu_396_p2 & icmp_ln86_reg_899);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_429_fu_888_p2[0:0] == 1'b1) ? tmp_reg_1121 : 12'd0);

assign icmp_ln86_448_fu_284_p2 = (($signed(p_read8_int_reg) < $signed(18'd108)) ? 1'b1 : 1'b0);

assign icmp_ln86_449_fu_290_p2 = (($signed(p_read14_int_reg) < $signed(18'd262030)) ? 1'b1 : 1'b0);

assign icmp_ln86_450_fu_296_p2 = (($signed(p_read10_int_reg) < $signed(18'd857)) ? 1'b1 : 1'b0);

assign icmp_ln86_451_fu_302_p2 = (($signed(p_read11_int_reg) < $signed(18'd458)) ? 1'b1 : 1'b0);

assign icmp_ln86_452_fu_308_p2 = (($signed(p_read3_int_reg) < $signed(18'd94700)) ? 1'b1 : 1'b0);

assign icmp_ln86_453_fu_314_p2 = (($signed(p_read15_int_reg) < $signed(18'd9729)) ? 1'b1 : 1'b0);

assign icmp_ln86_454_fu_320_p2 = (($signed(p_read4_int_reg) < $signed(18'd58608)) ? 1'b1 : 1'b0);

assign icmp_ln86_455_fu_326_p2 = (($signed(p_read6_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_456_fu_332_p2 = (($signed(p_read11_int_reg) < $signed(18'd422)) ? 1'b1 : 1'b0);

assign icmp_ln86_457_fu_338_p2 = (($signed(p_read12_int_reg) < $signed(18'd487)) ? 1'b1 : 1'b0);

assign icmp_ln86_458_fu_344_p2 = (($signed(p_read13_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_459_fu_350_p2 = (($signed(p_read2_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_460_fu_356_p2 = (($signed(p_read15_int_reg) < $signed(18'd39425)) ? 1'b1 : 1'b0);

assign icmp_ln86_461_fu_362_p2 = (($signed(p_read12_int_reg) < $signed(18'd459)) ? 1'b1 : 1'b0);

assign icmp_ln86_462_fu_368_p2 = (($signed(p_read9_int_reg) < $signed(18'd21828)) ? 1'b1 : 1'b0);

assign icmp_ln86_463_fu_374_p2 = (($signed(p_read5_int_reg) < $signed(18'd802)) ? 1'b1 : 1'b0);

assign icmp_ln86_464_fu_380_p2 = (($signed(p_read7_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_278_p2 = (($signed(p_read1_int_reg) < $signed(18'd98908)) ? 1'b1 : 1'b0);

assign or_ln117_413_fu_482_p2 = (and_ln104_87_fu_451_p2 | and_ln102_433_fu_420_p2);

assign or_ln117_414_fu_559_p2 = (or_ln117_413_reg_1036 | and_ln102_438_fu_526_p2);

assign or_ln117_415_fu_496_p2 = (and_ln104_87_fu_451_p2 | and_ln102_fu_392_p2);

assign or_ln117_416_fu_582_p2 = (or_ln117_415_reg_1047 | and_ln102_439_fu_531_p2);

assign or_ln117_417_fu_594_p2 = (or_ln117_416_fu_582_p2 | and_ln102_440_fu_545_p2);

assign or_ln117_418_fu_633_p2 = (or_ln117_417_reg_1078 | and_ln102_441_fu_621_p2);

assign or_ln117_419_fu_616_p2 = (or_ln117_417_fu_594_p2 | and_ln102_435_reg_1030);

assign or_ln117_420_fu_649_p2 = (or_ln117_419_reg_1088 | and_ln102_442_fu_625_p2);

assign or_ln117_421_fu_661_p2 = (or_ln117_419_reg_1088 | and_ln102_436_reg_1053);

assign or_ln117_422_fu_673_p2 = (or_ln117_421_fu_661_p2 | and_ln102_444_fu_629_p2);

assign or_ln117_423_fu_687_p2 = (or_ln117_421_fu_661_p2 | and_ln104_89_reg_1066);

assign or_ln117_424_fu_721_p2 = (or_ln117_423_reg_1095 | and_ln102_445_fu_712_p2);

assign or_ln117_425_fu_726_p2 = (or_ln117_423_reg_1095 | and_ln104_90_reg_1072_pp0_iter3_reg);

assign or_ln117_426_fu_737_p2 = (or_ln117_425_fu_726_p2 | and_ln102_446_fu_716_p2);

assign or_ln117_427_fu_755_p2 = (or_ln117_425_fu_726_p2 | and_ln102_443_fu_708_p2);

assign or_ln117_428_fu_792_p2 = (or_ln117_427_reg_1111 | and_ln102_447_fu_787_p2);

assign or_ln117_429_fu_888_p2 = (or_ln117_425_reg_1106_pp0_iter5_reg | and_ln104_88_reg_1059_pp0_iter5_reg);

assign or_ln117_430_fu_468_p2 = (xor_ln104_216_fu_410_p2 | icmp_ln86_reg_899);

assign or_ln117_431_fu_473_p2 = (or_ln117_430_fu_468_p2 | icmp_ln86_452_reg_930);

assign or_ln117_fu_462_p2 = (and_ln104_87_fu_451_p2 | and_ln102_437_fu_457_p2);

assign select_ln117_437_fu_564_p3 = ((or_ln117_413_reg_1036[0:0] == 1'b1) ? select_ln117_reg_1042 : 2'd3);

assign select_ln117_438_fu_574_p3 = ((or_ln117_414_fu_559_p2[0:0] == 1'b1) ? zext_ln117_48_fu_570_p1 : 3'd4);

assign select_ln117_439_fu_587_p3 = ((or_ln117_415_reg_1047[0:0] == 1'b1) ? select_ln117_438_fu_574_p3 : 3'd5);

assign select_ln117_440_fu_600_p3 = ((or_ln117_416_fu_582_p2[0:0] == 1'b1) ? select_ln117_439_fu_587_p3 : 3'd6);

assign select_ln117_441_fu_608_p3 = ((or_ln117_417_fu_594_p2[0:0] == 1'b1) ? select_ln117_440_fu_600_p3 : 3'd7);

assign select_ln117_442_fu_641_p3 = ((or_ln117_418_fu_633_p2[0:0] == 1'b1) ? zext_ln117_49_fu_638_p1 : 4'd8);

assign select_ln117_443_fu_654_p3 = ((or_ln117_419_reg_1088[0:0] == 1'b1) ? select_ln117_442_fu_641_p3 : 4'd9);

assign select_ln117_444_fu_665_p3 = ((or_ln117_420_fu_649_p2[0:0] == 1'b1) ? select_ln117_443_fu_654_p3 : 4'd10);

assign select_ln117_445_fu_679_p3 = ((or_ln117_421_fu_661_p2[0:0] == 1'b1) ? select_ln117_444_fu_665_p3 : 4'd11);

assign select_ln117_446_fu_692_p3 = ((or_ln117_422_fu_673_p2[0:0] == 1'b1) ? select_ln117_445_fu_679_p3 : 4'd12);

assign select_ln117_447_fu_700_p3 = ((or_ln117_423_fu_687_p2[0:0] == 1'b1) ? select_ln117_446_fu_692_p3 : 4'd13);

assign select_ln117_448_fu_730_p3 = ((or_ln117_424_fu_721_p2[0:0] == 1'b1) ? select_ln117_447_reg_1101 : 4'd14);

assign select_ln117_449_fu_743_p3 = ((or_ln117_425_fu_726_p2[0:0] == 1'b1) ? select_ln117_448_fu_730_p3 : 4'd15);

assign select_ln117_450_fu_761_p3 = ((or_ln117_426_fu_737_p2[0:0] == 1'b1) ? zext_ln117_50_fu_751_p1 : 5'd16);

assign select_ln117_451_fu_769_p3 = ((or_ln117_427_fu_755_p2[0:0] == 1'b1) ? select_ln117_450_fu_761_p3 : 5'd17);

assign select_ln117_fu_488_p3 = ((or_ln117_fu_462_p2[0:0] == 1'b1) ? zext_ln117_fu_478_p1 : 2'd2);

assign tmp_fu_804_p39 = 'bx;

assign tmp_fu_804_p40 = ((or_ln117_428_fu_792_p2[0:0] == 1'b1) ? select_ln117_451_reg_1116 : 5'd18);

assign xor_ln104_215_fu_396_p2 = (icmp_ln86_448_reg_906 ^ 1'd1);

assign xor_ln104_216_fu_410_p2 = (icmp_ln86_449_reg_912 ^ 1'd1);

assign xor_ln104_217_fu_502_p2 = (icmp_ln86_450_reg_918_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_218_fu_430_p2 = (icmp_ln86_451_reg_924 ^ 1'd1);

assign xor_ln104_219_fu_446_p2 = (icmp_ln86_452_reg_930 ^ 1'd1);

assign xor_ln104_220_fu_511_p2 = (icmp_ln86_453_reg_937_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_221_fu_535_p2 = (icmp_ln86_456_reg_953_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_222_fu_549_p2 = (icmp_ln86_457_reg_959_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_223_fu_777_p2 = (icmp_ln86_460_reg_975_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_fu_386_p2 = (icmp_ln86_fu_278_p2 ^ 1'd1);

assign zext_ln117_48_fu_570_p1 = select_ln117_437_fu_564_p3;

assign zext_ln117_49_fu_638_p1 = select_ln117_441_reg_1083;

assign zext_ln117_50_fu_751_p1 = select_ln117_449_fu_743_p3;

assign zext_ln117_fu_478_p1 = or_ln117_431_fu_473_p2;

endmodule //conifer_jettag_accelerator_decision_function_17
