#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7faf45d05950 .scope module, "testbenchCPU" "testbenchCPU" 2 13;
 .timescale -9 -10;
v0x7faf45d449c0_0 .net "ADDRESS", 31 0, v0x7faf45d42e00_0;  1 drivers
v0x7faf45d44ab0_0 .net "BUSY_WAIT", 0 0, v0x7faf45d2dd70_0;  1 drivers
v0x7faf45d44b40_0 .var "CLK", 0 0;
v0x7faf45d44bd0_0 .net "INS", 31 0, v0x7faf45d33530_0;  1 drivers
v0x7faf45d44c60 .array "INST_MEMORY", 0 1023, 7 0;
v0x7faf45d44d30_0 .net "INS_CACHE_BUSY_WAIT", 0 0, v0x7faf45d32e20_0;  1 drivers
v0x7faf45d44e00_0 .net "INS_MEM_ADDRESS", 27 0, v0x7faf45d32000_0;  1 drivers
v0x7faf45d44e90_0 .net "INS_MEM_BUSY_WAIT", 0 0, v0x7faf45d34d20_0;  1 drivers
v0x7faf45d44f60_0 .net "INS_MEM_READ", 0 0, v0x7faf45d32180_0;  1 drivers
v0x7faf45d45070_0 .net "INS_MEM_READ_DATA", 127 0, v0x7faf45d34ff0_0;  1 drivers
v0x7faf45d45140_0 .net "MAIN_MEM_ADDRESS", 27 0, v0x7faf45d2cdf0_0;  1 drivers
v0x7faf45d45210_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x7faf45d30300_0;  1 drivers
o0x7faf45e43868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faf45d452a0_0 .net "MAIN_MEM_READ", 0 0, o0x7faf45e43868;  0 drivers
v0x7faf45d45330_0 .net "MAIN_MEM_READ_DATA", 127 0, v0x7faf45d31360_0;  1 drivers
v0x7faf45d45400_0 .net "MAIN_MEM_WRITE", 0 0, v0x7faf45d2d0d0_0;  1 drivers
v0x7faf45d454d0_0 .net "MAIN_MEM_WRITE_DATA", 127 0, v0x7faf45d2d1e0_0;  1 drivers
v0x7faf45d455a0_0 .net "MAIN_M_READ", 0 0, v0x7faf45d2cf80_0;  1 drivers
v0x7faf45d45730_0 .net "PC", 31 0, v0x7faf45d42b80_0;  1 drivers
v0x7faf45d457c0_0 .net "READ_DATA", 31 0, v0x7faf45d2e970_0;  1 drivers
v0x7faf45d45850_0 .var "RESET", 0 0;
v0x7faf45d458e0_0 .net "WRITE_DATA", 31 0, L_0x7faf45d504e0;  1 drivers
v0x7faf45d459b0_0 .net "insReadEn", 0 0, v0x7faf45d446a0_0;  1 drivers
v0x7faf45d45a80_0 .net "memRead", 3 0, L_0x7faf45d50670;  1 drivers
v0x7faf45d45b50_0 .net "memWrite", 2 0, L_0x7faf45d505c0;  1 drivers
S_0x7faf45d05ac0 .scope module, "myCacheMemory" "data_cache_memory" 2 44, 3 3 0, S_0x7faf45d05950;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "MAIN_MEM_READ";
    .port_info 9 /OUTPUT 1 "MAIN_MEM_WRITE";
    .port_info 10 /OUTPUT 28 "MAIN_MEM_ADDRESS";
    .port_info 11 /OUTPUT 128 "MAIN_MEM_WRITE_DATA";
    .port_info 12 /INPUT 128 "MAIN_MEM_READ_DATA";
    .port_info 13 /INPUT 1 "MAIN_MEM_BUSY_WAIT";
P_0x7faf45d06d90 .param/l "IDLE" 0 3 45, C4<00>;
P_0x7faf45d06dd0 .param/l "MEM_READ" 0 3 45, C4<01>;
P_0x7faf45d06e10 .param/l "MEM_WRITE" 0 3 45, C4<10>;
L_0x7faf45d50c50 .functor XOR 1, L_0x7faf45d50a80, L_0x7faf45d50bb0, C4<0>, C4<0>;
L_0x7faf45d50d80 .functor NOT 1, L_0x7faf45d50c50, C4<0>, C4<0>, C4<0>;
L_0x7faf45d50ff0 .functor XOR 1, L_0x7faf45d50e30, L_0x7faf45d50f10, C4<0>, C4<0>;
L_0x7faf45d510e0 .functor NOT 1, L_0x7faf45d50ff0, C4<0>, C4<0>, C4<0>;
L_0x7faf45d51190 .functor AND 1, L_0x7faf45d50d80, L_0x7faf45d510e0, C4<1>, C4<1>;
L_0x7faf45d514e0 .functor XOR 1, L_0x7faf45d512d0, L_0x7faf45d51440, C4<0>, C4<0>;
L_0x7faf45d51590 .functor NOT 1, L_0x7faf45d514e0, C4<0>, C4<0>, C4<0>;
L_0x7faf45d51680/d .functor AND 1, L_0x7faf45d51190, L_0x7faf45d51590, C4<1>, C4<1>;
L_0x7faf45d51680 .delay 1 (9,9,9) L_0x7faf45d51680/d;
v0x7faf45d1b8d0_0 .var "CURRENT_DATA", 127 0;
v0x7faf45d2cbf0_0 .var "CURRENT_DIRTY", 0 0;
v0x7faf45d2cc90_0 .var "CURRENT_TAG", 24 0;
v0x7faf45d2cd50_0 .var "CURRENT_VALID", 0 0;
v0x7faf45d2cdf0_0 .var "MAIN_MEM_ADDRESS", 27 0;
v0x7faf45d2cee0_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x7faf45d30300_0;  alias, 1 drivers
v0x7faf45d2cf80_0 .var "MAIN_MEM_READ", 0 0;
v0x7faf45d2d020_0 .net "MAIN_MEM_READ_DATA", 127 0, v0x7faf45d31360_0;  alias, 1 drivers
v0x7faf45d2d0d0_0 .var "MAIN_MEM_WRITE", 0 0;
v0x7faf45d2d1e0_0 .var "MAIN_MEM_WRITE_DATA", 127 0;
v0x7faf45d2d280_0 .net "TAG_MATCH", 0 0, L_0x7faf45d51680;  1 drivers
v0x7faf45d2d320_0 .net *"_ivl_11", 0 0, L_0x7faf45d50bb0;  1 drivers
v0x7faf45d2d3d0_0 .net *"_ivl_12", 0 0, L_0x7faf45d50c50;  1 drivers
v0x7faf45d2d480_0 .net *"_ivl_14", 0 0, L_0x7faf45d50d80;  1 drivers
v0x7faf45d2d530_0 .net *"_ivl_17", 0 0, L_0x7faf45d50e30;  1 drivers
v0x7faf45d2d5e0_0 .net *"_ivl_19", 0 0, L_0x7faf45d50f10;  1 drivers
v0x7faf45d2d690_0 .net *"_ivl_20", 0 0, L_0x7faf45d50ff0;  1 drivers
v0x7faf45d2d820_0 .net *"_ivl_22", 0 0, L_0x7faf45d510e0;  1 drivers
v0x7faf45d2d8b0_0 .net *"_ivl_25", 0 0, L_0x7faf45d51190;  1 drivers
v0x7faf45d2d950_0 .net *"_ivl_27", 0 0, L_0x7faf45d512d0;  1 drivers
v0x7faf45d2da00_0 .net *"_ivl_29", 0 0, L_0x7faf45d51440;  1 drivers
v0x7faf45d2dab0_0 .net *"_ivl_30", 0 0, L_0x7faf45d514e0;  1 drivers
v0x7faf45d2db60_0 .net *"_ivl_32", 0 0, L_0x7faf45d51590;  1 drivers
v0x7faf45d2dc10_0 .net *"_ivl_9", 0 0, L_0x7faf45d50a80;  1 drivers
v0x7faf45d2dcc0_0 .net "address", 31 0, v0x7faf45d42e00_0;  alias, 1 drivers
v0x7faf45d2dd70_0 .var "busywait", 0 0;
v0x7faf45d2de10_0 .net "byte_offset", 1 0, L_0x7faf45d509c0;  1 drivers
v0x7faf45d2dec0_0 .var "cache_readdata", 31 0;
v0x7faf45d2df70_0 .var "cache_writedata", 31 0;
v0x7faf45d2e020_0 .net "clock", 0 0, v0x7faf45d44b40_0;  1 drivers
v0x7faf45d2e0c0 .array "data_array", 0 8, 127 0;
v0x7faf45d2e240 .array "dirtyBit_array", 0 8, 1 0;
v0x7faf45d2e3c0_0 .var/i "i", 31 0;
v0x7faf45d2d740_0 .net "index", 2 0, L_0x7faf45d50860;  1 drivers
v0x7faf45d2e650_0 .var "next_state", 1 0;
v0x7faf45d2e6e0_0 .net "offset", 1 0, L_0x7faf45d50920;  1 drivers
v0x7faf45d2e780_0 .net "read", 3 0, L_0x7faf45d50670;  alias, 1 drivers
v0x7faf45d2e830_0 .var "readCache", 0 0;
v0x7faf45d2e8d0_0 .var "readaccess", 0 0;
v0x7faf45d2e970_0 .var "readdata", 31 0;
v0x7faf45d2ea20_0 .net "reset", 0 0, v0x7faf45d45850_0;  1 drivers
v0x7faf45d2eac0_0 .var "state", 1 0;
v0x7faf45d2eb70_0 .net "tag", 24 0, L_0x7faf45d50720;  1 drivers
v0x7faf45d2ec20 .array "tag_array", 0 8, 24 0;
v0x7faf45d2eda0 .array "validBit_array", 0 8, 1 0;
v0x7faf45d2ef20_0 .net "write", 2 0, L_0x7faf45d505c0;  alias, 1 drivers
v0x7faf45d2efd0_0 .var "writeCache", 0 0;
v0x7faf45d2f070_0 .var "writeCache_mem", 0 0;
v0x7faf45d2f110_0 .var "write_mask", 31 0;
v0x7faf45d2f1c0_0 .var "writeaccess", 0 0;
v0x7faf45d2f260_0 .net "writedata", 31 0, L_0x7faf45d504e0;  alias, 1 drivers
E_0x7faf45d1c360 .event posedge, v0x7faf45d2e020_0;
E_0x7faf45d0a4e0 .event edge, v0x7faf45d2ef20_0, v0x7faf45d2de10_0, v0x7faf45d2f260_0;
E_0x7faf45d060f0 .event posedge, v0x7faf45d2ea20_0;
E_0x7faf45d1c4d0/0 .event edge, v0x7faf45d2e8d0_0, v0x7faf45d2f1c0_0, v0x7faf45d2eac0_0, v0x7faf45d2d280_0;
E_0x7faf45d1c4d0/1 .event edge, v0x7faf45d2cd50_0, v0x7faf45d2eb70_0, v0x7faf45d2d740_0, v0x7faf45d2cee0_0;
v0x7faf45d2ec20_0 .array/port v0x7faf45d2ec20, 0;
v0x7faf45d2ec20_1 .array/port v0x7faf45d2ec20, 1;
v0x7faf45d2ec20_2 .array/port v0x7faf45d2ec20, 2;
v0x7faf45d2ec20_3 .array/port v0x7faf45d2ec20, 3;
E_0x7faf45d1c4d0/2 .event edge, v0x7faf45d2ec20_0, v0x7faf45d2ec20_1, v0x7faf45d2ec20_2, v0x7faf45d2ec20_3;
v0x7faf45d2ec20_4 .array/port v0x7faf45d2ec20, 4;
v0x7faf45d2ec20_5 .array/port v0x7faf45d2ec20, 5;
v0x7faf45d2ec20_6 .array/port v0x7faf45d2ec20, 6;
v0x7faf45d2ec20_7 .array/port v0x7faf45d2ec20, 7;
E_0x7faf45d1c4d0/3 .event edge, v0x7faf45d2ec20_4, v0x7faf45d2ec20_5, v0x7faf45d2ec20_6, v0x7faf45d2ec20_7;
v0x7faf45d2ec20_8 .array/port v0x7faf45d2ec20, 8;
v0x7faf45d2e0c0_0 .array/port v0x7faf45d2e0c0, 0;
v0x7faf45d2e0c0_1 .array/port v0x7faf45d2e0c0, 1;
v0x7faf45d2e0c0_2 .array/port v0x7faf45d2e0c0, 2;
E_0x7faf45d1c4d0/4 .event edge, v0x7faf45d2ec20_8, v0x7faf45d2e0c0_0, v0x7faf45d2e0c0_1, v0x7faf45d2e0c0_2;
v0x7faf45d2e0c0_3 .array/port v0x7faf45d2e0c0, 3;
v0x7faf45d2e0c0_4 .array/port v0x7faf45d2e0c0, 4;
v0x7faf45d2e0c0_5 .array/port v0x7faf45d2e0c0, 5;
v0x7faf45d2e0c0_6 .array/port v0x7faf45d2e0c0, 6;
E_0x7faf45d1c4d0/5 .event edge, v0x7faf45d2e0c0_3, v0x7faf45d2e0c0_4, v0x7faf45d2e0c0_5, v0x7faf45d2e0c0_6;
v0x7faf45d2e0c0_7 .array/port v0x7faf45d2e0c0, 7;
v0x7faf45d2e0c0_8 .array/port v0x7faf45d2e0c0, 8;
E_0x7faf45d1c4d0/6 .event edge, v0x7faf45d2e0c0_7, v0x7faf45d2e0c0_8;
E_0x7faf45d1c4d0 .event/or E_0x7faf45d1c4d0/0, E_0x7faf45d1c4d0/1, E_0x7faf45d1c4d0/2, E_0x7faf45d1c4d0/3, E_0x7faf45d1c4d0/4, E_0x7faf45d1c4d0/5, E_0x7faf45d1c4d0/6;
E_0x7faf45d06060/0 .event edge, v0x7faf45d2eac0_0, v0x7faf45d2cd50_0, v0x7faf45d2e8d0_0, v0x7faf45d2f1c0_0;
E_0x7faf45d06060/1 .event edge, v0x7faf45d2d280_0, v0x7faf45d2cbf0_0, v0x7faf45d2cee0_0;
E_0x7faf45d06060 .event/or E_0x7faf45d06060/0, E_0x7faf45d06060/1;
E_0x7faf45d08430 .event edge, v0x7faf45d2ef20_0, v0x7faf45d2e780_0;
E_0x7faf45d08460/0 .event edge, v0x7faf45d2e8d0_0, v0x7faf45d2e6e0_0, v0x7faf45d2d740_0, v0x7faf45d2e0c0_0;
E_0x7faf45d08460/1 .event edge, v0x7faf45d2e0c0_1, v0x7faf45d2e0c0_2, v0x7faf45d2e0c0_3, v0x7faf45d2e0c0_4;
E_0x7faf45d08460/2 .event edge, v0x7faf45d2e0c0_5, v0x7faf45d2e0c0_6, v0x7faf45d2e0c0_7, v0x7faf45d2e0c0_8;
E_0x7faf45d08460 .event/or E_0x7faf45d08460/0, E_0x7faf45d08460/1, E_0x7faf45d08460/2;
v0x7faf45d2eda0_0 .array/port v0x7faf45d2eda0, 0;
v0x7faf45d2eda0_1 .array/port v0x7faf45d2eda0, 1;
v0x7faf45d2eda0_2 .array/port v0x7faf45d2eda0, 2;
E_0x7faf45d1cc70/0 .event edge, v0x7faf45d2d740_0, v0x7faf45d2eda0_0, v0x7faf45d2eda0_1, v0x7faf45d2eda0_2;
v0x7faf45d2eda0_3 .array/port v0x7faf45d2eda0, 3;
v0x7faf45d2eda0_4 .array/port v0x7faf45d2eda0, 4;
v0x7faf45d2eda0_5 .array/port v0x7faf45d2eda0, 5;
v0x7faf45d2eda0_6 .array/port v0x7faf45d2eda0, 6;
E_0x7faf45d1cc70/1 .event edge, v0x7faf45d2eda0_3, v0x7faf45d2eda0_4, v0x7faf45d2eda0_5, v0x7faf45d2eda0_6;
v0x7faf45d2eda0_7 .array/port v0x7faf45d2eda0, 7;
v0x7faf45d2eda0_8 .array/port v0x7faf45d2eda0, 8;
v0x7faf45d2e240_0 .array/port v0x7faf45d2e240, 0;
v0x7faf45d2e240_1 .array/port v0x7faf45d2e240, 1;
E_0x7faf45d1cc70/2 .event edge, v0x7faf45d2eda0_7, v0x7faf45d2eda0_8, v0x7faf45d2e240_0, v0x7faf45d2e240_1;
v0x7faf45d2e240_2 .array/port v0x7faf45d2e240, 2;
v0x7faf45d2e240_3 .array/port v0x7faf45d2e240, 3;
v0x7faf45d2e240_4 .array/port v0x7faf45d2e240, 4;
v0x7faf45d2e240_5 .array/port v0x7faf45d2e240, 5;
E_0x7faf45d1cc70/3 .event edge, v0x7faf45d2e240_2, v0x7faf45d2e240_3, v0x7faf45d2e240_4, v0x7faf45d2e240_5;
v0x7faf45d2e240_6 .array/port v0x7faf45d2e240, 6;
v0x7faf45d2e240_7 .array/port v0x7faf45d2e240, 7;
v0x7faf45d2e240_8 .array/port v0x7faf45d2e240, 8;
E_0x7faf45d1cc70/4 .event edge, v0x7faf45d2e240_6, v0x7faf45d2e240_7, v0x7faf45d2e240_8, v0x7faf45d2e0c0_0;
E_0x7faf45d1cc70/5 .event edge, v0x7faf45d2e0c0_1, v0x7faf45d2e0c0_2, v0x7faf45d2e0c0_3, v0x7faf45d2e0c0_4;
E_0x7faf45d1cc70/6 .event edge, v0x7faf45d2e0c0_5, v0x7faf45d2e0c0_6, v0x7faf45d2e0c0_7, v0x7faf45d2e0c0_8;
E_0x7faf45d1cc70/7 .event edge, v0x7faf45d2ec20_0, v0x7faf45d2ec20_1, v0x7faf45d2ec20_2, v0x7faf45d2ec20_3;
E_0x7faf45d1cc70/8 .event edge, v0x7faf45d2ec20_4, v0x7faf45d2ec20_5, v0x7faf45d2ec20_6, v0x7faf45d2ec20_7;
E_0x7faf45d1cc70/9 .event edge, v0x7faf45d2ec20_8;
E_0x7faf45d1cc70 .event/or E_0x7faf45d1cc70/0, E_0x7faf45d1cc70/1, E_0x7faf45d1cc70/2, E_0x7faf45d1cc70/3, E_0x7faf45d1cc70/4, E_0x7faf45d1cc70/5, E_0x7faf45d1cc70/6, E_0x7faf45d1cc70/7, E_0x7faf45d1cc70/8, E_0x7faf45d1cc70/9;
E_0x7faf45d08d30 .event edge, v0x7faf45d2e780_0, v0x7faf45d2de10_0, v0x7faf45d2dec0_0;
L_0x7faf45d50720 .part v0x7faf45d42e00_0, 7, 25;
L_0x7faf45d50860 .part v0x7faf45d42e00_0, 4, 3;
L_0x7faf45d50920 .part v0x7faf45d42e00_0, 2, 2;
L_0x7faf45d509c0 .part v0x7faf45d42e00_0, 0, 2;
L_0x7faf45d50a80 .part L_0x7faf45d50720, 2, 1;
L_0x7faf45d50bb0 .part v0x7faf45d2cc90_0, 2, 1;
L_0x7faf45d50e30 .part L_0x7faf45d50720, 1, 1;
L_0x7faf45d50f10 .part v0x7faf45d2cc90_0, 1, 1;
L_0x7faf45d512d0 .part L_0x7faf45d50720, 0, 1;
L_0x7faf45d51440 .part v0x7faf45d2cc90_0, 0, 1;
S_0x7faf45d2f460 .scope module, "myDataMem" "data_memory" 2 52, 4 14 0, S_0x7faf45d05950;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 28 "address";
    .port_info 5 /INPUT 128 "writedata";
    .port_info 6 /OUTPUT 128 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0x7faf45d2f690_0 .var *"_ivl_10", 7 0; Local signal
v0x7faf45d2f740_0 .var *"_ivl_11", 7 0; Local signal
v0x7faf45d2f7f0_0 .var *"_ivl_12", 7 0; Local signal
v0x7faf45d2f8b0_0 .var *"_ivl_13", 7 0; Local signal
v0x7faf45d2f960_0 .var *"_ivl_14", 7 0; Local signal
v0x7faf45d2fa50_0 .var *"_ivl_15", 7 0; Local signal
v0x7faf45d2fb00_0 .var *"_ivl_16", 7 0; Local signal
v0x7faf45d2fbb0_0 .var *"_ivl_17", 7 0; Local signal
v0x7faf45d2fc60_0 .var *"_ivl_18", 7 0; Local signal
v0x7faf45d2fd70_0 .var *"_ivl_19", 7 0; Local signal
v0x7faf45d2fe20_0 .var *"_ivl_20", 7 0; Local signal
v0x7faf45d2fed0_0 .var *"_ivl_21", 7 0; Local signal
v0x7faf45d2ff80_0 .var *"_ivl_22", 7 0; Local signal
v0x7faf45d30030_0 .var *"_ivl_23", 7 0; Local signal
v0x7faf45d300e0_0 .var *"_ivl_24", 7 0; Local signal
v0x7faf45d30190_0 .var *"_ivl_25", 7 0; Local signal
v0x7faf45d30240_0 .var *"_ivl_26", 7 0; Local signal
v0x7faf45d303d0_0 .var *"_ivl_27", 7 0; Local signal
v0x7faf45d30460_0 .var *"_ivl_28", 7 0; Local signal
v0x7faf45d30510_0 .var *"_ivl_29", 7 0; Local signal
v0x7faf45d305c0_0 .var *"_ivl_3", 7 0; Local signal
v0x7faf45d30670_0 .var *"_ivl_30", 7 0; Local signal
v0x7faf45d30720_0 .var *"_ivl_31", 7 0; Local signal
v0x7faf45d307d0_0 .var *"_ivl_32", 7 0; Local signal
v0x7faf45d30880_0 .var *"_ivl_33", 7 0; Local signal
v0x7faf45d30930_0 .var *"_ivl_34", 7 0; Local signal
v0x7faf45d309e0_0 .var *"_ivl_4", 7 0; Local signal
v0x7faf45d30a90_0 .var *"_ivl_5", 7 0; Local signal
v0x7faf45d30b40_0 .var *"_ivl_6", 7 0; Local signal
v0x7faf45d30bf0_0 .var *"_ivl_7", 7 0; Local signal
v0x7faf45d30ca0_0 .var *"_ivl_8", 7 0; Local signal
v0x7faf45d30d50_0 .var *"_ivl_9", 7 0; Local signal
v0x7faf45d30e00_0 .net "address", 27 0, v0x7faf45d2cdf0_0;  alias, 1 drivers
v0x7faf45d30300_0 .var "busywait", 0 0;
v0x7faf45d31090_0 .net "clock", 0 0, v0x7faf45d44b40_0;  alias, 1 drivers
v0x7faf45d31120_0 .var/i "i", 31 0;
v0x7faf45d311b0 .array "memory_array", 0 255, 7 0;
v0x7faf45d31240_0 .net "read", 0 0, o0x7faf45e43868;  alias, 0 drivers
v0x7faf45d312d0_0 .var "readaccess", 0 0;
v0x7faf45d31360_0 .var "readdata", 127 0;
v0x7faf45d313f0_0 .net "reset", 0 0, v0x7faf45d45850_0;  alias, 1 drivers
v0x7faf45d31480_0 .net "write", 0 0, v0x7faf45d2d0d0_0;  alias, 1 drivers
v0x7faf45d31530_0 .var "writeaccess", 0 0;
v0x7faf45d315c0_0 .net "writedata", 127 0, v0x7faf45d2d1e0_0;  alias, 1 drivers
E_0x7faf45d06690 .event edge, v0x7faf45d2d0d0_0, v0x7faf45d31240_0;
S_0x7faf45d31700 .scope module, "myInsCacheMemory" "ins_cache_memory" 2 61, 5 3 0, S_0x7faf45d05950;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /OUTPUT 32 "readdata";
    .port_info 5 /OUTPUT 1 "busywait";
    .port_info 6 /OUTPUT 1 "MAIN_MEM_READ";
    .port_info 7 /OUTPUT 28 "MAIN_MEM_ADDRESS";
    .port_info 8 /INPUT 128 "MAIN_MEM_READ_DATA";
    .port_info 9 /INPUT 1 "MAIN_MEM_BUSY_WAIT";
P_0x7faf45d318e0 .param/l "IDLE" 0 5 35, C4<0>;
P_0x7faf45d31920 .param/l "MEM_READ" 0 5 35, C4<1>;
L_0x7faf45d51bf0 .functor XOR 1, L_0x7faf45d51ab0, L_0x7faf45d51b50, C4<0>, C4<0>;
L_0x7faf45d51d00 .functor NOT 1, L_0x7faf45d51bf0, C4<0>, C4<0>, C4<0>;
L_0x7faf45d51f70 .functor XOR 1, L_0x7faf45d51db0, L_0x7faf45d51e50, C4<0>, C4<0>;
L_0x7faf45d52080 .functor NOT 1, L_0x7faf45d51f70, C4<0>, C4<0>, C4<0>;
L_0x7faf45d52130 .functor AND 1, L_0x7faf45d51d00, L_0x7faf45d52080, C4<1>, C4<1>;
L_0x7faf45d52460 .functor XOR 1, L_0x7faf45d52250, L_0x7faf45d52370, C4<0>, C4<0>;
L_0x7faf45d52510 .functor NOT 1, L_0x7faf45d52460, C4<0>, C4<0>, C4<0>;
L_0x7faf45d52600/d .functor AND 1, L_0x7faf45d52130, L_0x7faf45d52510, C4<1>, C4<1>;
L_0x7faf45d52600 .delay 1 (9,9,9) L_0x7faf45d52600/d;
v0x7faf45d31df0_0 .var "CURRENT_DATA", 31 0;
v0x7faf45d31eb0_0 .var "CURRENT_TAG", 2 0;
v0x7faf45d31f50_0 .var "CURRENT_VALID", 0 0;
v0x7faf45d32000_0 .var "MAIN_MEM_ADDRESS", 27 0;
v0x7faf45d320a0_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x7faf45d34d20_0;  alias, 1 drivers
v0x7faf45d32180_0 .var "MAIN_MEM_READ", 0 0;
v0x7faf45d32220_0 .net "MAIN_MEM_READ_DATA", 127 0, v0x7faf45d34ff0_0;  alias, 1 drivers
v0x7faf45d322d0_0 .net "TAG_MATCH", 0 0, L_0x7faf45d52600;  1 drivers
v0x7faf45d32370_0 .net *"_ivl_10", 0 0, L_0x7faf45d51bf0;  1 drivers
v0x7faf45d32480_0 .net *"_ivl_12", 0 0, L_0x7faf45d51d00;  1 drivers
v0x7faf45d32530_0 .net *"_ivl_15", 0 0, L_0x7faf45d51db0;  1 drivers
v0x7faf45d325e0_0 .net *"_ivl_17", 0 0, L_0x7faf45d51e50;  1 drivers
v0x7faf45d32690_0 .net *"_ivl_18", 0 0, L_0x7faf45d51f70;  1 drivers
v0x7faf45d32740_0 .net *"_ivl_20", 0 0, L_0x7faf45d52080;  1 drivers
v0x7faf45d327f0_0 .net *"_ivl_23", 0 0, L_0x7faf45d52130;  1 drivers
v0x7faf45d32890_0 .net *"_ivl_25", 0 0, L_0x7faf45d52250;  1 drivers
v0x7faf45d32940_0 .net *"_ivl_27", 0 0, L_0x7faf45d52370;  1 drivers
v0x7faf45d32ad0_0 .net *"_ivl_28", 0 0, L_0x7faf45d52460;  1 drivers
v0x7faf45d32b60_0 .net *"_ivl_30", 0 0, L_0x7faf45d52510;  1 drivers
v0x7faf45d32c10_0 .net *"_ivl_7", 0 0, L_0x7faf45d51ab0;  1 drivers
v0x7faf45d32cc0_0 .net *"_ivl_9", 0 0, L_0x7faf45d51b50;  1 drivers
v0x7faf45d32d70_0 .net "address", 31 0, v0x7faf45d42b80_0;  alias, 1 drivers
v0x7faf45d32e20_0 .var "busywait", 0 0;
v0x7faf45d32ec0_0 .net "clock", 0 0, v0x7faf45d44b40_0;  alias, 1 drivers
v0x7faf45d32f90 .array "data_array", 0 8, 127 0;
v0x7faf45d33090_0 .var/i "i", 31 0;
v0x7faf45d33140_0 .net "index", 2 0, L_0x7faf45d51970;  1 drivers
v0x7faf45d331f0_0 .var "next_state", 1 0;
v0x7faf45d332a0_0 .net "offset", 1 0, L_0x7faf45d51a10;  1 drivers
v0x7faf45d33350_0 .net "read", 0 0, v0x7faf45d446a0_0;  alias, 1 drivers
v0x7faf45d333f0_0 .var "readCache", 0 0;
v0x7faf45d33490_0 .var "readaccess", 0 0;
v0x7faf45d33530_0 .var "readdata", 31 0;
v0x7faf45d329f0_0 .net "reset", 0 0, v0x7faf45d45850_0;  alias, 1 drivers
v0x7faf45d337c0_0 .var "state", 1 0;
v0x7faf45d33850_0 .net "tag", 2 0, L_0x7faf45d517b0;  1 drivers
v0x7faf45d338f0 .array "tag_array", 0 8, 2 0;
v0x7faf45d33a70 .array "validBit_array", 0 8, 1 0;
v0x7faf45d33bf0_0 .var "writeCache_mem", 0 0;
E_0x7faf45d31b00/0 .event edge, v0x7faf45d33490_0, v0x7faf45d337c0_0, v0x7faf45d322d0_0, v0x7faf45d31f50_0;
E_0x7faf45d31b00/1 .event edge, v0x7faf45d33850_0, v0x7faf45d33140_0, v0x7faf45d320a0_0;
E_0x7faf45d31b00 .event/or E_0x7faf45d31b00/0, E_0x7faf45d31b00/1;
E_0x7faf45d31b70/0 .event edge, v0x7faf45d337c0_0, v0x7faf45d31f50_0, v0x7faf45d33490_0, v0x7faf45d322d0_0;
E_0x7faf45d31b70/1 .event edge, v0x7faf45d320a0_0;
E_0x7faf45d31b70 .event/or E_0x7faf45d31b70/0, E_0x7faf45d31b70/1;
E_0x7faf45d31bd0 .event edge, v0x7faf45d33350_0;
v0x7faf45d32f90_0 .array/port v0x7faf45d32f90, 0;
E_0x7faf45d31c20/0 .event edge, v0x7faf45d33490_0, v0x7faf45d332a0_0, v0x7faf45d33140_0, v0x7faf45d32f90_0;
v0x7faf45d32f90_1 .array/port v0x7faf45d32f90, 1;
v0x7faf45d32f90_2 .array/port v0x7faf45d32f90, 2;
v0x7faf45d32f90_3 .array/port v0x7faf45d32f90, 3;
v0x7faf45d32f90_4 .array/port v0x7faf45d32f90, 4;
E_0x7faf45d31c20/1 .event edge, v0x7faf45d32f90_1, v0x7faf45d32f90_2, v0x7faf45d32f90_3, v0x7faf45d32f90_4;
v0x7faf45d32f90_5 .array/port v0x7faf45d32f90, 5;
v0x7faf45d32f90_6 .array/port v0x7faf45d32f90, 6;
v0x7faf45d32f90_7 .array/port v0x7faf45d32f90, 7;
v0x7faf45d32f90_8 .array/port v0x7faf45d32f90, 8;
E_0x7faf45d31c20/2 .event edge, v0x7faf45d32f90_5, v0x7faf45d32f90_6, v0x7faf45d32f90_7, v0x7faf45d32f90_8;
E_0x7faf45d31c20 .event/or E_0x7faf45d31c20/0, E_0x7faf45d31c20/1, E_0x7faf45d31c20/2;
v0x7faf45d33a70_0 .array/port v0x7faf45d33a70, 0;
v0x7faf45d33a70_1 .array/port v0x7faf45d33a70, 1;
v0x7faf45d33a70_2 .array/port v0x7faf45d33a70, 2;
E_0x7faf45d31cb0/0 .event edge, v0x7faf45d33140_0, v0x7faf45d33a70_0, v0x7faf45d33a70_1, v0x7faf45d33a70_2;
v0x7faf45d33a70_3 .array/port v0x7faf45d33a70, 3;
v0x7faf45d33a70_4 .array/port v0x7faf45d33a70, 4;
v0x7faf45d33a70_5 .array/port v0x7faf45d33a70, 5;
v0x7faf45d33a70_6 .array/port v0x7faf45d33a70, 6;
E_0x7faf45d31cb0/1 .event edge, v0x7faf45d33a70_3, v0x7faf45d33a70_4, v0x7faf45d33a70_5, v0x7faf45d33a70_6;
v0x7faf45d33a70_7 .array/port v0x7faf45d33a70, 7;
v0x7faf45d33a70_8 .array/port v0x7faf45d33a70, 8;
E_0x7faf45d31cb0/2 .event edge, v0x7faf45d33a70_7, v0x7faf45d33a70_8, v0x7faf45d32f90_0, v0x7faf45d32f90_1;
E_0x7faf45d31cb0/3 .event edge, v0x7faf45d32f90_2, v0x7faf45d32f90_3, v0x7faf45d32f90_4, v0x7faf45d32f90_5;
v0x7faf45d338f0_0 .array/port v0x7faf45d338f0, 0;
E_0x7faf45d31cb0/4 .event edge, v0x7faf45d32f90_6, v0x7faf45d32f90_7, v0x7faf45d32f90_8, v0x7faf45d338f0_0;
v0x7faf45d338f0_1 .array/port v0x7faf45d338f0, 1;
v0x7faf45d338f0_2 .array/port v0x7faf45d338f0, 2;
v0x7faf45d338f0_3 .array/port v0x7faf45d338f0, 3;
v0x7faf45d338f0_4 .array/port v0x7faf45d338f0, 4;
E_0x7faf45d31cb0/5 .event edge, v0x7faf45d338f0_1, v0x7faf45d338f0_2, v0x7faf45d338f0_3, v0x7faf45d338f0_4;
v0x7faf45d338f0_5 .array/port v0x7faf45d338f0, 5;
v0x7faf45d338f0_6 .array/port v0x7faf45d338f0, 6;
v0x7faf45d338f0_7 .array/port v0x7faf45d338f0, 7;
v0x7faf45d338f0_8 .array/port v0x7faf45d338f0, 8;
E_0x7faf45d31cb0/6 .event edge, v0x7faf45d338f0_5, v0x7faf45d338f0_6, v0x7faf45d338f0_7, v0x7faf45d338f0_8;
E_0x7faf45d31cb0 .event/or E_0x7faf45d31cb0/0, E_0x7faf45d31cb0/1, E_0x7faf45d31cb0/2, E_0x7faf45d31cb0/3, E_0x7faf45d31cb0/4, E_0x7faf45d31cb0/5, E_0x7faf45d31cb0/6;
L_0x7faf45d517b0 .part v0x7faf45d42b80_0, 7, 3;
L_0x7faf45d51970 .part v0x7faf45d42b80_0, 4, 3;
L_0x7faf45d51a10 .part v0x7faf45d42b80_0, 2, 2;
L_0x7faf45d51ab0 .part L_0x7faf45d517b0, 2, 1;
L_0x7faf45d51b50 .part v0x7faf45d31eb0_0, 2, 1;
L_0x7faf45d51db0 .part L_0x7faf45d517b0, 1, 1;
L_0x7faf45d51e50 .part v0x7faf45d31eb0_0, 1, 1;
L_0x7faf45d52250 .part L_0x7faf45d517b0, 0, 1;
L_0x7faf45d52370 .part v0x7faf45d31eb0_0, 0, 1;
S_0x7faf45d33d80 .scope module, "myInsMem" "ins_memory" 2 67, 6 1 0, S_0x7faf45d05950;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 28 "address";
    .port_info 3 /OUTPUT 128 "readdata";
    .port_info 4 /OUTPUT 1 "busywait";
v0x7faf45d33fd0_0 .var *"_ivl_10", 7 0; Local signal
v0x7faf45d34090_0 .var *"_ivl_11", 7 0; Local signal
v0x7faf45d34140_0 .var *"_ivl_12", 7 0; Local signal
v0x7faf45d34200_0 .var *"_ivl_13", 7 0; Local signal
v0x7faf45d342b0_0 .var *"_ivl_14", 7 0; Local signal
v0x7faf45d343a0_0 .var *"_ivl_15", 7 0; Local signal
v0x7faf45d34450_0 .var *"_ivl_16", 7 0; Local signal
v0x7faf45d34500_0 .var *"_ivl_17", 7 0; Local signal
v0x7faf45d345b0_0 .var *"_ivl_2", 7 0; Local signal
v0x7faf45d346c0_0 .var *"_ivl_3", 7 0; Local signal
v0x7faf45d34770_0 .var *"_ivl_4", 7 0; Local signal
v0x7faf45d34820_0 .var *"_ivl_5", 7 0; Local signal
v0x7faf45d348d0_0 .var *"_ivl_6", 7 0; Local signal
v0x7faf45d34980_0 .var *"_ivl_7", 7 0; Local signal
v0x7faf45d34a30_0 .var *"_ivl_8", 7 0; Local signal
v0x7faf45d34ae0_0 .var *"_ivl_9", 7 0; Local signal
v0x7faf45d34b90_0 .net "address", 27 0, v0x7faf45d32000_0;  alias, 1 drivers
v0x7faf45d34d20_0 .var "busywait", 0 0;
v0x7faf45d34db0_0 .net "clock", 0 0, v0x7faf45d44b40_0;  alias, 1 drivers
v0x7faf45d34e40 .array "memory_array", 0 1023, 7 0;
v0x7faf45d34ed0_0 .net "read", 0 0, v0x7faf45d32180_0;  alias, 1 drivers
v0x7faf45d34f60_0 .var "readaccess", 0 0;
v0x7faf45d34ff0_0 .var "readdata", 127 0;
E_0x7faf45d33fa0 .event edge, v0x7faf45d32180_0;
S_0x7faf45d350c0 .scope module, "mycpu" "cpu" 2 41, 7 14 0, S_0x7faf45d05950;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 4 "memReadEn";
    .port_info 5 /OUTPUT 3 "memWriteEn";
    .port_info 6 /OUTPUT 32 "DATA_CACHE_ADDR";
    .port_info 7 /OUTPUT 32 "DATA_CACHE_DATA";
    .port_info 8 /INPUT 32 "DATA_CACHE_READ_DATA";
    .port_info 9 /INPUT 1 "DATA_CACHE_BUSY_WAIT";
    .port_info 10 /OUTPUT 1 "insReadEn";
    .port_info 11 /INPUT 1 "INS_CACHE_BUSY_WAIT";
L_0x7faf45d504e0 .functor BUFZ 32, v0x7faf45d43260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d505c0 .functor BUFZ 3, v0x7faf45d437f0_0, C4<000>, C4<000>, C4<000>;
L_0x7faf45d50670 .functor BUFZ 4, v0x7faf45d436a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7faf45d41bf0_0 .net "ALU_IN_1", 31 0, v0x7faf45d40c80_0;  1 drivers
v0x7faf45d41ce0_0 .net "ALU_IN_2", 31 0, v0x7faf45d41230_0;  1 drivers
v0x7faf45d41db0_0 .net "ALU_OUT", 31 0, v0x7faf45d36b50_0;  1 drivers
v0x7faf45d41e80_0 .net "ALU_SELECT", 4 0, L_0x7faf45d48120;  1 drivers
v0x7faf45d41f10_0 .net "BRANCH_SELECT", 3 0, L_0x7faf45d49870;  1 drivers
v0x7faf45d41fe0_0 .net "BRANCH_SELECT_OUT", 0 0, v0x7faf45d378c0_0;  1 drivers
v0x7faf45d420b0_0 .net "CLK", 0 0, v0x7faf45d44b40_0;  alias, 1 drivers
v0x7faf45d42140_0 .net "DATA1_S2", 31 0, L_0x7faf45d45f50;  1 drivers
v0x7faf45d421d0_0 .net "DATA2_S2", 31 0, L_0x7faf45d462a0;  1 drivers
v0x7faf45d422e0_0 .net "DATA_CACHE_ADDR", 31 0, v0x7faf45d42e00_0;  alias, 1 drivers
v0x7faf45d42370_0 .net "DATA_CACHE_BUSY_WAIT", 0 0, v0x7faf45d2dd70_0;  alias, 1 drivers
v0x7faf45d42400_0 .net "DATA_CACHE_DATA", 31 0, L_0x7faf45d504e0;  alias, 1 drivers
v0x7faf45d424b0_0 .net "DATA_CACHE_READ_DATA", 31 0, v0x7faf45d2e970_0;  alias, 1 drivers
v0x7faf45d42560_0 .net "IMMEDIATE_OUT_S2", 31 0, v0x7faf45d3eef0_0;  1 drivers
v0x7faf45d42610_0 .net "IMMEDIATE_SELECT", 3 0, L_0x7faf45d4b3f0;  1 drivers
v0x7faf45d426e0_0 .net "INSTRUCTION", 31 0, v0x7faf45d33530_0;  alias, 1 drivers
v0x7faf45d427b0_0 .net "INS_CACHE_BUSY_WAIT", 0 0, v0x7faf45d32e20_0;  alias, 1 drivers
v0x7faf45d42940_0 .net "MEM_READ_S2", 3 0, L_0x7faf45d491b0;  1 drivers
v0x7faf45d429d0_0 .net "MEM_WRITE_S2", 2 0, L_0x7faf45d48ef0;  1 drivers
v0x7faf45d42a60_0 .net "OPERAND1_SEL", 0 0, L_0x7faf45d4cd30;  1 drivers
v0x7faf45d42af0_0 .net "OPERAND2_SEL", 0 0, L_0x7faf45d4dde0;  1 drivers
v0x7faf45d42b80_0 .var "PC", 31 0;
v0x7faf45d42c10_0 .net "PC_NEXT", 31 0, v0x7faf45d35810_0;  1 drivers
v0x7faf45d42cc0_0 .net "PC_PLUS_4", 31 0, L_0x7faf45d45c50;  1 drivers
v0x7faf45d42d70_0 .net "PC_PLUS_4_2", 31 0, L_0x7faf45d4ff60;  1 drivers
v0x7faf45d42e00_0 .var "PR_ALU_OUT_S3", 31 0;
v0x7faf45d42e90_0 .var "PR_ALU_OUT_S4", 31 0;
v0x7faf45d42f50_0 .var "PR_ALU_SELECT", 4 0;
v0x7faf45d43000_0 .var "PR_BRANCH_SELECT_S2", 3 0;
v0x7faf45d430b0_0 .var "PR_DATA_1_S2", 31 0;
v0x7faf45d43180_0 .var "PR_DATA_2_S2", 31 0;
v0x7faf45d43260_0 .var "PR_DATA_2_S3", 31 0;
v0x7faf45d432f0_0 .var "PR_DATA_CACHE_OUT", 31 0;
v0x7faf45d42850_0 .var "PR_IMMEDIATE_SELECT_OUT", 31 0;
v0x7faf45d43580_0 .var "PR_INSTRUCTION", 31 0;
v0x7faf45d43610_0 .var "PR_MEM_READ_S2", 3 0;
v0x7faf45d436a0_0 .var "PR_MEM_READ_S3", 3 0;
v0x7faf45d43740_0 .var "PR_MEM_WRITE_S2", 2 0;
v0x7faf45d437f0_0 .var "PR_MEM_WRITE_S3", 2 0;
v0x7faf45d438a0_0 .var "PR_OPERAND1_SEL", 0 0;
v0x7faf45d43950_0 .var "PR_OPERAND2_SEL", 0 0;
v0x7faf45d43a00_0 .var "PR_PC_S1", 31 0;
v0x7faf45d43a90_0 .var "PR_PC_S2", 31 0;
v0x7faf45d43b50_0 .var "PR_PC_S3", 31 0;
v0x7faf45d43bf0_0 .var "PR_PC_S4", 31 0;
v0x7faf45d43cb0_0 .var "PR_REGISTER_WRITE_ADDR_S2", 4 0;
v0x7faf45d43d50_0 .var "PR_REGISTER_WRITE_ADDR_S3", 4 0;
v0x7faf45d43e00_0 .var "PR_REGISTER_WRITE_ADDR_S4", 4 0;
v0x7faf45d43ec0_0 .var "PR_REG_WRITE_EN_S2", 0 0;
v0x7faf45d43f50_0 .var "PR_REG_WRITE_EN_S3", 0 0;
v0x7faf45d43ff0_0 .var "PR_REG_WRITE_EN_S4", 0 0;
v0x7faf45d440a0_0 .var "PR_REG_WRITE_SELECT_S2", 1 0;
v0x7faf45d44140_0 .var "PR_REG_WRITE_SELECT_S3", 1 0;
v0x7faf45d441f0_0 .var "PR_REG_WRITE_SELECT_S4", 1 0;
v0x7faf45d442b0_0 .net "REG_WRITE_DATA", 31 0, v0x7faf45d419e0_0;  1 drivers
v0x7faf45d44380_0 .net "REG_WRITE_EN_S2", 0 0, L_0x7faf45d48b00;  1 drivers
v0x7faf45d44410_0 .net "REG_WRITE_SELECT_S2", 1 0, L_0x7faf45d4dc90;  1 drivers
v0x7faf45d444c0_0 .net "RESET", 0 0, v0x7faf45d45850_0;  alias, 1 drivers
L_0x7faf45e73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7faf45d44550_0 .net/2u *"_ivl_0", 31 0, L_0x7faf45e73008;  1 drivers
L_0x7faf45e74178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7faf45d445f0_0 .net/2u *"_ivl_8", 31 0, L_0x7faf45e74178;  1 drivers
v0x7faf45d446a0_0 .var "insReadEn", 0 0;
v0x7faf45d44750_0 .net "memReadEn", 3 0, L_0x7faf45d50670;  alias, 1 drivers
v0x7faf45d44800_0 .net "memWriteEn", 2 0, L_0x7faf45d505c0;  alias, 1 drivers
L_0x7faf45d45c50 .arith/sum 32, v0x7faf45d42b80_0, L_0x7faf45e73008;
L_0x7faf45d463d0 .part v0x7faf45d33530_0, 15, 5;
L_0x7faf45d46590 .part v0x7faf45d33530_0, 20, 5;
L_0x7faf45d4ff60 .arith/sum 32, v0x7faf45d43b50_0, L_0x7faf45e74178;
S_0x7faf45d35440 .scope module, "muxjump" "mux2to1_32bit" 7 38, 8 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7faf45d356b0_0 .net "INPUT1", 31 0, L_0x7faf45d45c50;  alias, 1 drivers
v0x7faf45d35760_0 .net "INPUT2", 31 0, v0x7faf45d36b50_0;  alias, 1 drivers
v0x7faf45d35810_0 .var "RESULT", 31 0;
v0x7faf45d358d0_0 .net "SELECT", 0 0, v0x7faf45d378c0_0;  alias, 1 drivers
E_0x7faf45d35660 .event edge, v0x7faf45d358d0_0, v0x7faf45d356b0_0, v0x7faf45d35760_0;
S_0x7faf45d359d0 .scope module, "myAlu" "alu" 7 116, 9 4 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
L_0x7faf45d4e440/d .functor BUFZ 32, v0x7faf45d41230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d4e440 .delay 32 (10,10,10) L_0x7faf45d4e440/d;
L_0x7faf45d4e820/d .functor AND 32, v0x7faf45d40c80_0, v0x7faf45d41230_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7faf45d4e820 .delay 32 (30,30,30) L_0x7faf45d4e820/d;
L_0x7faf45d4e960/d .functor OR 32, v0x7faf45d40c80_0, v0x7faf45d41230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d4e960 .delay 32 (30,30,30) L_0x7faf45d4e960/d;
L_0x7faf45d4ea50/d .functor XOR 32, v0x7faf45d40c80_0, v0x7faf45d41230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d4ea50 .delay 32 (30,30,30) L_0x7faf45d4ea50/d;
v0x7faf45d35cc0_0 .net "DATA1", 31 0, v0x7faf45d40c80_0;  alias, 1 drivers
v0x7faf45d35d80_0 .net "DATA2", 31 0, v0x7faf45d41230_0;  alias, 1 drivers
v0x7faf45d35e30_0 .net "INTER_ADD", 31 0, L_0x7faf45d4e050;  1 drivers
v0x7faf45d35ef0_0 .net "INTER_AND", 31 0, L_0x7faf45d4e820;  1 drivers
v0x7faf45d35fa0_0 .net "INTER_DIV", 31 0, L_0x7faf45d4ed60;  1 drivers
v0x7faf45d36090_0 .net "INTER_FWD", 31 0, L_0x7faf45d4e440;  1 drivers
v0x7faf45d36140_0 .net "INTER_MUL", 31 0, L_0x7faf45d4f580;  1 drivers
v0x7faf45d361f0_0 .net "INTER_MULHSU", 31 0, L_0x7faf45d4f620;  1 drivers
v0x7faf45d362a0_0 .net "INTER_MULHU", 31 0, L_0x7faf45d4f7c0;  1 drivers
v0x7faf45d363b0_0 .net "INTER_OR", 31 0, L_0x7faf45d4e960;  1 drivers
v0x7faf45d36460_0 .net "INTER_REM", 31 0, L_0x7faf45d4fc20;  1 drivers
v0x7faf45d36510_0 .net "INTER_REMU", 31 0, L_0x7faf45d4fcc0;  1 drivers
v0x7faf45d365c0_0 .net "INTER_SLL", 31 0, L_0x7faf45d4ec60;  1 drivers
v0x7faf45d36670_0 .net "INTER_SLT", 31 0, L_0x7faf45d4f160;  1 drivers
v0x7faf45d36720_0 .net "INTER_SLTU", 31 0, L_0x7faf45d4f3a0;  1 drivers
v0x7faf45d367d0_0 .net "INTER_SRA", 31 0, L_0x7faf45d4ef40;  1 drivers
v0x7faf45d36880_0 .net "INTER_SRL", 31 0, L_0x7faf45d4ee60;  1 drivers
v0x7faf45d36a10_0 .net "INTER_SUB", 31 0, L_0x7faf45d4e170;  1 drivers
v0x7faf45d36aa0_0 .net "INTER_XOR", 31 0, L_0x7faf45d4ea50;  1 drivers
v0x7faf45d36b50_0 .var "RESULT", 31 0;
v0x7faf45d36c10_0 .net "SELECT", 4 0, v0x7faf45d42f50_0;  1 drivers
v0x7faf45d36ca0_0 .net *"_ivl_18", 0 0, L_0x7faf45d4f060;  1 drivers
L_0x7faf45e74058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d36d30_0 .net/2u *"_ivl_20", 31 0, L_0x7faf45e74058;  1 drivers
L_0x7faf45e740a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d36dc0_0 .net/2u *"_ivl_22", 31 0, L_0x7faf45e740a0;  1 drivers
v0x7faf45d36e50_0 .net *"_ivl_26", 0 0, L_0x7faf45d4f300;  1 drivers
L_0x7faf45e740e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d36ee0_0 .net/2u *"_ivl_28", 31 0, L_0x7faf45e740e8;  1 drivers
L_0x7faf45e74130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d36f80_0 .net/2u *"_ivl_30", 31 0, L_0x7faf45e74130;  1 drivers
E_0x7faf45d35c00/0 .event edge, v0x7faf45d36c10_0, v0x7faf45d35e30_0, v0x7faf45d365c0_0, v0x7faf45d36670_0;
E_0x7faf45d35c00/1 .event edge, v0x7faf45d36720_0, v0x7faf45d36aa0_0, v0x7faf45d36880_0, v0x7faf45d363b0_0;
E_0x7faf45d35c00/2 .event edge, v0x7faf45d35ef0_0, v0x7faf45d36140_0, v0x7faf45d361f0_0, v0x7faf45d362a0_0;
E_0x7faf45d35c00/3 .event edge, v0x7faf45d35fa0_0, v0x7faf45d36460_0, v0x7faf45d36510_0, v0x7faf45d367d0_0;
E_0x7faf45d35c00/4 .event edge, v0x7faf45d36a10_0, v0x7faf45d36090_0;
E_0x7faf45d35c00 .event/or E_0x7faf45d35c00/0, E_0x7faf45d35c00/1, E_0x7faf45d35c00/2, E_0x7faf45d35c00/3, E_0x7faf45d35c00/4;
L_0x7faf45d4e050 .delay 32 (30,30,30) L_0x7faf45d4e050/d;
L_0x7faf45d4e050/d .arith/sum 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4e170 .delay 32 (30,30,30) L_0x7faf45d4e170/d;
L_0x7faf45d4e170/d .arith/sub 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4ec60 .delay 32 (40,40,40) L_0x7faf45d4ec60/d;
L_0x7faf45d4ec60/d .shift/l 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4ee60 .delay 32 (40,40,40) L_0x7faf45d4ee60/d;
L_0x7faf45d4ee60/d .shift/r 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4ef40 .delay 32 (40,40,40) L_0x7faf45d4ef40/d;
L_0x7faf45d4ef40/d .shift/r 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4f060 .cmp/gt.s 32, v0x7faf45d41230_0, v0x7faf45d40c80_0;
L_0x7faf45d4f160 .delay 32 (30,30,30) L_0x7faf45d4f160/d;
L_0x7faf45d4f160/d .functor MUXZ 32, L_0x7faf45e740a0, L_0x7faf45e74058, L_0x7faf45d4f060, C4<>;
L_0x7faf45d4f300 .cmp/gt 32, v0x7faf45d41230_0, v0x7faf45d40c80_0;
L_0x7faf45d4f3a0 .delay 32 (30,30,30) L_0x7faf45d4f3a0/d;
L_0x7faf45d4f3a0/d .functor MUXZ 32, L_0x7faf45e74130, L_0x7faf45e740e8, L_0x7faf45d4f300, C4<>;
L_0x7faf45d4f580 .delay 32 (80,80,80) L_0x7faf45d4f580/d;
L_0x7faf45d4f580/d .arith/mult 32, v0x7faf45d40c80_0, v0x7faf45d41230_0;
L_0x7faf45d4f620 .delay 32 (80,80,80) L_0x7faf45d4f620/d;
L_0x7faf45d4f620/d .arith/mult 32, v0x7faf45d40c80_0, v0x7faf45d40c80_0;
L_0x7faf45d4f7c0 .delay 32 (80,80,80) L_0x7faf45d4f7c0/d;
L_0x7faf45d4f7c0/d .arith/mult 32, v0x7faf45d40c80_0, v0x7faf45d40c80_0;
L_0x7faf45d4ed60 .delay 32 (80,80,80) L_0x7faf45d4ed60/d;
L_0x7faf45d4ed60/d .arith/div.s 32, v0x7faf45d40c80_0, v0x7faf45d40c80_0;
L_0x7faf45d4fc20 .delay 32 (80,80,80) L_0x7faf45d4fc20/d;
L_0x7faf45d4fc20/d .arith/mod.s 32, v0x7faf45d40c80_0, v0x7faf45d40c80_0;
L_0x7faf45d4fcc0 .delay 32 (80,80,80) L_0x7faf45d4fcc0/d;
L_0x7faf45d4fcc0/d .arith/mod 32, v0x7faf45d40c80_0, v0x7faf45d40c80_0;
S_0x7faf45d37090 .scope module, "myBranchSelect" "branch_select" 7 117, 10 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 4 "SELECT";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v0x7faf45d37340_0 .net "BEQ", 0 0, L_0x7faf45d4fe20;  1 drivers
v0x7faf45d373f0_0 .net "BGE", 0 0, L_0x7faf45d50100;  1 drivers
v0x7faf45d37490_0 .net "BGEU", 0 0, L_0x7faf45d50240;  1 drivers
v0x7faf45d37540_0 .net "BLT", 0 0, L_0x7faf45d50060;  1 drivers
v0x7faf45d375e0_0 .net "BLTU", 0 0, L_0x7faf45d501a0;  1 drivers
v0x7faf45d376c0_0 .net "BNE", 0 0, L_0x7faf45d4fec0;  1 drivers
v0x7faf45d37760_0 .net "DATA1", 31 0, v0x7faf45d430b0_0;  1 drivers
v0x7faf45d37810_0 .net "DATA2", 31 0, v0x7faf45d43180_0;  1 drivers
v0x7faf45d378c0_0 .var "MUX_OUT", 0 0;
v0x7faf45d379d0_0 .net "SELECT", 3 0, v0x7faf45d43000_0;  1 drivers
E_0x7faf45d372d0/0 .event edge, v0x7faf45d379d0_0, v0x7faf45d37340_0, v0x7faf45d376c0_0, v0x7faf45d37540_0;
E_0x7faf45d372d0/1 .event edge, v0x7faf45d373f0_0, v0x7faf45d375e0_0, v0x7faf45d37490_0;
E_0x7faf45d372d0 .event/or E_0x7faf45d372d0/0, E_0x7faf45d372d0/1;
L_0x7faf45d4fe20 .cmp/eq 32, v0x7faf45d430b0_0, v0x7faf45d43180_0;
L_0x7faf45d4fec0 .cmp/ne 32, v0x7faf45d430b0_0, v0x7faf45d43180_0;
L_0x7faf45d50060 .cmp/gt 32, v0x7faf45d43180_0, v0x7faf45d430b0_0;
L_0x7faf45d50100 .cmp/gt 32, v0x7faf45d430b0_0, v0x7faf45d43180_0;
L_0x7faf45d501a0 .cmp/gt 32, v0x7faf45d43180_0, v0x7faf45d430b0_0;
L_0x7faf45d50240 .cmp/gt 32, v0x7faf45d430b0_0, v0x7faf45d43180_0;
S_0x7faf45d37a90 .scope module, "myControl" "control_unit" 7 82, 11 10 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 5 "alu_signal";
    .port_info 2 /OUTPUT 1 "reg_file_write";
    .port_info 3 /OUTPUT 3 "main_mem_write";
    .port_info 4 /OUTPUT 4 "main_mem_read";
    .port_info 5 /OUTPUT 4 "branch_control";
    .port_info 6 /OUTPUT 4 "immediate_select";
    .port_info 7 /OUTPUT 1 "oparand_1_select";
    .port_info 8 /OUTPUT 1 "oparand_2_select";
    .port_info 9 /OUTPUT 2 "reg_write_select";
    .port_info 10 /INPUT 1 "RESET";
L_0x7faf45d47410/d .functor OR 1, L_0x7faf45d471e0, L_0x7faf45d47300, C4<0>, C4<0>;
L_0x7faf45d47410 .delay 1 (30,30,30) L_0x7faf45d47410/d;
L_0x7faf45d47ab0 .functor OR 1, L_0x7faf45d47700, L_0x7faf45d47940, C4<0>, C4<0>;
L_0x7faf45d47e40 .functor OR 1, L_0x7faf45d47ab0, L_0x7faf45d47d00, C4<0>, C4<0>;
L_0x7faf45d47fd0/d .functor OR 1, L_0x7faf45d47e40, L_0x7faf45d47ef0, C4<0>, C4<0>;
L_0x7faf45d47fd0 .delay 1 (30,30,30) L_0x7faf45d47fd0/d;
L_0x7faf45d48670/d .functor OR 1, L_0x7faf45d484b0, L_0x7faf45d485d0, C4<0>, C4<0>;
L_0x7faf45d48670 .delay 1 (30,30,30) L_0x7faf45d48670/d;
L_0x7faf45d48a10 .functor OR 1, L_0x7faf45d487a0, L_0x7faf45d48970, C4<0>, C4<0>;
L_0x7faf45d48b00/d .functor NOT 1, L_0x7faf45d48a10, C4<0>, C4<0>, C4<0>;
L_0x7faf45d48b00 .delay 1 (30,30,30) L_0x7faf45d48b00/d;
L_0x7faf45d493f0/d .functor BUFZ 3, L_0x7faf45d46fa0, C4<000>, C4<000>, C4<000>;
L_0x7faf45d493f0 .delay 3 (30,30,30) L_0x7faf45d493f0/d;
L_0x7faf45d497b0/d .functor OR 1, L_0x7faf45d495a0, L_0x7faf45d49640, C4<0>, C4<0>;
L_0x7faf45d497b0 .delay 1 (30,30,30) L_0x7faf45d497b0/d;
L_0x7faf45d49da0 .functor OR 1, L_0x7faf45d49c40, L_0x7faf45d49fc0, C4<0>, C4<0>;
L_0x7faf45d4a4c0 .functor OR 1, L_0x7faf45d49da0, L_0x7faf45d4a150, C4<0>, C4<0>;
L_0x7faf45d4a810 .functor OR 1, L_0x7faf45d4a4c0, L_0x7faf45d4a370, C4<0>, C4<0>;
L_0x7faf45d4aad0 .functor OR 1, L_0x7faf45d4a810, L_0x7faf45d4a6b0, C4<0>, C4<0>;
L_0x7faf45d4aa40 .functor OR 1, L_0x7faf45d4aad0, L_0x7faf45d4a9a0, C4<0>, C4<0>;
L_0x7faf45d4b180/d .functor OR 1, L_0x7faf45d4aa40, L_0x7faf45d4add0, C4<0>, C4<0>;
L_0x7faf45d4b180 .delay 1 (30,30,30) L_0x7faf45d4b180/d;
L_0x7faf45d4ca80 .functor OR 1, L_0x7faf45d4cc90, L_0x7faf45d4c9a0, C4<0>, C4<0>;
L_0x7faf45d4cd30/d .functor OR 1, L_0x7faf45d4ca80, L_0x7faf45d4cf30, C4<0>, C4<0>;
L_0x7faf45d4cd30 .delay 1 (30,30,30) L_0x7faf45d4cd30/d;
L_0x7faf45d4b2b0 .functor OR 1, L_0x7faf45d4d320, L_0x7faf45d4d3c0, C4<0>, C4<0>;
L_0x7faf45d4d170 .functor OR 1, L_0x7faf45d4b2b0, L_0x7faf45d4d090, C4<0>, C4<0>;
L_0x7faf45d4d460 .functor OR 1, L_0x7faf45d4d170, L_0x7faf45d4d760, C4<0>, C4<0>;
L_0x7faf45d4d5f0 .functor OR 1, L_0x7faf45d4d460, L_0x7faf45d4d510, C4<0>, C4<0>;
L_0x7faf45d4d800 .functor OR 1, L_0x7faf45d4d5f0, L_0x7faf45d4d6c0, C4<0>, C4<0>;
L_0x7faf45d4dde0/d .functor OR 1, L_0x7faf45d4d800, L_0x7faf45d4d8f0, C4<0>, C4<0>;
L_0x7faf45d4dde0 .delay 1 (30,30,30) L_0x7faf45d4dde0/d;
L_0x7faf45d4dba0/d .functor NOT 1, L_0x7faf45d4dab0, C4<0>, C4<0>, C4<0>;
L_0x7faf45d4dba0 .delay 1 (30,30,30) L_0x7faf45d4dba0/d;
v0x7faf45d38380_0 .net "INSTRUCTION", 31 0, v0x7faf45d33530_0;  alias, 1 drivers
v0x7faf45d38430_0 .net "RESET", 0 0, v0x7faf45d45850_0;  alias, 1 drivers
L_0x7faf45e73128 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d384c0_0 .net/2u *"_ivl_10", 6 0, L_0x7faf45e73128;  1 drivers
L_0x7faf45e73488 .functor BUFT 1, C4<110x111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38570_0 .net *"_ivl_101", 6 0, L_0x7faf45e73488;  1 drivers
v0x7faf45d38620_0 .net *"_ivl_103", 0 0, L_0x7faf45d495a0;  1 drivers
L_0x7faf45e734d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38700_0 .net/2u *"_ivl_105", 6 0, L_0x7faf45e734d0;  1 drivers
v0x7faf45d387b0_0 .net *"_ivl_107", 0 0, L_0x7faf45d49640;  1 drivers
v0x7faf45d38850_0 .net *"_ivl_109", 0 0, L_0x7faf45d497b0;  1 drivers
L_0x7faf45e73518 .functor BUFT 1, C4<110x111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38900_0 .net *"_ivl_114", 6 0, L_0x7faf45e73518;  1 drivers
v0x7faf45d38a10_0 .net *"_ivl_116", 0 0, L_0x7faf45d499a0;  1 drivers
L_0x7faf45e73560 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38ab0_0 .net/2u *"_ivl_118", 2 0, L_0x7faf45e73560;  1 drivers
v0x7faf45d38b60_0 .net *"_ivl_12", 0 0, L_0x7faf45d47300;  1 drivers
v0x7faf45d38c00_0 .net *"_ivl_120", 2 0, L_0x7faf45d483f0;  1 drivers
v0x7faf45d38cb0_0 .net *"_ivl_124", 9 0, L_0x7faf45d49f20;  1 drivers
L_0x7faf45e735a8 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38d60_0 .net/2u *"_ivl_126", 9 0, L_0x7faf45e735a8;  1 drivers
v0x7faf45d38e10_0 .net *"_ivl_128", 0 0, L_0x7faf45d49c40;  1 drivers
v0x7faf45d38eb0_0 .net *"_ivl_130", 9 0, L_0x7faf45d4a0b0;  1 drivers
L_0x7faf45e735f0 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39040_0 .net/2u *"_ivl_132", 9 0, L_0x7faf45e735f0;  1 drivers
v0x7faf45d390d0_0 .net *"_ivl_134", 0 0, L_0x7faf45d49fc0;  1 drivers
v0x7faf45d39170_0 .net *"_ivl_136", 0 0, L_0x7faf45d49da0;  1 drivers
v0x7faf45d39220_0 .net *"_ivl_138", 9 0, L_0x7faf45d4a2d0;  1 drivers
L_0x7faf45e73638 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d392d0_0 .net/2u *"_ivl_140", 9 0, L_0x7faf45e73638;  1 drivers
v0x7faf45d39380_0 .net *"_ivl_142", 0 0, L_0x7faf45d4a150;  1 drivers
v0x7faf45d39420_0 .net *"_ivl_144", 0 0, L_0x7faf45d4a4c0;  1 drivers
v0x7faf45d394d0_0 .net *"_ivl_146", 16 0, L_0x7faf45d4a610;  1 drivers
L_0x7faf45e73680 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39580_0 .net/2u *"_ivl_148", 16 0, L_0x7faf45e73680;  1 drivers
v0x7faf45d39630_0 .net *"_ivl_150", 0 0, L_0x7faf45d4a370;  1 drivers
v0x7faf45d396d0_0 .net *"_ivl_152", 0 0, L_0x7faf45d4a810;  1 drivers
v0x7faf45d39780_0 .net *"_ivl_154", 16 0, L_0x7faf45d4a900;  1 drivers
L_0x7faf45e736c8 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39830_0 .net/2u *"_ivl_156", 16 0, L_0x7faf45e736c8;  1 drivers
v0x7faf45d398e0_0 .net *"_ivl_158", 0 0, L_0x7faf45d4a6b0;  1 drivers
v0x7faf45d39980_0 .net *"_ivl_160", 0 0, L_0x7faf45d4aad0;  1 drivers
v0x7faf45d39a30_0 .net *"_ivl_162", 16 0, L_0x7faf45d4ac30;  1 drivers
L_0x7faf45e73710 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38f60_0 .net/2u *"_ivl_164", 16 0, L_0x7faf45e73710;  1 drivers
v0x7faf45d39cc0_0 .net *"_ivl_166", 0 0, L_0x7faf45d4a9a0;  1 drivers
v0x7faf45d39d50_0 .net *"_ivl_168", 0 0, L_0x7faf45d4aa40;  1 drivers
v0x7faf45d39de0_0 .net *"_ivl_170", 16 0, L_0x7faf45d4af90;  1 drivers
L_0x7faf45e73758 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39e90_0 .net/2u *"_ivl_172", 16 0, L_0x7faf45e73758;  1 drivers
v0x7faf45d39f40_0 .net *"_ivl_174", 0 0, L_0x7faf45d4add0;  1 drivers
v0x7faf45d39fe0_0 .net *"_ivl_176", 0 0, L_0x7faf45d4b180;  1 drivers
L_0x7faf45e737a0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a090_0 .net/2u *"_ivl_181", 6 0, L_0x7faf45e737a0;  1 drivers
v0x7faf45d3a140_0 .net *"_ivl_183", 0 0, L_0x7faf45d4b030;  1 drivers
L_0x7faf45e737e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a1e0_0 .net/2u *"_ivl_185", 2 0, L_0x7faf45e737e8;  1 drivers
L_0x7faf45e73830 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a290_0 .net/2u *"_ivl_187", 6 0, L_0x7faf45e73830;  1 drivers
v0x7faf45d3a340_0 .net *"_ivl_189", 0 0, L_0x7faf45d4b0d0;  1 drivers
L_0x7faf45e73878 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a3e0_0 .net/2u *"_ivl_191", 2 0, L_0x7faf45e73878;  1 drivers
L_0x7faf45e738c0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a490_0 .net/2u *"_ivl_193", 6 0, L_0x7faf45e738c0;  1 drivers
v0x7faf45d3a540_0 .net *"_ivl_195", 0 0, L_0x7faf45d4b620;  1 drivers
L_0x7faf45e73908 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a5e0_0 .net/2u *"_ivl_197", 2 0, L_0x7faf45e73908;  1 drivers
L_0x7faf45e73950 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a690_0 .net/2u *"_ivl_199", 6 0, L_0x7faf45e73950;  1 drivers
v0x7faf45d3a740_0 .net *"_ivl_201", 0 0, L_0x7faf45d494c0;  1 drivers
L_0x7faf45e73998 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a7e0_0 .net/2u *"_ivl_203", 2 0, L_0x7faf45e73998;  1 drivers
L_0x7faf45e739e0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a890_0 .net/2u *"_ivl_205", 6 0, L_0x7faf45e739e0;  1 drivers
v0x7faf45d3a940_0 .net *"_ivl_207", 0 0, L_0x7faf45d4b490;  1 drivers
L_0x7faf45e73a28 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3a9e0_0 .net/2u *"_ivl_209", 2 0, L_0x7faf45e73a28;  1 drivers
L_0x7faf45e73a70 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3aa90_0 .net/2u *"_ivl_211", 6 0, L_0x7faf45e73a70;  1 drivers
v0x7faf45d3ab40_0 .net *"_ivl_213", 0 0, L_0x7faf45d4bae0;  1 drivers
L_0x7faf45e73ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3abe0_0 .net/2u *"_ivl_215", 2 0, L_0x7faf45e73ab8;  1 drivers
L_0x7faf45e73b00 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3ac90_0 .net/2u *"_ivl_217", 6 0, L_0x7faf45e73b00;  1 drivers
v0x7faf45d3ad40_0 .net *"_ivl_219", 0 0, L_0x7faf45d4b960;  1 drivers
v0x7faf45d3ade0_0 .net *"_ivl_22", 16 0, L_0x7faf45d47540;  1 drivers
L_0x7faf45e73b48 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3ae90_0 .net/2u *"_ivl_221", 2 0, L_0x7faf45e73b48;  1 drivers
v0x7faf45d3af40_0 .net *"_ivl_223", 9 0, L_0x7faf45d4bd50;  1 drivers
L_0x7faf45e73b90 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3aff0_0 .net *"_ivl_225", 9 0, L_0x7faf45e73b90;  1 drivers
v0x7faf45d3b0a0_0 .net *"_ivl_227", 0 0, L_0x7faf45d49e10;  1 drivers
L_0x7faf45e73bd8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39ad0_0 .net/2u *"_ivl_229", 2 0, L_0x7faf45e73bd8;  1 drivers
L_0x7faf45e73c20 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d39b80_0 .net/2u *"_ivl_231", 6 0, L_0x7faf45e73c20;  1 drivers
v0x7faf45d39c30_0 .net *"_ivl_233", 0 0, L_0x7faf45d4bc00;  1 drivers
L_0x7faf45e73c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3b140_0 .net/2u *"_ivl_235", 2 0, L_0x7faf45e73c68;  1 drivers
L_0x7faf45e73cb0 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3b1f0_0 .net *"_ivl_237", 2 0, L_0x7faf45e73cb0;  1 drivers
v0x7faf45d3b2a0_0 .net *"_ivl_239", 2 0, L_0x7faf45d49a40;  1 drivers
L_0x7faf45e731b8 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3b350_0 .net/2u *"_ivl_24", 16 0, L_0x7faf45e731b8;  1 drivers
v0x7faf45d3b400_0 .net *"_ivl_241", 2 0, L_0x7faf45d49ba0;  1 drivers
v0x7faf45d3b4b0_0 .net *"_ivl_243", 2 0, L_0x7faf45d4c270;  1 drivers
v0x7faf45d3b560_0 .net *"_ivl_245", 2 0, L_0x7faf45d4c390;  1 drivers
v0x7faf45d3b610_0 .net *"_ivl_247", 2 0, L_0x7faf45d4c0b0;  1 drivers
v0x7faf45d3b6c0_0 .net *"_ivl_249", 2 0, L_0x7faf45d4c640;  1 drivers
v0x7faf45d3b770_0 .net *"_ivl_251", 2 0, L_0x7faf45d4c4b0;  1 drivers
v0x7faf45d3b820_0 .net *"_ivl_253", 2 0, L_0x7faf45d4c900;  1 drivers
v0x7faf45d3b8d0_0 .net *"_ivl_255", 2 0, L_0x7faf45d4c760;  1 drivers
L_0x7faf45e73cf8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3b980_0 .net/2u *"_ivl_257", 6 0, L_0x7faf45e73cf8;  1 drivers
v0x7faf45d3ba30_0 .net *"_ivl_259", 0 0, L_0x7faf45d4cc90;  1 drivers
v0x7faf45d3bad0_0 .net *"_ivl_26", 0 0, L_0x7faf45d47700;  1 drivers
L_0x7faf45e73d40 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3bb70_0 .net/2u *"_ivl_261", 6 0, L_0x7faf45e73d40;  1 drivers
v0x7faf45d3bc20_0 .net *"_ivl_263", 0 0, L_0x7faf45d4c9a0;  1 drivers
v0x7faf45d3bcc0_0 .net *"_ivl_265", 0 0, L_0x7faf45d4ca80;  1 drivers
L_0x7faf45e73d88 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3bd70_0 .net/2u *"_ivl_267", 6 0, L_0x7faf45e73d88;  1 drivers
v0x7faf45d3be20_0 .net *"_ivl_269", 0 0, L_0x7faf45d4cf30;  1 drivers
L_0x7faf45e73dd0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3bec0_0 .net/2u *"_ivl_273", 6 0, L_0x7faf45e73dd0;  1 drivers
v0x7faf45d3bf70_0 .net *"_ivl_275", 0 0, L_0x7faf45d4d320;  1 drivers
L_0x7faf45e73e18 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c010_0 .net/2u *"_ivl_277", 6 0, L_0x7faf45e73e18;  1 drivers
v0x7faf45d3c0c0_0 .net *"_ivl_279", 0 0, L_0x7faf45d4d3c0;  1 drivers
v0x7faf45d3c160_0 .net *"_ivl_28", 16 0, L_0x7faf45d47820;  1 drivers
v0x7faf45d3c210_0 .net *"_ivl_281", 0 0, L_0x7faf45d4b2b0;  1 drivers
L_0x7faf45e73e60 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c2c0_0 .net/2u *"_ivl_283", 6 0, L_0x7faf45e73e60;  1 drivers
v0x7faf45d3c370_0 .net *"_ivl_285", 0 0, L_0x7faf45d4d090;  1 drivers
v0x7faf45d3c410_0 .net *"_ivl_287", 0 0, L_0x7faf45d4d170;  1 drivers
L_0x7faf45e73ea8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c4c0_0 .net/2u *"_ivl_289", 6 0, L_0x7faf45e73ea8;  1 drivers
v0x7faf45d3c570_0 .net *"_ivl_291", 0 0, L_0x7faf45d4d760;  1 drivers
v0x7faf45d3c610_0 .net *"_ivl_293", 0 0, L_0x7faf45d4d460;  1 drivers
L_0x7faf45e73ef0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c6c0_0 .net/2u *"_ivl_295", 6 0, L_0x7faf45e73ef0;  1 drivers
v0x7faf45d3c770_0 .net *"_ivl_297", 0 0, L_0x7faf45d4d510;  1 drivers
v0x7faf45d3c810_0 .net *"_ivl_299", 0 0, L_0x7faf45d4d5f0;  1 drivers
L_0x7faf45e73200 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c8c0_0 .net/2u *"_ivl_30", 16 0, L_0x7faf45e73200;  1 drivers
L_0x7faf45e73f38 .functor BUFT 1, C4<110x111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3c970_0 .net *"_ivl_301", 6 0, L_0x7faf45e73f38;  1 drivers
v0x7faf45d3ca20_0 .net *"_ivl_303", 0 0, L_0x7faf45d4d6c0;  1 drivers
v0x7faf45d3cac0_0 .net *"_ivl_305", 0 0, L_0x7faf45d4d800;  1 drivers
L_0x7faf45e73f80 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3cb70_0 .net/2u *"_ivl_307", 6 0, L_0x7faf45e73f80;  1 drivers
v0x7faf45d3cc20_0 .net *"_ivl_309", 0 0, L_0x7faf45d4d8f0;  1 drivers
L_0x7faf45e73fc8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3ccc0_0 .net/2u *"_ivl_315", 6 0, L_0x7faf45e73fc8;  1 drivers
v0x7faf45d3cd70_0 .net *"_ivl_317", 0 0, L_0x7faf45d4dab0;  1 drivers
v0x7faf45d3ce10_0 .net *"_ivl_319", 0 0, L_0x7faf45d4dba0;  1 drivers
v0x7faf45d3cec0_0 .net *"_ivl_32", 0 0, L_0x7faf45d47940;  1 drivers
L_0x7faf45e74010 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3cf60_0 .net/2u *"_ivl_324", 6 0, L_0x7faf45e74010;  1 drivers
v0x7faf45d3d010_0 .net *"_ivl_326", 0 0, L_0x7faf45d4e2e0;  1 drivers
v0x7faf45d3d0b0_0 .net *"_ivl_34", 0 0, L_0x7faf45d47ab0;  1 drivers
v0x7faf45d3d160_0 .net *"_ivl_36", 16 0, L_0x7faf45d47b60;  1 drivers
L_0x7faf45e73248 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3d210_0 .net/2u *"_ivl_38", 16 0, L_0x7faf45e73248;  1 drivers
v0x7faf45d3d2c0_0 .net *"_ivl_40", 0 0, L_0x7faf45d47d00;  1 drivers
v0x7faf45d3d360_0 .net *"_ivl_42", 0 0, L_0x7faf45d47e40;  1 drivers
L_0x7faf45e73290 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3d410_0 .net/2u *"_ivl_44", 6 0, L_0x7faf45e73290;  1 drivers
v0x7faf45d3d4c0_0 .net *"_ivl_46", 0 0, L_0x7faf45d47ef0;  1 drivers
v0x7faf45d3d560_0 .net *"_ivl_48", 0 0, L_0x7faf45d47fd0;  1 drivers
v0x7faf45d3d610_0 .net *"_ivl_53", 13 0, L_0x7faf45d48310;  1 drivers
L_0x7faf45e732d8 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3d6c0_0 .net/2u *"_ivl_55", 13 0, L_0x7faf45e732d8;  1 drivers
v0x7faf45d3d770_0 .net *"_ivl_57", 0 0, L_0x7faf45d484b0;  1 drivers
L_0x7faf45e73320 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3d810_0 .net/2u *"_ivl_59", 6 0, L_0x7faf45e73320;  1 drivers
L_0x7faf45e730e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3d8c0_0 .net/2u *"_ivl_6", 6 0, L_0x7faf45e730e0;  1 drivers
v0x7faf45d3d970_0 .net *"_ivl_61", 0 0, L_0x7faf45d485d0;  1 drivers
v0x7faf45d3da10_0 .net *"_ivl_63", 0 0, L_0x7faf45d48670;  1 drivers
L_0x7faf45e73368 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3dac0_0 .net/2u *"_ivl_65", 6 0, L_0x7faf45e73368;  1 drivers
v0x7faf45d3db70_0 .net *"_ivl_67", 0 0, L_0x7faf45d487a0;  1 drivers
L_0x7faf45e733b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3dc10_0 .net/2u *"_ivl_69", 6 0, L_0x7faf45e733b0;  1 drivers
v0x7faf45d3dcc0_0 .net *"_ivl_71", 0 0, L_0x7faf45d48970;  1 drivers
v0x7faf45d3dd60_0 .net *"_ivl_73", 0 0, L_0x7faf45d48a10;  1 drivers
L_0x7faf45e733f8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3de10_0 .net/2u *"_ivl_79", 6 0, L_0x7faf45e733f8;  1 drivers
v0x7faf45d3dec0_0 .net *"_ivl_8", 0 0, L_0x7faf45d471e0;  1 drivers
v0x7faf45d3df60_0 .net *"_ivl_81", 0 0, L_0x7faf45d48c30;  1 drivers
v0x7faf45d3e000_0 .net *"_ivl_87", 1 0, L_0x7faf45d48f90;  1 drivers
L_0x7faf45e73440 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7faf45d3e0b0_0 .net/2u *"_ivl_90", 6 0, L_0x7faf45e73440;  1 drivers
v0x7faf45d3e160_0 .net *"_ivl_92", 0 0, L_0x7faf45d48db0;  1 drivers
v0x7faf45d3e200_0 .net *"_ivl_98", 2 0, L_0x7faf45d493f0;  1 drivers
v0x7faf45d3e2b0_0 .net "alu_signal", 4 0, L_0x7faf45d48120;  alias, 1 drivers
v0x7faf45d3e360_0 .net "branch_control", 3 0, L_0x7faf45d49870;  alias, 1 drivers
v0x7faf45d3e410_0 .net "funct3", 2 0, L_0x7faf45d46fa0;  1 drivers
v0x7faf45d3e4d0_0 .net "funct3_mux_select", 0 0, L_0x7faf45d47410;  1 drivers
v0x7faf45d3e560_0 .net "funct7", 6 0, L_0x7faf45d47040;  1 drivers
v0x7faf45d3e5f0_0 .net "immediate_select", 3 0, L_0x7faf45d4b3f0;  alias, 1 drivers
v0x7faf45d3e680_0 .net "main_mem_read", 3 0, L_0x7faf45d491b0;  alias, 1 drivers
v0x7faf45d3e710_0 .net "main_mem_write", 2 0, L_0x7faf45d48ef0;  alias, 1 drivers
v0x7faf45d3e7a0_0 .net "oparand_1_select", 0 0, L_0x7faf45d4cd30;  alias, 1 drivers
v0x7faf45d3e840_0 .net "oparand_2_select", 0 0, L_0x7faf45d4dde0;  alias, 1 drivers
v0x7faf45d3e8e0_0 .net "opcode", 6 0, L_0x7faf45d46f00;  1 drivers
v0x7faf45d3e990_0 .net "reg_file_write", 0 0, L_0x7faf45d48b00;  alias, 1 drivers
v0x7faf45d3ea30_0 .net "reg_write_select", 1 0, L_0x7faf45d4dc90;  alias, 1 drivers
L_0x7faf45d46f00 .part v0x7faf45d33530_0, 0, 7;
L_0x7faf45d46fa0 .part v0x7faf45d33530_0, 12, 3;
L_0x7faf45d47040 .part v0x7faf45d33530_0, 25, 7;
L_0x7faf45d471e0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e730e0;
L_0x7faf45d47300 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73128;
L_0x7faf45d47540 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d47700 .cmp/eq 17, L_0x7faf45d47540, L_0x7faf45e731b8;
L_0x7faf45d47820 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d47940 .cmp/eq 17, L_0x7faf45d47820, L_0x7faf45e73200;
L_0x7faf45d47b60 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d47d00 .cmp/eq 17, L_0x7faf45d47b60, L_0x7faf45e73248;
L_0x7faf45d47ef0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73290;
L_0x7faf45d48120 .concat8 [ 3 1 1 0], v0x7faf45d381c0_0, L_0x7faf45d48670, L_0x7faf45d47fd0;
L_0x7faf45d48310 .concat [ 7 7 0 0], L_0x7faf45d47040, L_0x7faf45d46f00;
L_0x7faf45d484b0 .cmp/eq 14, L_0x7faf45d48310, L_0x7faf45e732d8;
L_0x7faf45d485d0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73320;
L_0x7faf45d487a0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73368;
L_0x7faf45d48970 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e733b0;
L_0x7faf45d48c30 .delay 1 (30,30,30) L_0x7faf45d48c30/d;
L_0x7faf45d48c30/d .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e733f8;
L_0x7faf45d48ef0 .concat8 [ 2 1 0 0], L_0x7faf45d48f90, L_0x7faf45d48c30;
L_0x7faf45d48f90 .delay 2 (30,30,30) L_0x7faf45d48f90/d;
L_0x7faf45d48f90/d .part L_0x7faf45d46fa0, 0, 2;
L_0x7faf45d48db0 .delay 1 (30,30,30) L_0x7faf45d48db0/d;
L_0x7faf45d48db0/d .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73440;
L_0x7faf45d491b0 .concat8 [ 3 1 0 0], L_0x7faf45d493f0, L_0x7faf45d48db0;
L_0x7faf45d495a0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73488;
L_0x7faf45d49640 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e734d0;
L_0x7faf45d49870 .concat8 [ 3 1 0 0], L_0x7faf45d483f0, L_0x7faf45d497b0;
L_0x7faf45d499a0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73518;
L_0x7faf45d483f0 .delay 3 (30,30,30) L_0x7faf45d483f0/d;
L_0x7faf45d483f0/d .functor MUXZ 3, L_0x7faf45d46fa0, L_0x7faf45e73560, L_0x7faf45d499a0, C4<>;
L_0x7faf45d49f20 .concat [ 3 7 0 0], L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d49c40 .cmp/eq 10, L_0x7faf45d49f20, L_0x7faf45e735a8;
L_0x7faf45d4a0b0 .concat [ 3 7 0 0], L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d49fc0 .cmp/eq 10, L_0x7faf45d4a0b0, L_0x7faf45e735f0;
L_0x7faf45d4a2d0 .concat [ 3 7 0 0], L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d4a150 .cmp/eq 10, L_0x7faf45d4a2d0, L_0x7faf45e73638;
L_0x7faf45d4a610 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d4a370 .cmp/eq 17, L_0x7faf45d4a610, L_0x7faf45e73680;
L_0x7faf45d4a900 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d4a6b0 .cmp/eq 17, L_0x7faf45d4a900, L_0x7faf45e736c8;
L_0x7faf45d4ac30 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d4a9a0 .cmp/eq 17, L_0x7faf45d4ac30, L_0x7faf45e73710;
L_0x7faf45d4af90 .concat [ 7 3 7 0], L_0x7faf45d47040, L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d4add0 .cmp/eq 17, L_0x7faf45d4af90, L_0x7faf45e73758;
L_0x7faf45d4b3f0 .concat8 [ 3 1 0 0], L_0x7faf45d4c760, L_0x7faf45d4b180;
L_0x7faf45d4b030 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e737a0;
L_0x7faf45d4b0d0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73830;
L_0x7faf45d4b620 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e738c0;
L_0x7faf45d494c0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73950;
L_0x7faf45d4b490 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e739e0;
L_0x7faf45d4bae0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73a70;
L_0x7faf45d4b960 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73b00;
L_0x7faf45d4bd50 .concat [ 3 7 0 0], L_0x7faf45d46fa0, L_0x7faf45d46f00;
L_0x7faf45d49e10 .cmp/eq 10, L_0x7faf45d4bd50, L_0x7faf45e73b90;
L_0x7faf45d4bc00 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73c20;
L_0x7faf45d49a40 .functor MUXZ 3, L_0x7faf45e73cb0, L_0x7faf45e73c68, L_0x7faf45d4bc00, C4<>;
L_0x7faf45d49ba0 .functor MUXZ 3, L_0x7faf45d49a40, L_0x7faf45e73bd8, L_0x7faf45d49e10, C4<>;
L_0x7faf45d4c270 .functor MUXZ 3, L_0x7faf45d49ba0, L_0x7faf45e73b48, L_0x7faf45d4b960, C4<>;
L_0x7faf45d4c390 .functor MUXZ 3, L_0x7faf45d4c270, L_0x7faf45e73ab8, L_0x7faf45d4bae0, C4<>;
L_0x7faf45d4c0b0 .functor MUXZ 3, L_0x7faf45d4c390, L_0x7faf45e73a28, L_0x7faf45d4b490, C4<>;
L_0x7faf45d4c640 .functor MUXZ 3, L_0x7faf45d4c0b0, L_0x7faf45e73998, L_0x7faf45d494c0, C4<>;
L_0x7faf45d4c4b0 .functor MUXZ 3, L_0x7faf45d4c640, L_0x7faf45e73908, L_0x7faf45d4b620, C4<>;
L_0x7faf45d4c900 .functor MUXZ 3, L_0x7faf45d4c4b0, L_0x7faf45e73878, L_0x7faf45d4b0d0, C4<>;
L_0x7faf45d4c760 .delay 3 (30,30,30) L_0x7faf45d4c760/d;
L_0x7faf45d4c760/d .functor MUXZ 3, L_0x7faf45d4c900, L_0x7faf45e737e8, L_0x7faf45d4b030, C4<>;
L_0x7faf45d4cc90 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73cf8;
L_0x7faf45d4c9a0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73d40;
L_0x7faf45d4cf30 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73d88;
L_0x7faf45d4d320 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73dd0;
L_0x7faf45d4d3c0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73e18;
L_0x7faf45d4d090 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73e60;
L_0x7faf45d4d760 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73ea8;
L_0x7faf45d4d510 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73ef0;
L_0x7faf45d4d6c0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73f38;
L_0x7faf45d4d8f0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73f80;
L_0x7faf45d4dab0 .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e73fc8;
L_0x7faf45d4dc90 .concat8 [ 1 1 0 0], L_0x7faf45d4dba0, L_0x7faf45d4e2e0;
L_0x7faf45d4e2e0 .delay 1 (30,30,30) L_0x7faf45d4e2e0/d;
L_0x7faf45d4e2e0/d .cmp/eq 7, L_0x7faf45d46f00, L_0x7faf45e74010;
S_0x7faf45d37dc0 .scope module, "funct3_mux" "mux2to1_3bit" 11 35, 12 3 0, S_0x7faf45d37a90;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "INPUT1";
    .port_info 1 /INPUT 3 "INPUT2";
    .port_info 2 /OUTPUT 3 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7faf45d38050_0 .net "INPUT1", 2 0, L_0x7faf45d46fa0;  alias, 1 drivers
L_0x7faf45e73170 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d38110_0 .net "INPUT2", 2 0, L_0x7faf45e73170;  1 drivers
v0x7faf45d381c0_0 .var "RESULT", 2 0;
v0x7faf45d38280_0 .net "SELECT", 0 0, L_0x7faf45d47410;  alias, 1 drivers
E_0x7faf45d37ff0 .event edge, v0x7faf45d38280_0, v0x7faf45d38050_0, v0x7faf45d38110_0;
S_0x7faf45d3ebf0 .scope module, "myImmediate" "immediate_select" 7 80, 13 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST";
    .port_info 1 /INPUT 4 "SELECT";
    .port_info 2 /OUTPUT 32 "OUT";
v0x7faf45d3ee30_0 .net "INST", 31 0, v0x7faf45d43580_0;  1 drivers
v0x7faf45d3eef0_0 .var "OUT", 31 0;
v0x7faf45d3efa0_0 .net "SELECT", 3 0, L_0x7faf45d4b3f0;  alias, 1 drivers
v0x7faf45d3f070_0 .net "TYPE1", 19 0, L_0x7faf45d46630;  1 drivers
v0x7faf45d3f110_0 .net "TYPE2", 19 0, L_0x7faf45d46710;  1 drivers
v0x7faf45d3f200_0 .net "TYPE3", 11 0, L_0x7faf45d467b0;  1 drivers
v0x7faf45d3f2b0_0 .net "TYPE4", 11 0, L_0x7faf45d46a10;  1 drivers
v0x7faf45d3f360_0 .net "TYPE5", 11 0, L_0x7faf45d46d70;  1 drivers
v0x7faf45d3f410_0 .net "TYPE6", 4 0, L_0x7faf45d46e60;  1 drivers
v0x7faf45d3f520_0 .net *"_ivl_13", 6 0, L_0x7faf45d46b30;  1 drivers
v0x7faf45d3f5d0_0 .net *"_ivl_15", 4 0, L_0x7faf45d46bd0;  1 drivers
v0x7faf45d3f680_0 .net *"_ivl_7", 6 0, L_0x7faf45d468d0;  1 drivers
v0x7faf45d3f730_0 .net *"_ivl_9", 4 0, L_0x7faf45d46970;  1 drivers
E_0x7faf45d3edf0 .event edge, v0x7faf45d3e5f0_0;
L_0x7faf45d46630 .part v0x7faf45d43580_0, 12, 20;
L_0x7faf45d46710 .part v0x7faf45d43580_0, 12, 20;
L_0x7faf45d467b0 .part v0x7faf45d43580_0, 20, 12;
L_0x7faf45d468d0 .part v0x7faf45d43580_0, 25, 7;
L_0x7faf45d46970 .part v0x7faf45d43580_0, 7, 5;
L_0x7faf45d46a10 .concat [ 5 7 0 0], L_0x7faf45d46970, L_0x7faf45d468d0;
L_0x7faf45d46b30 .part v0x7faf45d43580_0, 25, 7;
L_0x7faf45d46bd0 .part v0x7faf45d43580_0, 7, 5;
L_0x7faf45d46d70 .concat [ 5 7 0 0], L_0x7faf45d46bd0, L_0x7faf45d46b30;
L_0x7faf45d46e60 .part v0x7faf45d43580_0, 25, 5;
S_0x7faf45d3f830 .scope module, "myreg" "reg_file" 7 70, 14 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x7faf45d45f50/d .functor BUFZ 32, L_0x7faf45d45d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d45f50 .delay 32 (20,20,20) L_0x7faf45d45f50/d;
L_0x7faf45d462a0/d .functor BUFZ 32, L_0x7faf45d46080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf45d462a0 .delay 32 (20,20,20) L_0x7faf45d462a0/d;
v0x7faf45d3fb30_0 .net "CLK", 0 0, v0x7faf45d44b40_0;  alias, 1 drivers
v0x7faf45d3fc50_0 .net "IN", 31 0, v0x7faf45d419e0_0;  alias, 1 drivers
v0x7faf45d3fce0_0 .net "INADDRESS", 4 0, v0x7faf45d43e00_0;  1 drivers
v0x7faf45d3fd70_0 .net "OUT1", 31 0, L_0x7faf45d45f50;  alias, 1 drivers
v0x7faf45d3fe10_0 .net "OUT1ADDRESS", 4 0, L_0x7faf45d463d0;  1 drivers
v0x7faf45d3ff00_0 .net "OUT2", 31 0, L_0x7faf45d462a0;  alias, 1 drivers
v0x7faf45d3ffb0_0 .net "OUT2ADDRESS", 4 0, L_0x7faf45d46590;  1 drivers
v0x7faf45d40060 .array "REGISTERS", 0 31, 31 0;
v0x7faf45d40100_0 .net "RESET", 0 0, v0x7faf45d45850_0;  alias, 1 drivers
v0x7faf45d40290_0 .net "WRITE", 0 0, v0x7faf45d43ff0_0;  1 drivers
v0x7faf45d40320_0 .net *"_ivl_0", 31 0, L_0x7faf45d45d90;  1 drivers
v0x7faf45d403b0_0 .net *"_ivl_10", 6 0, L_0x7faf45d461c0;  1 drivers
L_0x7faf45e73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faf45d40440_0 .net *"_ivl_13", 1 0, L_0x7faf45e73098;  1 drivers
v0x7faf45d404e0_0 .net *"_ivl_2", 6 0, L_0x7faf45d45e30;  1 drivers
L_0x7faf45e73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faf45d40590_0 .net *"_ivl_5", 1 0, L_0x7faf45e73050;  1 drivers
v0x7faf45d40640_0 .net *"_ivl_8", 31 0, L_0x7faf45d46080;  1 drivers
v0x7faf45d406f0_0 .var/i "i", 31 0;
E_0x7faf45d3f1a0 .event edge, v0x7faf45d2ea20_0;
L_0x7faf45d45d90 .array/port v0x7faf45d40060, L_0x7faf45d45e30;
L_0x7faf45d45e30 .concat [ 5 2 0 0], L_0x7faf45d463d0, L_0x7faf45e73050;
L_0x7faf45d46080 .array/port v0x7faf45d40060, L_0x7faf45d461c0;
L_0x7faf45d461c0 .concat [ 5 2 0 0], L_0x7faf45d46590, L_0x7faf45e73098;
S_0x7faf45d40940 .scope module, "oparand1_mux" "mux2to1_32bit" 7 114, 8 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7faf45d40b10_0 .net "INPUT1", 31 0, v0x7faf45d430b0_0;  alias, 1 drivers
v0x7faf45d40be0_0 .net "INPUT2", 31 0, v0x7faf45d43a90_0;  1 drivers
v0x7faf45d40c80_0 .var "RESULT", 31 0;
v0x7faf45d40d50_0 .net "SELECT", 0 0, v0x7faf45d438a0_0;  1 drivers
E_0x7faf45d40ab0 .event edge, v0x7faf45d40d50_0, v0x7faf45d37760_0, v0x7faf45d40be0_0;
S_0x7faf45d40e40 .scope module, "oparand2_mux" "mux2to1_32bit" 7 115, 8 3 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7faf45d410c0_0 .net "INPUT1", 31 0, v0x7faf45d43180_0;  alias, 1 drivers
v0x7faf45d41190_0 .net "INPUT2", 31 0, v0x7faf45d42850_0;  1 drivers
v0x7faf45d41230_0 .var "RESULT", 31 0;
v0x7faf45d41300_0 .net "SELECT", 0 0, v0x7faf45d43950_0;  1 drivers
E_0x7faf45d41060 .event edge, v0x7faf45d41300_0, v0x7faf45d37810_0, v0x7faf45d41190_0;
S_0x7faf45d413f0 .scope module, "regWriteSelMUX" "mux4to1_32bit" 7 149, 15 8 0, S_0x7faf45d350c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7faf45d41750_0 .net "INPUT1", 31 0, v0x7faf45d43bf0_0;  1 drivers
v0x7faf45d41800_0 .net "INPUT2", 31 0, v0x7faf45d42e90_0;  1 drivers
v0x7faf45d418a0_0 .net "INPUT3", 31 0, v0x7faf45d432f0_0;  1 drivers
L_0x7faf45e741c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf45d41930_0 .net "INPUT4", 31 0, L_0x7faf45e741c0;  1 drivers
v0x7faf45d419e0_0 .var "RESULT", 31 0;
v0x7faf45d41ac0_0 .net "SELECT", 1 0, v0x7faf45d441f0_0;  1 drivers
E_0x7faf45d416f0/0 .event edge, v0x7faf45d41ac0_0, v0x7faf45d41750_0, v0x7faf45d41800_0, v0x7faf45d418a0_0;
E_0x7faf45d416f0/1 .event edge, v0x7faf45d41930_0;
E_0x7faf45d416f0 .event/or E_0x7faf45d416f0/0, E_0x7faf45d416f0/1;
    .scope S_0x7faf45d35440;
T_0 ;
    %wait E_0x7faf45d35660;
    %load/vec4 v0x7faf45d358d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7faf45d356b0_0;
    %store/vec4 v0x7faf45d35810_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7faf45d35760_0;
    %store/vec4 v0x7faf45d35810_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faf45d3f830;
T_1 ;
    %wait E_0x7faf45d1c360;
    %delay 20, 0;
    %load/vec4 v0x7faf45d40290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7faf45d3fc50_0;
    %load/vec4 v0x7faf45d3fce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d40060, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7faf45d3f830;
T_2 ;
    %wait E_0x7faf45d3f1a0;
    %load/vec4 v0x7faf45d40100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d406f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7faf45d406f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7faf45d406f0_0;
    %store/vec4a v0x7faf45d40060, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7faf45d406f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7faf45d406f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7faf45d3ebf0;
T_3 ;
    %wait E_0x7faf45d3edf0;
    %load/vec4 v0x7faf45d3efa0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7faf45d3f070_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7faf45d3efa0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x7faf45d3f110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x7faf45d3f110_0;
    %parti/s 1, 19, 6;
    %replicate 11;
    %load/vec4 v0x7faf45d3f110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7faf45d3efa0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7faf45d3f200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x7faf45d3f200_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7faf45d3f200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7faf45d3efa0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x7faf45d3f2b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x7faf45d3f2b0_0;
    %parti/s 1, 11, 5;
    %replicate 19;
    %load/vec4 v0x7faf45d3f2b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7faf45d3efa0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7faf45d3f360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x7faf45d3f360_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7faf45d3f360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7faf45d3f410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d3eef0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7faf45d37dc0;
T_4 ;
    %wait E_0x7faf45d37ff0;
    %load/vec4 v0x7faf45d38280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7faf45d38050_0;
    %store/vec4 v0x7faf45d381c0_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7faf45d38110_0;
    %store/vec4 v0x7faf45d381c0_0, 0, 3;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7faf45d40940;
T_5 ;
    %wait E_0x7faf45d40ab0;
    %load/vec4 v0x7faf45d40d50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7faf45d40b10_0;
    %store/vec4 v0x7faf45d40c80_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7faf45d40be0_0;
    %store/vec4 v0x7faf45d40c80_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7faf45d40e40;
T_6 ;
    %wait E_0x7faf45d41060;
    %load/vec4 v0x7faf45d41300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7faf45d410c0_0;
    %store/vec4 v0x7faf45d41230_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7faf45d41190_0;
    %store/vec4 v0x7faf45d41230_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7faf45d359d0;
T_7 ;
    %wait E_0x7faf45d35c00;
    %load/vec4 v0x7faf45d36c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.0 ;
    %load/vec4 v0x7faf45d35e30_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.1 ;
    %load/vec4 v0x7faf45d365c0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.2 ;
    %load/vec4 v0x7faf45d36670_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.3 ;
    %load/vec4 v0x7faf45d36720_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.4 ;
    %load/vec4 v0x7faf45d36aa0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.5 ;
    %load/vec4 v0x7faf45d36880_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.6 ;
    %load/vec4 v0x7faf45d363b0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.7 ;
    %load/vec4 v0x7faf45d35ef0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.8 ;
    %load/vec4 v0x7faf45d36140_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.9 ;
    %load/vec4 v0x7faf45d36140_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x7faf45d361f0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.11 ;
    %load/vec4 v0x7faf45d362a0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.12 ;
    %load/vec4 v0x7faf45d35fa0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.13 ;
    %load/vec4 v0x7faf45d36460_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.14 ;
    %load/vec4 v0x7faf45d36510_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x7faf45d367d0_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.16 ;
    %load/vec4 v0x7faf45d36a10_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v0x7faf45d36090_0;
    %store/vec4 v0x7faf45d36b50_0, 0, 32;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7faf45d37090;
T_8 ;
    %wait E_0x7faf45d372d0;
    %load/vec4 v0x7faf45d379d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7faf45d379d0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x7faf45d37340_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x7faf45d376c0_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7faf45d37540_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7faf45d373f0_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7faf45d375e0_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7faf45d37490_0;
    %store/vec4 v0x7faf45d378c0_0, 0, 1;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7faf45d413f0;
T_9 ;
    %wait E_0x7faf45d416f0;
    %load/vec4 v0x7faf45d41ac0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7faf45d41750_0;
    %store/vec4 v0x7faf45d419e0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7faf45d41ac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7faf45d41800_0;
    %store/vec4 v0x7faf45d419e0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7faf45d41ac0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7faf45d418a0_0;
    %store/vec4 v0x7faf45d419e0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7faf45d41930_0;
    %store/vec4 v0x7faf45d419e0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7faf45d350c0;
T_10 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d42370_0;
    %load/vec4 v0x7faf45d427b0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7faf45d426e0_0;
    %store/vec4 v0x7faf45d43580_0, 0, 32;
    %load/vec4 v0x7faf45d42b80_0;
    %store/vec4 v0x7faf45d43a00_0, 0, 32;
    %load/vec4 v0x7faf45d43580_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7faf45d43cb0_0, 0, 5;
    %load/vec4 v0x7faf45d43a00_0;
    %store/vec4 v0x7faf45d43a90_0, 0, 32;
    %load/vec4 v0x7faf45d42140_0;
    %store/vec4 v0x7faf45d430b0_0, 0, 32;
    %load/vec4 v0x7faf45d421d0_0;
    %store/vec4 v0x7faf45d43180_0, 0, 32;
    %load/vec4 v0x7faf45d42560_0;
    %store/vec4 v0x7faf45d42850_0, 0, 32;
    %load/vec4 v0x7faf45d41f10_0;
    %store/vec4 v0x7faf45d43000_0, 0, 4;
    %load/vec4 v0x7faf45d41e80_0;
    %store/vec4 v0x7faf45d42f50_0, 0, 5;
    %load/vec4 v0x7faf45d42a60_0;
    %store/vec4 v0x7faf45d438a0_0, 0, 1;
    %load/vec4 v0x7faf45d42af0_0;
    %store/vec4 v0x7faf45d43950_0, 0, 1;
    %load/vec4 v0x7faf45d42940_0;
    %store/vec4 v0x7faf45d43610_0, 0, 4;
    %load/vec4 v0x7faf45d429d0_0;
    %store/vec4 v0x7faf45d43740_0, 0, 3;
    %load/vec4 v0x7faf45d44410_0;
    %store/vec4 v0x7faf45d440a0_0, 0, 2;
    %load/vec4 v0x7faf45d44380_0;
    %store/vec4 v0x7faf45d43ec0_0, 0, 1;
    %load/vec4 v0x7faf45d43cb0_0;
    %store/vec4 v0x7faf45d43d50_0, 0, 5;
    %load/vec4 v0x7faf45d43a90_0;
    %store/vec4 v0x7faf45d43b50_0, 0, 32;
    %load/vec4 v0x7faf45d41db0_0;
    %store/vec4 v0x7faf45d42e00_0, 0, 32;
    %load/vec4 v0x7faf45d430b0_0;
    %store/vec4 v0x7faf45d43260_0, 0, 32;
    %load/vec4 v0x7faf45d43610_0;
    %store/vec4 v0x7faf45d436a0_0, 0, 4;
    %load/vec4 v0x7faf45d43740_0;
    %store/vec4 v0x7faf45d437f0_0, 0, 3;
    %load/vec4 v0x7faf45d440a0_0;
    %store/vec4 v0x7faf45d44140_0, 0, 2;
    %load/vec4 v0x7faf45d43ec0_0;
    %store/vec4 v0x7faf45d43f50_0, 0, 1;
    %load/vec4 v0x7faf45d43d50_0;
    %store/vec4 v0x7faf45d43e00_0, 0, 5;
    %load/vec4 v0x7faf45d42d70_0;
    %store/vec4 v0x7faf45d43bf0_0, 0, 32;
    %load/vec4 v0x7faf45d44140_0;
    %store/vec4 v0x7faf45d441f0_0, 0, 2;
    %load/vec4 v0x7faf45d43f50_0;
    %store/vec4 v0x7faf45d43ff0_0, 0, 1;
    %load/vec4 v0x7faf45d42e00_0;
    %store/vec4 v0x7faf45d42e90_0, 0, 32;
    %load/vec4 v0x7faf45d424b0_0;
    %store/vec4 v0x7faf45d432f0_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7faf45d350c0;
T_11 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d444c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7faf45d42b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d430b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d42850_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7faf45d43cb0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7faf45d43000_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7faf45d43610_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7faf45d42f50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d438a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d43950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faf45d43740_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d440a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d43ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d42e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43260_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7faf45d43d50_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7faf45d436a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faf45d437f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d44140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d43f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d43bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d42e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d432f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7faf45d43e00_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d441f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d43ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d446a0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d446a0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7faf45d42370_0;
    %load/vec4 v0x7faf45d427b0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7faf45d42c10_0;
    %store/vec4 v0x7faf45d42b80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d446a0_0, 0, 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7faf45d05ac0;
T_12 ;
    %wait E_0x7faf45d08d30;
    %load/vec4 v0x7faf45d2e780_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.11 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x7faf45d2dec0_0;
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %jmp T_12.21;
T_12.19 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7faf45d2dec0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2e970_0, 0, 32;
    %jmp T_12.21;
T_12.21 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7faf45d05ac0;
T_13 ;
    %wait E_0x7faf45d1cc70;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2eda0, 4;
    %pad/u 1;
    %store/vec4 v0x7faf45d2cd50_0, 0, 1;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e240, 4;
    %pad/u 1;
    %store/vec4 v0x7faf45d2cbf0_0, 0, 1;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %store/vec4 v0x7faf45d1b8d0_0, 0, 128;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2ec20, 4;
    %store/vec4 v0x7faf45d2cc90_0, 0, 25;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7faf45d05ac0;
T_14 ;
    %wait E_0x7faf45d08460;
    %load/vec4 v0x7faf45d2e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2e6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7faf45d2dec0_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7faf45d2dec0_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7faf45d2dec0_0, 0, 32;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7faf45d2dec0_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7faf45d05ac0;
T_15 ;
    %wait E_0x7faf45d08430;
    %load/vec4 v0x7faf45d2e780_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %load/vec4 v0x7faf45d2ef20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_15.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 9;
T_15.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.1, 9;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/s 1;
    %store/vec4 v0x7faf45d2dd70_0, 0, 1;
    %load/vec4 v0x7faf45d2e780_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7faf45d2ef20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %pad/s 1;
    %store/vec4 v0x7faf45d2e8d0_0, 0, 1;
    %load/vec4 v0x7faf45d2e780_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %load/vec4 v0x7faf45d2ef20_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %pad/s 1;
    %store/vec4 v0x7faf45d2f1c0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7faf45d05ac0;
T_16 ;
    %wait E_0x7faf45d06060;
    %load/vec4 v0x7faf45d2eac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x7faf45d2cd50_0;
    %nor/r;
    %load/vec4 v0x7faf45d2e8d0_0;
    %load/vec4 v0x7faf45d2f1c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7faf45d2cd50_0;
    %load/vec4 v0x7faf45d2d280_0;
    %and;
    %load/vec4 v0x7faf45d2e8d0_0;
    %load/vec4 v0x7faf45d2f1c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x7faf45d2cd50_0;
    %load/vec4 v0x7faf45d2cbf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7faf45d2d280_0;
    %nor/r;
    %and;
    %load/vec4 v0x7faf45d2e8d0_0;
    %load/vec4 v0x7faf45d2f1c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x7faf45d2cd50_0;
    %load/vec4 v0x7faf45d2cbf0_0;
    %and;
    %load/vec4 v0x7faf45d2d280_0;
    %nor/r;
    %and;
    %load/vec4 v0x7faf45d2e8d0_0;
    %load/vec4 v0x7faf45d2f1c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
T_16.10 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x7faf45d2cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
T_16.13 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7faf45d2cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x7faf45d2cd50_0;
    %load/vec4 v0x7faf45d2d280_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
T_16.17 ;
T_16.15 ;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7faf45d05ac0;
T_17 ;
    %wait E_0x7faf45d1c4d0;
    %load/vec4 v0x7faf45d2e8d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7faf45d2f1c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.0, 9;
    %load/vec4 v0x7faf45d2eac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2d0d0_0, 0, 1;
    %load/vec4 v0x7faf45d2e8d0_0;
    %load/vec4 v0x7faf45d2d280_0;
    %and;
    %load/vec4 v0x7faf45d2cd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d2e830_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2e830_0, 0, 1;
T_17.7 ;
    %load/vec4 v0x7faf45d2f1c0_0;
    %load/vec4 v0x7faf45d2d280_0;
    %and;
    %load/vec4 v0x7faf45d2cd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d2efd0_0, 0, 1;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2efd0_0, 0, 1;
T_17.9 ;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d2cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2d0d0_0, 0, 1;
    %load/vec4 v0x7faf45d2eb70_0;
    %load/vec4 v0x7faf45d2d740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2cdf0_0, 0, 28;
    %load/vec4 v0x7faf45d2cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d2f070_0, 0, 1;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2f070_0, 0, 1;
T_17.11 ;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d2d0d0_0, 0, 1;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2ec20, 4;
    %load/vec4 v0x7faf45d2d740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf45d2cdf0_0, 0, 28;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %store/vec4 v0x7faf45d2d1e0_0, 0, 128;
    %load/vec4 v0x7faf45d2cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2eda0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2e240, 4, 0;
T_17.12 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7faf45d05ac0;
T_18 ;
    %wait E_0x7faf45d060f0;
    %load/vec4 v0x7faf45d2ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2dd70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d2e3c0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7faf45d2e3c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x7faf45d2e3c0_0;
    %store/vec4a v0x7faf45d2e0c0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7faf45d2e3c0_0;
    %store/vec4a v0x7faf45d2eda0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7faf45d2e3c0_0;
    %store/vec4a v0x7faf45d2e240, 4, 0;
    %load/vec4 v0x7faf45d2e3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf45d2e3c0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7faf45d05ac0;
T_19 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d2ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7faf45d2e650_0;
    %store/vec4 v0x7faf45d2eac0_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d2eac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d2e650_0, 0, 2;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7faf45d05ac0;
T_20 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d2f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d020_0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2e0c0, 4, 0;
    %load/vec4 v0x7faf45d2eb70_0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2ec20, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2eda0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2e240, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7faf45d05ac0;
T_21 ;
    %wait E_0x7faf45d0a4e0;
    %load/vec4 v0x7faf45d2ef20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 4294967040, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.8;
T_21.5 ;
    %pushi/vec4 4294902015, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.8;
T_21.6 ;
    %pushi/vec4 4278255615, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 16777215, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x7faf45d2de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %jmp T_21.11;
T_21.9 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d2f110_0, 0, 32;
    %load/vec4 v0x7faf45d2f260_0;
    %store/vec4 v0x7faf45d2df70_0, 0, 32;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7faf45d05ac0;
T_22 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d2e830_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7faf45d2efd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2e830_0, 0, 1;
T_22.0 ;
    %load/vec4 v0x7faf45d2efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7faf45d2e6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.4 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7faf45d2f110_0;
    %and;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7faf45d2df70_0;
    %or;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %jmp T_22.8;
T_22.5 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7faf45d2f110_0;
    %and;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7faf45d2df70_0;
    %or;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %jmp T_22.8;
T_22.6 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x7faf45d2f110_0;
    %and;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x7faf45d2df70_0;
    %or;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x7faf45d2f110_0;
    %and;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %delay 10, 0;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d2e0c0, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x7faf45d2df70_0;
    %or;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7faf45d2e0c0, 4, 5;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7faf45d2d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d2e240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d2efd0_0, 0, 1;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7faf45d2f460;
T_23 ;
    %wait E_0x7faf45d06690;
    %load/vec4 v0x7faf45d31240_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7faf45d31480_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_23.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 9;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.1, 9;
 ; End of false expr.
    %blend;
T_23.1;
    %pad/s 1;
    %store/vec4 v0x7faf45d30300_0, 0, 1;
    %load/vec4 v0x7faf45d31240_0;
    %load/vec4 v0x7faf45d31480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %pad/s 1;
    %store/vec4 v0x7faf45d312d0_0, 0, 1;
    %load/vec4 v0x7faf45d31240_0;
    %nor/r;
    %load/vec4 v0x7faf45d31480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %pad/s 1;
    %store/vec4 v0x7faf45d31530_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7faf45d2f460;
T_24 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d312d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d305c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d305c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d309e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d309e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d30a90_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30a90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d30b40_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30b40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d30bf0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30bf0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d30ca0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30ca0_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d30d50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30d50_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2f690_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2f690_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2f740_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2f740_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2f7f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2f7f0_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2f8b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2f8b0_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2f960_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2f960_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2fa50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fa50_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2fb00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fb00_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2fbb0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fbb0_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d311b0, 4;
    %store/vec4 v0x7faf45d2fc60_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fc60_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d31360_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d30300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d312d0_0, 0, 1;
T_24.0 ;
    %load/vec4 v0x7faf45d31530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7faf45d2fd70_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fd70_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7faf45d2fe20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fe20_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7faf45d2fed0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2fed0_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7faf45d2ff80_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d2ff80_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 32, 7;
    %store/vec4 v0x7faf45d30030_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30030_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 40, 7;
    %store/vec4 v0x7faf45d300e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d300e0_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 48, 7;
    %store/vec4 v0x7faf45d30190_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30190_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 56, 7;
    %store/vec4 v0x7faf45d30240_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30240_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 64, 8;
    %store/vec4 v0x7faf45d303d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d303d0_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 72, 8;
    %store/vec4 v0x7faf45d30460_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30460_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 80, 8;
    %store/vec4 v0x7faf45d30510_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30510_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 88, 8;
    %store/vec4 v0x7faf45d30670_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30670_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 96, 8;
    %store/vec4 v0x7faf45d30720_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30720_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 104, 8;
    %store/vec4 v0x7faf45d307d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d307d0_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 112, 8;
    %store/vec4 v0x7faf45d30880_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30880_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d315c0_0;
    %parti/s 8, 120, 8;
    %store/vec4 v0x7faf45d30930_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d30930_0;
    %load/vec4 v0x7faf45d30e00_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d30300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d31530_0, 0, 1;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7faf45d2f460;
T_25 ;
    %wait E_0x7faf45d060f0;
    %load/vec4 v0x7faf45d313f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d31120_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x7faf45d31120_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7faf45d31120_0;
    %store/vec4a v0x7faf45d311b0, 4, 0;
    %load/vec4 v0x7faf45d31120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf45d31120_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d30300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d312d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d31530_0, 0, 1;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7faf45d31700;
T_26 ;
    %wait E_0x7faf45d31cb0;
    %delay 10, 0;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d33a70, 4;
    %pad/u 1;
    %store/vec4 v0x7faf45d31f50_0, 0, 1;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d32f90, 4;
    %pad/u 32;
    %store/vec4 v0x7faf45d31df0_0, 0, 32;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d338f0, 4;
    %store/vec4 v0x7faf45d31eb0_0, 0, 3;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7faf45d31700;
T_27 ;
    %wait E_0x7faf45d31c20;
    %load/vec4 v0x7faf45d33490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7faf45d332a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d32f90, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7faf45d33530_0, 0, 32;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d32f90, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7faf45d33530_0, 0, 32;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d32f90, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7faf45d33530_0, 0, 32;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d32f90, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7faf45d33530_0, 0, 32;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7faf45d31700;
T_28 ;
    %wait E_0x7faf45d31bd0;
    %load/vec4 v0x7faf45d33350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d32e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d33490_0, 0, 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7faf45d31700;
T_29 ;
    %wait E_0x7faf45d31b70;
    %load/vec4 v0x7faf45d337c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x7faf45d31f50_0;
    %nor/r;
    %load/vec4 v0x7faf45d33490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x7faf45d31f50_0;
    %load/vec4 v0x7faf45d322d0_0;
    %and;
    %load/vec4 v0x7faf45d33490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0x7faf45d31f50_0;
    %load/vec4 v0x7faf45d322d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7faf45d33490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
T_29.7 ;
T_29.6 ;
T_29.4 ;
    %jmp T_29.2;
T_29.1 ;
    %load/vec4 v0x7faf45d320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
T_29.10 ;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7faf45d31700;
T_30 ;
    %wait E_0x7faf45d31b00;
    %load/vec4 v0x7faf45d33490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7faf45d337c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d32180_0, 0, 1;
    %load/vec4 v0x7faf45d33490_0;
    %load/vec4 v0x7faf45d322d0_0;
    %and;
    %load/vec4 v0x7faf45d31f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d333f0_0, 0, 1;
    %jmp T_30.6;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d333f0_0, 0, 1;
T_30.6 ;
    %jmp T_30.4;
T_30.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d32180_0, 0, 1;
    %load/vec4 v0x7faf45d33850_0;
    %load/vec4 v0x7faf45d33140_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 28;
    %store/vec4 v0x7faf45d32000_0, 0, 28;
    %load/vec4 v0x7faf45d320a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d33bf0_0, 0, 1;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d33bf0_0, 0, 1;
T_30.8 ;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7faf45d31700;
T_31 ;
    %wait E_0x7faf45d060f0;
    %load/vec4 v0x7faf45d329f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d32e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf45d33090_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x7faf45d33090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x7faf45d33090_0;
    %store/vec4a v0x7faf45d32f90, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7faf45d33090_0;
    %store/vec4a v0x7faf45d33a70, 4, 0;
    %load/vec4 v0x7faf45d33090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf45d33090_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7faf45d31700;
T_32 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d329f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7faf45d331f0_0;
    %store/vec4 v0x7faf45d337c0_0, 0, 2;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d337c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf45d331f0_0, 0, 2;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7faf45d31700;
T_33 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d33bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7faf45d32220_0;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d32f90, 4, 0;
    %load/vec4 v0x7faf45d33850_0;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d338f0, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7faf45d33140_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7faf45d33a70, 4, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7faf45d31700;
T_34 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d333f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d32e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d333f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d33490_0, 0, 1;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7faf45d33d80;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d34d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d34f60_0, 0, 1;
    %pushi/vec4 83886330, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 151060482, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 167837698, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 184614914, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 201392130, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 84017157, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 84082698, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 218366467, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 83886090, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 285212675, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 251723779, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 84017155, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 84082858, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 268436226, 0, 32;
    %split/vec4 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %pushi/vec4 235143170, 0, 32;
    %split/vec4 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faf45d34e40, 4, 0;
    %end;
    .thread T_35;
    .scope S_0x7faf45d33d80;
T_36 ;
    %wait E_0x7faf45d33fa0;
    %load/vec4 v0x7faf45d34ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %pad/s 1;
    %store/vec4 v0x7faf45d34d20_0, 0, 1;
    %load/vec4 v0x7faf45d34ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %pad/s 1;
    %store/vec4 v0x7faf45d34f60_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7faf45d33d80;
T_37 ;
    %wait E_0x7faf45d1c360;
    %load/vec4 v0x7faf45d34f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d345b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d345b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d346c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d346c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34770_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34770_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34820_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34820_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d348d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d348d0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34980_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34980_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34a30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34a30_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34ae0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34ae0_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d33fd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d33fd0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34090_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34090_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34140_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34140_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34200_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34200_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d342b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d342b0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d343a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d343a0_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34450_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34450_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %load/vec4 v0x7faf45d34b90_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7faf45d34e40, 4;
    %store/vec4 v0x7faf45d34500_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7faf45d34500_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faf45d34ff0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d34d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d34f60_0, 0, 1;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7faf45d05950;
T_38 ;
    %vpi_call 2 73 "$monitor", $time, " REG0: %b  REG1: %b  REG2: %b  REG3: %b  REG4: %b  REG5: %b  REG6: %b  REG7: %b ", &A<v0x7faf45d40060, 0>, &A<v0x7faf45d40060, 1>, &A<v0x7faf45d40060, 2>, &A<v0x7faf45d40060, 3>, &A<v0x7faf45d40060, 4>, &A<v0x7faf45d40060, 5>, &A<v0x7faf45d40060, 6>, &A<v0x7faf45d40060, 7> {0 0 0};
    %vpi_call 2 78 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faf45d05950 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x7faf45d05950;
T_39 ;
    %vpi_call 2 87 "$readmemb", "test_prog.bin", v0x7faf45d44c60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d44b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf45d45850_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d45850_0, 0, 1;
    %delay 370, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d45850_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf45d45850_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x7faf45d05950;
T_40 ;
    %delay 40, 0;
    %load/vec4 v0x7faf45d44b40_0;
    %inv;
    %store/vec4 v0x7faf45d44b40_0, 0, 1;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./data_cache_memory.v";
    "./data_memory.v";
    "./ins_cache_memory.v";
    "./ins_memory.v";
    "./cpu.v";
    "./mux2to1_32bit.v";
    "./alu.v";
    "./branch_select.v";
    "./control_unit.v";
    "./mux2to1_3bit.v";
    "./immediate_select.v";
    "./reg_file.v";
    "./mux4to1_32bit.v";
