
*** Running vivado
    with args -log zynq_soc_VIDEO_OUT_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_VIDEO_OUT_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_VIDEO_OUT_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 399.352 ; gain = 83.887
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VIDEO_OUT_0' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/synth/zynq_soc_VIDEO_OUT_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (31#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (32#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (33#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (34#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (35#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_VIDEO_OUT_0' (36#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/synth/zynq_soc_VIDEO_OUT_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:02:50 . Memory (MB): peak = 670.082 ; gain = 354.617
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:51 . Memory (MB): peak = 670.082 ; gain = 354.617
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 778.980 ; gain = 1.570
Finished Constraint Validation : Time (s): cpu = 00:03:02 ; elapsed = 00:03:31 . Memory (MB): peak = 778.980 ; gain = 463.516
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:02 ; elapsed = 00:03:31 . Memory (MB): peak = 778.980 ; gain = 463.516
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:31 . Memory (MB): peak = 778.980 ; gain = 463.516
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:34 . Memory (MB): peak = 778.980 ; gain = 463.516
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:39 . Memory (MB): peak = 778.980 ; gain = 463.516
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:04:11 . Memory (MB): peak = 804.469 ; gain = 489.004
Finished Timing Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:04:11 . Memory (MB): peak = 805.359 ; gain = 489.895
Finished Technology Mapping : Time (s): cpu = 00:03:38 ; elapsed = 00:04:12 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:04:14 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:04:14 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:40 ; elapsed = 00:04:15 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished Renaming Generated Ports : Time (s): cpu = 00:03:40 ; elapsed = 00:04:15 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished Handling Custom Attributes : Time (s): cpu = 00:03:40 ; elapsed = 00:04:15 . Memory (MB): peak = 826.848 ; gain = 511.383
Finished Renaming Generated Nets : Time (s): cpu = 00:03:40 ; elapsed = 00:04:15 . Memory (MB): peak = 826.848 ; gain = 511.383

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |    62|
|3     |LUT2     |    58|
|4     |LUT3     |    26|
|5     |LUT4     |    73|
|6     |LUT5     |    36|
|7     |LUT6     |    52|
|8     |MUXCY    |    20|
|9     |MUXF7    |     2|
|10    |RAMB36E1 |     1|
|11    |FDCE     |   139|
|12    |FDPE     |    27|
|13    |FDRE     |   172|
|14    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:40 ; elapsed = 00:04:15 . Memory (MB): peak = 826.848 ; gain = 511.383
synth_design: Time (s): cpu = 00:03:45 ; elapsed = 00:04:21 . Memory (MB): peak = 829.250 ; gain = 517.789
