/*
 Copyright (c) 2011 - 2015 The Regents of the University of
 California (Regents). All Rights Reserved.  Redistribution and use in
 source and binary forms, with or without modification, are permitted
 provided that the following conditions are met:

    * Redistributions of source code must retain the above
      copyright notice, this list of conditions and the following
      two paragraphs of disclaimer.
    * Redistributions in binary form must reproduce the above
      copyright notice, this list of conditions and the following
      two paragraphs of disclaimer in the documentation and/or other materials
      provided with the distribution.
    * Neither the name of the Regents nor the names of its contributors
      may be used to endorse or promote products derived from this
      software without specific prior written permission.

 IN NO EVENT SHALL REGENTS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT,
 SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFITS,
 ARISING OUT OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF
 REGENTS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 REGENTS SPECIFICALLY DISCLAIMS ANY WARRANTIES, INCLUDING, BUT NOT
 LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 A PARTICULAR PURPOSE. THE SOFTWARE AND ACCOMPANYING DOCUMENTATION, IF
 ANY, PROVIDED HEREUNDER IS PROVIDED "AS IS". REGENTS HAS NO OBLIGATION
 TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR
 MODIFICATIONS.
*/

package Chisel.testers

import Chisel._

import scala.collection.mutable
import scala.collection.mutable.ArrayBuffer

//TODO: io not allowed directly on ready or valid, this must be enforced
/**
 * Base class supports implementation of test circuits of modules
 * that use Decoupled inputs and either Decoupled or Valid outputs
 * Multiple decoupled inputs are supported.
 * Testers that subclass this will be strictly ordered.
 * Input will flow into their devices asynchronously but in order they were generated
 * be compared in the order they are generated
 */

// scalastyle:off regex
// scalastyle:off method.name

abstract class DecoupledTester extends BasicTester with UnitTestRunners {
  def device_under_test : Module
  var io_info           : IOAccessor = null

  val input_event_list     = new ArrayBuffer[Seq[(Data, Int)]]()
  val output_event_list    = new ArrayBuffer[Seq[(Data, Int)]]()

  val port_to_decoupled    = new mutable.HashMap[Data, DecoupledIO[Data]]
  val port_to_valid        = new mutable.HashMap[Data, ValidIO[Data]]
  def num_events           = input_event_list.length

  case class InputStep[+T<:Data](pokes: Map[Data,Int], event_number: Int)
  case class OutputStep(expects: Map[Data,Int], event_number: Int)

  val control_port_to_input_steps  = new mutable.HashMap[DecoupledIO[Data], ArrayBuffer[InputStep[Data]]] {
    override def default(key: DecoupledIO[Data]) = {
      this(key) = new ArrayBuffer[InputStep[Data]]()
      this(key)
    }
  }
  val decoupled_control_port_to_output_steps = new mutable.HashMap[DecoupledIO[Data], ArrayBuffer[OutputStep]] {
    override def default(key: DecoupledIO[Data]) = {
      this(key) = new ArrayBuffer[OutputStep]()
      this(key)
    }
  }
  val valid_control_port_to_output_steps = new mutable.HashMap[ValidIO[Data], ArrayBuffer[OutputStep]] {
    override def default(key: ValidIO[Data]) = {
      this(key) = new ArrayBuffer[OutputStep]()
      this(key)
    }
  }
  /**
   * Validate that all pokes ports are members of the same DecoupledIO
   * makes a list of all decoupled parents based on the ports referenced in pokes
   */
  def check_and_get_common_decoupled_or_valid_parent_port(
                                                 pokes:             Seq[(Data, Int)],
                                                 must_be_decoupled: Boolean = true
                                               ) : Either[DecoupledIO[Data],ValidIO[Data]] = {
    val decoupled_parent_names = pokes.flatMap { case (port, value) =>
      io_info.find_parent_decoupled_port_name(io_info.port_to_name(port)) match {
        case None =>
          if (must_be_decoupled) {
            throw new Exception(s"Error: event $num_events port ${io_info.port_to_name(port)} not member of DecoupledIO")
            None
          }
          else {
            return get_common_valid_parent_port(pokes)
          }
        case Some(parent) =>
          val decoupled_port = io_info.name_to_decoupled_port(parent)
          port_to_decoupled(port) = decoupled_port
          Some(parent)
      }
    }
    if( decoupled_parent_names.toSet.size != 1 ) {
      throw new Exception(
        s"Error: event $num_events multiple DecoupledIO's referenced ${decoupled_parent_names.toSet.mkString(",")}"
      )
    }

    Left(io_info.name_to_decoupled_port(decoupled_parent_names.head))
  }
  /**
   * Validate that all pokes ports are members of the same DecoupledIO or ValidIO
   * makes a list of all decoupled parents based on the ports referenced in pokes
   */
  def get_common_valid_parent_port(expects: Seq[(Data, Int)]) : Either[DecoupledIO[Data],ValidIO[Data]] = {
    val valid_parent_names = expects.flatMap { case (port, value) =>
      io_info.find_parent_valid_port_name(io_info.port_to_name(port)) match {
        case None =>
          throw new Exception(s"Error: event $num_events port ${io_info.port_to_name(port)} not member of ValidIO")
          None
        case Some(parent) =>
          val valid_port = io_info.name_to_valid_port(parent)
          port_to_valid(port) = valid_port
          Some(parent)
      }
    }
    if( valid_parent_names.toSet.size != 1 ) {
      throw new Exception(
        s"Error: event $num_events multiple ValidIO's referenced ${valid_parent_names.toSet.mkString(",")}"
      )
    }
    Right(io_info.name_to_valid_port(valid_parent_names.head))
  }

  def input_event(pokes: Seq[(Data, Int)]): Unit = {
    input_event_list += pokes
  }
  def output_event(expects: Seq[(Data, Int)]): Unit = {
    output_event_list += expects
  }

  /**
   * iterate over recorded events, checking constraints on ports referenced, etc.
   * use poke and expect to record
   */
  def process_input_events(): Unit = {
    input_event_list.zipWithIndex.foreach { case (pokes, event_number) =>
      val Left(parent_port) = check_and_get_common_decoupled_or_valid_parent_port(
        pokes, must_be_decoupled=true
      )

      control_port_to_input_steps(parent_port) += new InputStep(pokes.toMap, event_number)
      io_info.referenced_inputs ++= pokes.map(_._1)
    }
    println(
      s"Processing input events done, controlling ports " +
      control_port_to_input_steps.keys.map{p => io_info.port_to_name(p)}.mkString(",")
    )
  }

  def process_output_events(): Unit = {
    output_event_list.zipWithIndex.foreach { case (expects, event_number) =>
      check_and_get_common_decoupled_or_valid_parent_port(expects, must_be_decoupled = false) match {
        case Left(parent_port) =>
          decoupled_control_port_to_output_steps(parent_port) += new OutputStep(expects.toMap, event_number)
          io_info.referenced_outputs ++= expects.map(_._1)

        case Right(parent_port) =>
          valid_control_port_to_output_steps(parent_port) += new OutputStep(expects.toMap, event_number)
          io_info.referenced_outputs ++= expects.map(_._1)

      }
    }
  }

  /**
   * this builds a circuit to load inputs and circuits to test outputs that are controlled
   * by either a decoupled or valid
   */
  def finish(show_io_table: Boolean = false): Unit = {
    io_info = new IOAccessor(device_under_test.io)

    process_input_events()
    process_output_events()

    io_info.ports_referenced ++= (io_info.referenced_inputs ++ io_info.referenced_outputs)

    val input_event_counter  = Reg(init = UInt(0, width = log2Up(input_event_list.size) + 1))
    val output_event_counter = Reg(init = UInt(0, width = log2Up(output_event_list.size) + 1))
    val input_complete       = Reg(init = Bool(false))
    val output_complete      = Reg(init = Bool(false))

    input_complete  := input_event_counter  >= UInt(input_event_list.size)
    output_complete := output_event_counter >= UInt(output_event_list.size)

    io.done  := setDone
    io.error := setError

    when(input_complete && output_complete) {
      printf("All input and output events completed")
      stop()
    }

    /**
     * for each decoupled controller referenced, see if it is it's turn, if it is check
     * for ready, and when ready load with the values associated with that event
     */

    control_port_to_input_steps.foreach { case (controlling_port, steps) =>
      println(s"Building input events for ${io_info.port_to_name(controlling_port)}")
      val counter_for_this_decoupled = Reg(init = UInt(0, width = log2Up(steps.length)))

      val associated_event_numbers = steps.map { step => step.event_number }.toSet
      val ports_referenced_for_this_controlling_port = new mutable.HashSet[Data]()
      steps.foreach { step =>
        step.pokes.foreach { case (port, value) => ports_referenced_for_this_controlling_port += port }
      }
      val is_this_my_turn = Vec(
        input_event_list.indices.map {event_number => Bool(associated_event_numbers.contains(event_number))}
      )
      val port_vector_values = ports_referenced_for_this_controlling_port.map { port =>
        port -> Vec(steps.map { step => UInt(step.pokes.getOrElse(port, 0))})
      }.toMap

      controlling_port.valid := Bool(false)
      ports_referenced_for_this_controlling_port.foreach { port =>
        port := port_vector_values(port)(counter_for_this_decoupled)
      }

      when(!input_complete) {
        when(is_this_my_turn(input_event_counter)) {
          when(controlling_port.ready) {
            ports_referenced_for_this_controlling_port.foreach { port =>
              println(s"  adding input connection for ${io_info.port_to_name(port)}")
              port := port_vector_values(port)(counter_for_this_decoupled)
            }
            controlling_port.valid := Bool(true)
            counter_for_this_decoupled := counter_for_this_decoupled + UInt(1)
            input_event_counter := input_event_counter + UInt(1)
          }
        }.otherwise {
          when(is_this_my_turn(input_event_counter)) {
            printf(s"controller ${io_info.port_to_name(controlling_port)} says waiting for valid")
          }
        }
      }
    }

    /**
     * Test values on ports moderated with a decoupled interface
     */
    decoupled_control_port_to_output_steps.foreach { case (controlling_port, steps) =>
      println(s"Building output events for ${io_info.port_to_name(controlling_port)}")
      val counter_for_this_decoupled = Reg(init = UInt(0, width = log2Up(output_event_list.size) + 1))
      val associated_event_numbers = steps.map { step => step.event_number }.toSet

      val ports_referenced_for_this_controlling_port = new mutable.HashSet[Data]()
      steps.foreach { step =>
        step.expects.foreach { case (port, value) => ports_referenced_for_this_controlling_port += port }
      }
      val is_this_my_turn = Vec(
        output_event_list.indices.map {event_number => Bool(associated_event_numbers.contains(event_number))}
      )
      val port_vector_values = ports_referenced_for_this_controlling_port.map { port =>
        port -> Vec(steps.map { step => UInt(step.expects.getOrElse(port, 0))})
      }.toMap

      controlling_port.ready      := Bool(false)
      when(!output_complete && is_this_my_turn(output_event_counter)) {
        when(controlling_port.valid) {
          ports_referenced_for_this_controlling_port.foreach { port =>
            printf(s"output test event %d testing ${io_info.port_to_name(port)} = %d, should be %d",
              output_event_counter, port.asInstanceOf[UInt], port_vector_values(port)(output_event_counter)
            )
            when(port.asInstanceOf[UInt] =/= port_vector_values(port)(output_event_counter)) {
              printf(s"Error: event %d ${io_info.port_to_name(port)} was %d should be %d",
                output_event_counter, port.toBits(), port_vector_values(port)(output_event_counter))
              error()
            }
          }
          controlling_port.ready      := Bool(true)
          counter_for_this_decoupled  := counter_for_this_decoupled + UInt(1)
          output_event_counter        := output_event_counter + UInt(1)
        }
      }
    }
    /**
     * Test values on output ports moderated with a valid interface
     */
    valid_control_port_to_output_steps.foreach { case (controlling_port, steps) =>
      val counter_for_this_valid = Reg(init = UInt(0, width = log2Up(output_event_list.size) + 1))
      val associated_event_numbers = steps.map { step => step.event_number }.toSet

      val ports_referenced_for_this_controlling_port = new mutable.HashSet[Data]()
      steps.foreach { step =>
        step.expects.foreach { case (port, value) => ports_referenced_for_this_controlling_port += port }
      }
      val is_this_my_turn = Vec(
        output_event_list.indices.map {event_number => Bool(associated_event_numbers.contains(event_number))}
      )
      val port_vector_values = ports_referenced_for_this_controlling_port.map { port =>
        port -> Vec(steps.map { step => UInt(step.expects.getOrElse(port, 0))})
      }.toMap

      when(!output_complete && is_this_my_turn(output_event_counter)) {
        when(controlling_port.valid) {
          ports_referenced_for_this_controlling_port.foreach { port =>
            printf(s"output test event %d testing ${io_info.port_to_name(port)} = %d, should be %d",
              output_event_counter, port.asInstanceOf[UInt], port_vector_values(port)(output_event_counter)
            )
            when(port.asInstanceOf[UInt] =/= port_vector_values(port)(output_event_counter)) {
              printf(s"Error: event %d ${io_info.port_to_name(port)} was %x should be %x",
                output_event_counter, port.toBits(), port_vector_values(port)(output_event_counter))
              error()
            }
          }
          counter_for_this_valid      := counter_for_this_valid + UInt(1)
          output_event_counter        := output_event_counter + UInt(1)
        }
      }
    }
    io_info.show_ports("".r)
  }
}
