<ENTRY>
{
 "thisFile": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:11 2020",
 "timestampMillis": "1602633731103",
 "buildStep": {
  "cmdId": "b510989b-99b5-4b43-bc47-940fe0277266",
  "name": "v++",
  "logFile": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp \"param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -l -g -t hw -R 1 --platform xilinx_u50lv_gen3x4_xdma_2_202010_1 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --temp_dir ././../build/HBM2/temp_dir --report_dir ././../build/HBM2/report_dir --log_dir ././../build/HBM2/log_dir --config /scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg -I./../reference_files -DNDDR_BANKS=2 ././../build/HBM2/vadd_hw.xo -o ././../build/HBM2/vadd_hw.xclbin ",
  "args": [
   "-l",
   "-g",
   "-t",
   "hw",
   "-R",
   "1",
   "--platform",
   "xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all:all",
   "--temp_dir",
   "././../build/HBM2/temp_dir",
   "--report_dir",
   "././../build/HBM2/report_dir",
   "--log_dir",
   "././../build/HBM2/log_dir",
   "--config",
   "/scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg",
   "-I./../reference_files",
   "-DNDDR_BANKS=2",
   "././../build/HBM2/vadd_hw.xo",
   "-o",
   "././../build/HBM2/vadd_hw.xclbin"
  ],
  "iniFiles": [
   {
    "path": "/scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg",
    "content": "[connectivity]\nsp=vadd_1.in1:HBM[0:1]\nsp=vadd_1.in2:HBM[2:3]\nsp=vadd_1.out:HBM[4:5]\n"
   }
  ],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:11 2020",
 "timestampMillis": "1602633731104",
 "status": {
  "cmdId": "b510989b-99b5-4b43-bc47-940fe0277266",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Oct 13 18:02:16 2020",
 "timestampMillis": "1602633736657",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vadd_hw",
    "file": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vadd",
     "file": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/vadd/vadd/cpu_sources/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "vadd_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:16 2020",
 "timestampMillis": "1602633736916",
 "buildStep": {
  "cmdId": "805950c3-bde3-42dc-95cf-16febc961999",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/syslinkConfig.ini --xpfm /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm --target hw --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link",
  "args": [
   "--xo",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo",
   "--config",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/syslinkConfig.ini",
   "--xpfm",
   "/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int",
   "--temp_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/syslinkConfig.ini",
    "content": "sp=vadd_1.in1:HBM[0:1]\nsp=vadd_1.in2:HBM[2:3]\nsp=vadd_1.out:HBM[4:5]\n\n"
   }
  ],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:16 2020",
 "timestampMillis": "1602633736917",
 "status": {
  "cmdId": "805950c3-bde3-42dc-95cf-16febc961999",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:34 2020",
 "timestampMillis": "1602633754306",
 "status": {
  "cmdId": "805950c3-bde3-42dc-95cf-16febc961999",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:34 2020",
 "timestampMillis": "1602633754309",
 "buildStep": {
  "cmdId": "8307ecac-55af-4c44-83ff-a3edce17fd4a",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw.rtd -nofilter /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw_full.rtd -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat",
   "-rtd",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw.rtd",
   "-nofilter",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml",
   "-o",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:34 2020",
 "timestampMillis": "1602633754310",
 "status": {
  "cmdId": "8307ecac-55af-4c44-83ff-a3edce17fd4a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:38 2020",
 "timestampMillis": "1602633758453",
 "status": {
  "cmdId": "8307ecac-55af-4c44-83ff-a3edce17fd4a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:38 2020",
 "timestampMillis": "1602633758456",
 "buildStep": {
  "cmdId": "dce6e309-66fe-4dd8-a09e-e0ab6570859e",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:38 2020",
 "timestampMillis": "1602633758456",
 "status": {
  "cmdId": "dce6e309-66fe-4dd8-a09e-e0ab6570859e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 18:02:39 2020",
 "timestampMillis": "1602633759918",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:39 2020",
 "timestampMillis": "1602633759918",
 "status": {
  "cmdId": "dce6e309-66fe-4dd8-a09e-e0ab6570859e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:39 2020",
 "timestampMillis": "1602633759920",
 "buildStep": {
  "cmdId": "a64f9cf4-f54d-47d6-8316-d28c3c32cbae",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 -g --remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link --report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini -k /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link --no-info --iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "-g",
   "--remote_ip_cache",
   "/scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache",
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all:all",
   "--output_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int",
   "--log_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link",
   "--report_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link",
   "--config",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini",
   "-k",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link",
   "--no-info",
   "--iprepo",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0",
   "--messageDb",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini",
    "content": "[advanced]\nparam=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=hw_emu.enableDebugWaveform=1\nparam=hw_emu.enableProfiling=1\nparam=compiler.vppCurrentWorkingDir=/scratch/ravic/Port_DDR_to_HBM/makefile\nmisc=BinaryName=vadd_hw\n\n[connectivity]\nnk=vadd:1:vadd_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nparam=project.writeIntermediateCheckpoints=1\n\n"
   }
  ],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:39 2020",
 "timestampMillis": "1602633759921",
 "status": {
  "cmdId": "a64f9cf4-f54d-47d6-8316-d28c3c32cbae",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:42 2020",
 "timestampMillis": "1602633762759",
 "buildStep": {
  "cmdId": "9bac7ab9-51ec-4006-af19-3e4cfd68c276",
  "name": "vpl",
  "logFile": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 -g --remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link --report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini -k /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link --no-info --iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:42 2020",
 "timestampMillis": "1602633762760",
 "status": {
  "cmdId": "9bac7ab9-51ec-4006-af19-3e4cfd68c276",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Tue Oct 13 18:02:46 2020",
 "timestampMillis": "1602633766944",
 "vivadoProject": {
  "openDir": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 18:02:46 2020",
 "timestampMillis": "1602633766946",
 "buildStep": {
  "cmdId": "8ea83c14-5390-4d54-af1c-75c5a6b8707f",
  "name": "vivado",
  "logFile": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 18:02:46 2020",
 "timestampMillis": "1602633766947",
 "status": {
  "cmdId": "8ea83c14-5390-4d54-af1c-75c5a6b8707f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 18:04:41 2020",
 "timestampMillis": "1602633881617",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "DEBUG_IP_LAYOUT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402748",
 "status": {
  "cmdId": "8ea83c14-5390-4d54-af1c-75c5a6b8707f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402788",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402789",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402789",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402790",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402790",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402791",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402791",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402792",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402792",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402793",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402793",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402794",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402794",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402795",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402796",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/ulp_hmss_0_0_synth_1_ulp_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402797",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_hbm_inst_0_synth_1_bd_85ad_hbm_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402797",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_init_reduce_0_synth_1_bd_85ad_init_reduce_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402798",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_interconnect3_4_0_synth_1_bd_85ad_interconnect3_4_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402798",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_interconnect0_2_0_synth_1_bd_85ad_interconnect0_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402799",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_interconnect2_1_0_synth_1_bd_85ad_interconnect2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402799",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_axi_apb_bridge_inst_0_synth_1_bd_85ad_axi_apb_bridge_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402800",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/syn/bd_85ad_interconnect1_0_0_synth_1_bd_85ad_interconnect1_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402808",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:22 2020",
 "timestampMillis": "1602637402815",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408715",
 "status": {
  "cmdId": "9bac7ab9-51ec-4006-af19-3e4cfd68c276",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408732",
 "status": {
  "cmdId": "a64f9cf4-f54d-47d6-8316-d28c3c32cbae",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408735",
 "buildStep": {
  "cmdId": "9ead0d9e-bd9d-4165-8102-ee2416ddc07c",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408735",
 "status": {
  "cmdId": "9ead0d9e-bd9d-4165-8102-ee2416ddc07c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408739",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408740",
 "buildStep": {
  "cmdId": "b6a91bba-43bd-4a0e-b7ea-ba0f46b051aa",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/address_map.xml -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml",
  "args": [
   "-a",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/address_map.xml",
   "-sdsl",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat",
   "-xclbin",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml",
   "-rtd",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd",
   "-o",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:28 2020",
 "timestampMillis": "1602637408741",
 "status": {
  "cmdId": "b6a91bba-43bd-4a0e-b7ea-ba0f46b051aa",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412104",
 "status": {
  "cmdId": "b6a91bba-43bd-4a0e-b7ea-ba0f46b051aa",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412109",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412109",
 "buildStep": {
  "cmdId": "cd3f342b-ba40-4592-8361-ddeb67b680c5",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd",
   "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412110",
 "status": {
  "cmdId": "cd3f342b-ba40-4592-8361-ddeb67b680c5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412111",
 "status": {
  "cmdId": "cd3f342b-ba40-4592-8361-ddeb67b680c5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412111",
 "status": {
  "cmdId": "9ead0d9e-bd9d-4165-8102-ee2416ddc07c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412113",
 "buildStep": {
  "cmdId": "c3966ba3-972b-446c-946c-f0208c2f1b2b",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd --append-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50lv_gen3x4_xdma_2_202010_1 --output /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin",
  "args": [
   "--add-section",
   "DEBUG_IP_LAYOUT:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd",
   "--add-section",
   "BITSTREAM:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd",
   "--append-section",
   ":JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "--output",
   "/scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412114",
 "status": {
  "cmdId": "c3966ba3-972b-446c-946c-f0208c2f1b2b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412384",
 "status": {
  "cmdId": "c3966ba3-972b-446c-946c-f0208c2f1b2b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412386",
 "buildStep": {
  "cmdId": "050e46df-2367-439f-a0ff-b668514ae4f0",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin.info --input /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin.info",
   "--input",
   "/scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:32 2020",
 "timestampMillis": "1602637412387",
 "status": {
  "cmdId": "050e46df-2367-439f-a0ff-b668514ae4f0",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413032",
 "status": {
  "cmdId": "050e46df-2367-439f-a0ff-b668514ae4f0",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413033",
 "buildStep": {
  "cmdId": "352aaaa7-3b6c-4144-85e9-fee2e0ea01d7",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/ravic/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413034",
 "status": {
  "cmdId": "352aaaa7-3b6c-4144-85e9-fee2e0ea01d7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413035",
 "status": {
  "cmdId": "352aaaa7-3b6c-4144-85e9-fee2e0ea01d7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413053",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/system_estimate_vadd_hw.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413759",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/v++_link_vadd_hw_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413759",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/v++_link_vadd_hw_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413762",
 "report": {
  "path": "/scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Oct 13 19:03:33 2020",
 "timestampMillis": "1602637413763",
 "status": {
  "cmdId": "b510989b-99b5-4b43-bc47-940fe0277266",
  "state": "CS_PASSED"
 }
}
</ENTRY>
