// Seed: 1471892551
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wand id_2,
    output wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  wand id_6,
    output wire id_7,
    input  tri0 id_8,
    output tri  id_9,
    output wire id_10
);
  tri id_12 = id_1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri0 id_2,
    output tri  id_3,
    output tri0 id_4,
    output tri  id_5,
    input  wor  id_6,
    output wand id_7
);
  tri1 id_9 = 1'h0 || id_6;
  module_0(
      id_0, id_1, id_4, id_3, id_6, id_1, id_6, id_3, id_0, id_2, id_4
  );
endmodule
