weight_mem_gen_50.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/weight_mem_gen_50/sim/weight_mem_gen_50.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
