

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.808 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                    |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                      |
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        3|  1152921502459363328|  24.000 ns|  9.2e+09 sec|    1|  1152921502459363328|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                     |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |              Loop Name              |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        1|  1152921502459363328|         5|          1|          1|  0 ~ 1152921502459363329|       yes|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    444|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     289|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     289|    543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_411_p2                    |         +|   0|  0|  17|          14|          14|
    |add_ln98_1_fu_313_p2                   |         +|   0|  0|  67|          60|           1|
    |add_ln98_fu_377_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln99_fu_364_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |last_fu_431_p2                         |       and|   0|  0|   2|           1|           1|
    |cmp200_fu_406_p2                       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln101_fu_359_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_308_p2                    |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln99_fu_326_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state6_pp0_stage0_iter5_grp1  |        or|   0|  0|   2|           1|           1|
    |select_ln98_1_fu_383_p3                |    select|   0|  0|  31|           1|          31|
    |select_ln98_2_fu_343_p3                |    select|   0|  0|  30|           1|          30|
    |select_ln98_fu_335_p3                  |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 444|         299|         270|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|   60|        120|
    |ap_sig_allocacmp_x_1                    |   9|          2|   31|         62|
    |avg_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten48_fu_126                 |   9|          2|   60|        120|
    |max_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |min_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |x_fu_118                                |   9|          2|   31|         62|
    |y_fu_122                                |   9|          2|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  219|        438|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln104_reg_510                 |  14|   0|   14|          0|
    |add_ln98_1_reg_480                |  60|   0|   60|          0|
    |add_ln99_reg_500                  |  31|   0|   31|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |cmp200_reg_505                    |   1|   0|    1|          0|
    |icmp_ln101_reg_495                |   1|   0|    1|          0|
    |icmp_ln101_reg_495_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln98_reg_476                 |   1|   0|    1|          0|
    |icmp_ln99_reg_485                 |   1|   0|    1|          0|
    |indvar_flatten48_fu_126           |  60|   0|   60|          0|
    |last_reg_530                      |   1|   0|    1|          0|
    |out_w_cast_reg_471                |  32|   0|   32|          0|
    |trunc_ln104_reg_490               |  14|   0|   14|          0|
    |x_fu_118                          |  31|   0|   31|          0|
    |y_fu_122                          |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 289|   0|  289|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|max_out_TREADY       |   in|    1|        axis|                                           max_out_V_data_V|       pointer|
|max_out_TDATA        |  out|    8|        axis|                                           max_out_V_data_V|       pointer|
|min_out_TREADY       |   in|    1|        axis|                                           min_out_V_data_V|       pointer|
|min_out_TDATA        |  out|    8|        axis|                                           min_out_V_data_V|       pointer|
|avg_out_TREADY       |   in|    1|        axis|                                           avg_out_V_data_V|       pointer|
|avg_out_TDATA        |  out|    8|        axis|                                           avg_out_V_data_V|       pointer|
|out_w                |   in|   31|     ap_none|                                                      out_w|        scalar|
|mul_ln82             |   in|   60|     ap_none|                                                   mul_ln82|        scalar|
|sub199               |   in|   32|     ap_none|                                                     sub199|        scalar|
|max_result_address0  |  out|   14|   ap_memory|                                                 max_result|         array|
|max_result_ce0       |  out|    1|   ap_memory|                                                 max_result|         array|
|max_result_q0        |   in|    8|   ap_memory|                                                 max_result|         array|
|min_result_address0  |  out|   14|   ap_memory|                                                 min_result|         array|
|min_result_ce0       |  out|    1|   ap_memory|                                                 min_result|         array|
|min_result_q0        |   in|    8|   ap_memory|                                                 min_result|         array|
|avg_result_address0  |  out|   14|   ap_memory|                                                 avg_result|         array|
|avg_result_ce0       |  out|    1|   ap_memory|                                                 avg_result|         array|
|avg_result_q0        |   in|    8|   ap_memory|                                                 avg_result|         array|
|sub202               |   in|   32|     ap_none|                                                     sub202|        scalar|
|max_out_TVALID       |  out|    1|        axis|                                           max_out_V_dest_V|       pointer|
|max_out_TDEST        |  out|    1|        axis|                                           max_out_V_dest_V|       pointer|
|max_out_TKEEP        |  out|    1|        axis|                                           max_out_V_keep_V|       pointer|
|max_out_TSTRB        |  out|    1|        axis|                                           max_out_V_strb_V|       pointer|
|max_out_TUSER        |  out|    1|        axis|                                           max_out_V_user_V|       pointer|
|max_out_TLAST        |  out|    1|        axis|                                           max_out_V_last_V|       pointer|
|max_out_TID          |  out|    1|        axis|                                             max_out_V_id_V|       pointer|
|min_out_TVALID       |  out|    1|        axis|                                           min_out_V_dest_V|       pointer|
|min_out_TDEST        |  out|    1|        axis|                                           min_out_V_dest_V|       pointer|
|min_out_TKEEP        |  out|    1|        axis|                                           min_out_V_keep_V|       pointer|
|min_out_TSTRB        |  out|    1|        axis|                                           min_out_V_strb_V|       pointer|
|min_out_TUSER        |  out|    1|        axis|                                           min_out_V_user_V|       pointer|
|min_out_TLAST        |  out|    1|        axis|                                           min_out_V_last_V|       pointer|
|min_out_TID          |  out|    1|        axis|                                             min_out_V_id_V|       pointer|
|avg_out_TVALID       |  out|    1|        axis|                                           avg_out_V_dest_V|       pointer|
|avg_out_TDEST        |  out|    1|        axis|                                           avg_out_V_dest_V|       pointer|
|avg_out_TKEEP        |  out|    1|        axis|                                           avg_out_V_keep_V|       pointer|
|avg_out_TSTRB        |  out|    1|        axis|                                           avg_out_V_strb_V|       pointer|
|avg_out_TUSER        |  out|    1|        axis|                                           avg_out_V_user_V|       pointer|
|avg_out_TLAST        |  out|    1|        axis|                                           avg_out_V_last_V|       pointer|
|avg_out_TID          |  out|    1|        axis|                                             avg_out_V_id_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub202_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub202"   --->   Operation 11 'read' 'sub202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub199_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub199"   --->   Operation 12 'read' 'sub199_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln82_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln82"   --->   Operation 13 'read' 'mul_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_w_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %out_w"   --->   Operation 14 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_w_cast = sext i31 %out_w_read"   --->   Operation 15 'sext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty_8"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty_9"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty_10"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %avg_out_V_dest_V, i1 %avg_out_V_id_V, i1 %avg_out_V_last_V, i1 %avg_out_V_user_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_keep_V, i8 %avg_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %min_out_V_dest_V, i1 %min_out_V_id_V, i1 %min_out_V_last_V, i1 %min_out_V_user_V, i1 %min_out_V_strb_V, i1 %min_out_V_keep_V, i8 %min_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %max_out_V_dest_V, i1 %max_out_V_id_V, i1 %max_out_V_last_V, i1 %max_out_V_user_V, i1 %max_out_V_strb_V, i1 %max_out_V_keep_V, i8 %max_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten48"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln98 = store i31 0, i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 23 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 0, i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 24 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body197" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 25 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i60 %indvar_flatten48" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 26 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.41ns)   --->   "%icmp_ln98 = icmp_eq  i60 %indvar_flatten48_load, i60 %mul_ln82_read" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 27 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 3.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.41ns)   --->   "%add_ln98_1 = add i60 %indvar_flatten48_load, i60 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 28 'add' 'add_ln98_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc238.loopexit, void %for.end240.loopexit.exitStub" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 29 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 30 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i31 %x_1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 31 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.52ns)   --->   "%icmp_ln99 = icmp_slt  i32 %zext_ln99, i32 %out_w_cast" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 32 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%trunc_ln99 = trunc i31 %x_1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 33 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "%select_ln98 = select i1 %icmp_ln99, i31 %x_1, i31 0" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 34 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%select_ln98_2 = select i1 %icmp_ln99, i30 %trunc_ln99, i30 0" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 35 'select' 'select_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%zext_ln104 = zext i30 %select_ln98_2" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 36 'zext' 'zext_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i31 %select_ln98" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 37 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln101 = icmp_eq  i32 %zext_ln104, i32 %sub202_read" [HLSEindoefening/hls_process_images.cpp:101]   --->   Operation 38 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %select_ln98, i31 1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 39 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln98 = store i60 %add_ln98_1, i60 %indvar_flatten48" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 40 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 41 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.52ns)   --->   "%add_ln98 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 42 'add' 'add_ln98' <Predicate = (!icmp_ln99)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.73ns)   --->   "%select_ln98_1 = select i1 %icmp_ln99, i31 %y_load, i31 %add_ln98" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 43 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i31 %select_ln98_1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 44 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i31 %select_ln98_1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 45 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln98, i7 0" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%cmp200 = icmp_eq  i32 %zext_ln98, i32 %sub199_read" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 47 'icmp' 'cmp200' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln104 = add i14 %tmp_s, i14 %trunc_ln104" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 48 'add' 'add_ln104' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln98 = store i31 %select_ln98_1, i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 49 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 %add_ln99, i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 50 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i14 %add_ln104" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 51 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 52 'getelementptr' 'max_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 53 'getelementptr' 'min_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 54 'getelementptr' 'avg_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.97ns)   --->   "%last = and i1 %cmp200, i1 %icmp_ln101" [HLSEindoefening/hls_process_images.cpp:101]   --->   Operation 55 'and' 'last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%max_p_data = load i14 %max_result_addr" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 56 'load' 'max_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%min_p_data = load i14 %min_result_addr" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 57 'load' 'min_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%avg_p_data = load i14 %avg_result_addr" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 58 'load' 'avg_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_11_VITIS_LOOP_99_12_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:100]   --->   Operation 61 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%max_p_data = load i14 %max_result_addr" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 62 'load' 'max_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 63 [1/2] ( I:3.25ns O:3.25ns )   --->   "%min_p_data = load i14 %min_result_addr" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 63 'load' 'min_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 64 [1/2] ( I:3.25ns O:3.25ns )   --->   "%avg_p_data = load i14 %avg_result_addr" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 64 'load' 'avg_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 65 [1/1] (1.57ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %max_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:112]   --->   Operation 65 'write' 'write_ln112' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 66 [1/1] (1.57ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %min_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:113]   --->   Operation 66 'write' 'write_ln113' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 67 [1/1] (1.57ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, i8 %avg_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:114]   --->   Operation 67 'write' 'write_ln114' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body197" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 68 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub199]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ avg_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub202]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ max_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ min_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ avg_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca             ) [ 0111100]
y                       (alloca             ) [ 0111100]
indvar_flatten48        (alloca             ) [ 0111000]
sub202_read             (read               ) [ 0111000]
sub199_read             (read               ) [ 0111100]
mul_ln82_read           (read               ) [ 0110000]
out_w_read              (read               ) [ 0000000]
out_w_cast              (sext               ) [ 0111000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
store_ln0               (store              ) [ 0000000]
store_ln98              (store              ) [ 0000000]
store_ln99              (store              ) [ 0000000]
br_ln98                 (br                 ) [ 0000000]
indvar_flatten48_load   (load               ) [ 0000000]
icmp_ln98               (icmp               ) [ 0101110]
add_ln98_1              (add                ) [ 0101000]
br_ln98                 (br                 ) [ 0000000]
x_1                     (load               ) [ 0000000]
zext_ln99               (zext               ) [ 0000000]
icmp_ln99               (icmp               ) [ 0100100]
trunc_ln99              (trunc              ) [ 0000000]
select_ln98             (select             ) [ 0000000]
select_ln98_2           (select             ) [ 0000000]
zext_ln104              (zext               ) [ 0000000]
trunc_ln104             (trunc              ) [ 0100100]
icmp_ln101              (icmp               ) [ 0100110]
add_ln99                (add                ) [ 0100100]
store_ln98              (store              ) [ 0000000]
y_load                  (load               ) [ 0000000]
add_ln98                (add                ) [ 0000000]
select_ln98_1           (select             ) [ 0000000]
trunc_ln98              (trunc              ) [ 0000000]
zext_ln98               (zext               ) [ 0000000]
tmp_s                   (bitconcatenate     ) [ 0000000]
cmp200                  (icmp               ) [ 0100010]
add_ln104               (add                ) [ 0100010]
store_ln98              (store              ) [ 0000000]
store_ln99              (store              ) [ 0000000]
zext_ln104_1            (zext               ) [ 0000000]
max_result_addr         (getelementptr      ) [ 0100001]
min_result_addr         (getelementptr      ) [ 0100001]
avg_result_addr         (getelementptr      ) [ 0100001]
last                    (and                ) [ 0100001]
specloopname_ln0        (specloopname       ) [ 0000000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000000]
specpipeline_ln100      (specpipeline       ) [ 0000000]
max_p_data              (load               ) [ 0000000]
min_p_data              (load               ) [ 0000000]
avg_p_data              (load               ) [ 0000000]
write_ln112             (write              ) [ 0000000]
write_ln113             (write              ) [ 0000000]
write_ln114             (write              ) [ 0000000]
br_ln99                 (br                 ) [ 0000000]
ret_ln0                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub199">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub199"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="min_result">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avg_result">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub202">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub202"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="max_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="min_out_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="min_out_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="min_out_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="min_out_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="min_out_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="min_out_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="min_out_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="avg_out_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="avg_out_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="avg_out_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="avg_out_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="avg_out_V_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="avg_out_V_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="avg_out_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_98_11_VITIS_LOOP_99_12_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="x_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="y_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten48_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten48/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sub202_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub202_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub199_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub199_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln82_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="60" slack="0"/>
<pin id="144" dir="0" index="1" bw="60" slack="0"/>
<pin id="145" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln82_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_w_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_w_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln112_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="0" index="8" bw="8" slack="0"/>
<pin id="164" dir="0" index="9" bw="1" slack="0"/>
<pin id="165" dir="0" index="10" bw="1" slack="0"/>
<pin id="166" dir="0" index="11" bw="1" slack="0"/>
<pin id="167" dir="0" index="12" bw="1" slack="1"/>
<pin id="168" dir="0" index="13" bw="1" slack="0"/>
<pin id="169" dir="0" index="14" bw="1" slack="0"/>
<pin id="170" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln112/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln113_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="1" slack="0"/>
<pin id="192" dir="0" index="7" bw="1" slack="0"/>
<pin id="193" dir="0" index="8" bw="8" slack="0"/>
<pin id="194" dir="0" index="9" bw="1" slack="0"/>
<pin id="195" dir="0" index="10" bw="1" slack="0"/>
<pin id="196" dir="0" index="11" bw="1" slack="0"/>
<pin id="197" dir="0" index="12" bw="1" slack="1"/>
<pin id="198" dir="0" index="13" bw="1" slack="0"/>
<pin id="199" dir="0" index="14" bw="1" slack="0"/>
<pin id="200" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln114_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="0" index="3" bw="1" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="1" slack="0"/>
<pin id="221" dir="0" index="6" bw="1" slack="0"/>
<pin id="222" dir="0" index="7" bw="1" slack="0"/>
<pin id="223" dir="0" index="8" bw="8" slack="0"/>
<pin id="224" dir="0" index="9" bw="1" slack="0"/>
<pin id="225" dir="0" index="10" bw="1" slack="0"/>
<pin id="226" dir="0" index="11" bw="1" slack="0"/>
<pin id="227" dir="0" index="12" bw="1" slack="1"/>
<pin id="228" dir="0" index="13" bw="1" slack="0"/>
<pin id="229" dir="0" index="14" bw="1" slack="0"/>
<pin id="230" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="max_result_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="14" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_result_addr/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="min_result_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="14" slack="0"/>
<pin id="255" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_result_addr/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="avg_result_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="14" slack="0"/>
<pin id="262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="avg_result_addr/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_p_data/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_p_data/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_p_data/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="out_w_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out_w_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="60" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln98_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="31" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln99_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="31" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="indvar_flatten48_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="60" slack="1"/>
<pin id="307" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten48_load/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln98_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="60" slack="0"/>
<pin id="310" dir="0" index="1" bw="60" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln98_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="60" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="x_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="2"/>
<pin id="321" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln99_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln99_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="2"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln99_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln98_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="31" slack="0"/>
<pin id="338" dir="0" index="2" bw="31" slack="0"/>
<pin id="339" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln98_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="30" slack="0"/>
<pin id="346" dir="0" index="2" bw="30" slack="0"/>
<pin id="347" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln104_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="30" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln104_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln101_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln99_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln98_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="60" slack="1"/>
<pin id="372" dir="0" index="1" bw="60" slack="2"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="y_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="3"/>
<pin id="376" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln98_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln98_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="0" index="2" bw="31" slack="0"/>
<pin id="387" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln98_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln98_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="cmp200_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="3"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp200/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln104_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="1"/>
<pin id="414" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln98_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="0" index="1" bw="31" slack="3"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln99_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="1"/>
<pin id="423" dir="0" index="1" bw="31" slack="3"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln104_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="last_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="2"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/5 "/>
</bind>
</comp>

<comp id="435" class="1005" name="x_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="442" class="1005" name="y_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvar_flatten48_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="60" slack="0"/>
<pin id="451" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten48 "/>
</bind>
</comp>

<comp id="456" class="1005" name="sub202_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub202_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="sub199_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub199_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="mul_ln82_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="60" slack="1"/>
<pin id="468" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="out_w_cast_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="out_w_cast "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln98_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln98_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="60" slack="1"/>
<pin id="482" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln99_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="490" class="1005" name="trunc_ln104_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="1"/>
<pin id="492" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="495" class="1005" name="icmp_ln101_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln99_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="1"/>
<pin id="502" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="505" class="1005" name="cmp200_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp200 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln104_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="14" slack="1"/>
<pin id="512" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="515" class="1005" name="max_result_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="1"/>
<pin id="517" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_result_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="min_result_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="1"/>
<pin id="522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="min_result_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="avg_result_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="1"/>
<pin id="527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="avg_result_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="last_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="171"><net_src comp="112" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="179"><net_src comp="114" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="180"><net_src comp="114" pin="0"/><net_sink comp="154" pin=10"/></net>

<net id="181"><net_src comp="116" pin="0"/><net_sink comp="154" pin=11"/></net>

<net id="182"><net_src comp="116" pin="0"/><net_sink comp="154" pin=13"/></net>

<net id="183"><net_src comp="116" pin="0"/><net_sink comp="154" pin=14"/></net>

<net id="201"><net_src comp="112" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="209"><net_src comp="114" pin="0"/><net_sink comp="184" pin=9"/></net>

<net id="210"><net_src comp="114" pin="0"/><net_sink comp="184" pin=10"/></net>

<net id="211"><net_src comp="116" pin="0"/><net_sink comp="184" pin=11"/></net>

<net id="212"><net_src comp="116" pin="0"/><net_sink comp="184" pin=13"/></net>

<net id="213"><net_src comp="116" pin="0"/><net_sink comp="184" pin=14"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="214" pin=6"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="239"><net_src comp="114" pin="0"/><net_sink comp="214" pin=9"/></net>

<net id="240"><net_src comp="114" pin="0"/><net_sink comp="214" pin=10"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="214" pin=11"/></net>

<net id="242"><net_src comp="116" pin="0"/><net_sink comp="214" pin=13"/></net>

<net id="243"><net_src comp="116" pin="0"/><net_sink comp="214" pin=14"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="98" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="98" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="265" pin="3"/><net_sink comp="154" pin=8"/></net>

<net id="271"><net_src comp="244" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="272" pin="3"/><net_sink comp="184" pin=8"/></net>

<net id="278"><net_src comp="251" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="279" pin="3"/><net_sink comp="214" pin=8"/></net>

<net id="285"><net_src comp="258" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="148" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="86" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="86" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="305" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="88" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="319" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="326" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="319" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="326" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="331" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="90" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="335" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="335" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="92" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="374" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="393"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="383" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="390" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="96" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="394" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="398" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="383" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="438"><net_src comp="118" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="445"><net_src comp="122" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="452"><net_src comp="126" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="459"><net_src comp="130" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="464"><net_src comp="136" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="469"><net_src comp="142" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="474"><net_src comp="286" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="479"><net_src comp="308" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="313" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="488"><net_src comp="326" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="493"><net_src comp="355" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="498"><net_src comp="359" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="503"><net_src comp="364" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="508"><net_src comp="406" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="513"><net_src comp="411" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="518"><net_src comp="244" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="523"><net_src comp="251" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="528"><net_src comp="258" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="533"><net_src comp="431" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="214" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_out_V_data_V | {6 }
	Port: max_out_V_keep_V | {6 }
	Port: max_out_V_strb_V | {6 }
	Port: max_out_V_user_V | {6 }
	Port: max_out_V_last_V | {6 }
	Port: max_out_V_id_V | {6 }
	Port: max_out_V_dest_V | {6 }
	Port: min_out_V_data_V | {6 }
	Port: min_out_V_keep_V | {6 }
	Port: min_out_V_strb_V | {6 }
	Port: min_out_V_user_V | {6 }
	Port: min_out_V_last_V | {6 }
	Port: min_out_V_id_V | {6 }
	Port: min_out_V_dest_V | {6 }
	Port: avg_out_V_data_V | {6 }
	Port: avg_out_V_keep_V | {6 }
	Port: avg_out_V_strb_V | {6 }
	Port: avg_out_V_user_V | {6 }
	Port: avg_out_V_last_V | {6 }
	Port: avg_out_V_id_V | {6 }
	Port: avg_out_V_dest_V | {6 }
 - Input state : 
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : out_w | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : mul_ln82 | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : sub199 | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_result | {5 6 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_result | {5 6 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_result | {5 6 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : sub202 | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_data_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_keep_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_strb_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_user_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_last_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_id_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : max_out_V_dest_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_data_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_keep_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_strb_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_user_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_last_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_id_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : min_out_V_dest_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_data_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_keep_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_strb_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_user_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_last_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_id_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 : avg_out_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln98 : 1
		store_ln99 : 1
	State 2
		icmp_ln98 : 1
		add_ln98_1 : 1
		br_ln98 : 2
	State 3
		zext_ln99 : 1
		icmp_ln99 : 2
		trunc_ln99 : 1
		select_ln98 : 3
		select_ln98_2 : 3
		zext_ln104 : 4
		trunc_ln104 : 4
		icmp_ln101 : 5
		add_ln99 : 4
	State 4
		add_ln98 : 1
		select_ln98_1 : 2
		trunc_ln98 : 3
		zext_ln98 : 3
		tmp_s : 4
		cmp200 : 4
		add_ln104 : 5
		store_ln98 : 3
	State 5
		max_result_addr : 1
		min_result_addr : 1
		avg_result_addr : 1
		max_p_data : 2
		min_p_data : 2
		avg_p_data : 2
	State 6
		write_ln112 : 1
		write_ln113 : 1
		write_ln114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln98_fu_308     |    0    |    67   |
|   icmp   |      icmp_ln99_fu_326     |    0    |    38   |
|          |     icmp_ln101_fu_359     |    0    |    39   |
|          |       cmp200_fu_406       |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |     add_ln98_1_fu_313     |    0    |    67   |
|    add   |      add_ln99_fu_364      |    0    |    38   |
|          |      add_ln98_fu_377      |    0    |    38   |
|          |      add_ln104_fu_411     |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |     select_ln98_fu_335    |    0    |    31   |
|  select  |    select_ln98_2_fu_343   |    0    |    30   |
|          |    select_ln98_1_fu_383   |    0    |    31   |
|----------|---------------------------|---------|---------|
|    and   |        last_fu_431        |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  sub202_read_read_fu_130  |    0    |    0    |
|   read   |  sub199_read_read_fu_136  |    0    |    0    |
|          | mul_ln82_read_read_fu_142 |    0    |    0    |
|          |   out_w_read_read_fu_148  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln112_write_fu_154 |    0    |    0    |
|   write  |  write_ln113_write_fu_184 |    0    |    0    |
|          |  write_ln114_write_fu_214 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     out_w_cast_fu_286     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln99_fu_322     |    0    |    0    |
|   zext   |     zext_ln104_fu_351     |    0    |    0    |
|          |      zext_ln98_fu_394     |    0    |    0    |
|          |    zext_ln104_1_fu_425    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln99_fu_331     |    0    |    0    |
|   trunc  |     trunc_ln104_fu_355    |    0    |    0    |
|          |     trunc_ln98_fu_390     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_398       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   437   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln104_reg_510   |   14   |
|   add_ln98_1_reg_480   |   60   |
|    add_ln99_reg_500    |   31   |
| avg_result_addr_reg_525|   14   |
|     cmp200_reg_505     |    1   |
|   icmp_ln101_reg_495   |    1   |
|    icmp_ln98_reg_476   |    1   |
|    icmp_ln99_reg_485   |    1   |
|indvar_flatten48_reg_449|   60   |
|      last_reg_530      |    1   |
| max_result_addr_reg_515|   14   |
| min_result_addr_reg_520|   14   |
|  mul_ln82_read_reg_466 |   60   |
|   out_w_cast_reg_471   |   32   |
|   sub199_read_reg_461  |   32   |
|   sub202_read_reg_456  |   32   |
|   trunc_ln104_reg_490  |   14   |
|        x_reg_435       |   31   |
|        y_reg_442       |   31   |
+------------------------+--------+
|          Total         |   444  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_265 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_272 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_279 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   437  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   444  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   444  |   464  |
+-----------+--------+--------+--------+
