#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001736e0f41c0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001736e1754b0_0 .net "PC", 31 0, v000001736e172380_0;  1 drivers
v000001736e174d30_0 .var "clk", 0 0;
v000001736e174650_0 .net "clkout", 0 0, L_000001736e173860;  1 drivers
v000001736e175550_0 .net "cycles_consumed", 31 0, v000001736e1745b0_0;  1 drivers
v000001736e1746f0_0 .var "rst", 0 0;
S_000001736e096a00 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001736e0f41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001736e111b80 .param/l "RType" 0 4 2, C4<000000>;
P_000001736e111bb8 .param/l "add" 0 4 5, C4<100000>;
P_000001736e111bf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001736e111c28 .param/l "addu" 0 4 5, C4<100001>;
P_000001736e111c60 .param/l "and_" 0 4 5, C4<100100>;
P_000001736e111c98 .param/l "andi" 0 4 8, C4<001100>;
P_000001736e111cd0 .param/l "beq" 0 4 10, C4<000100>;
P_000001736e111d08 .param/l "bne" 0 4 10, C4<000101>;
P_000001736e111d40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001736e111d78 .param/l "j" 0 4 12, C4<000010>;
P_000001736e111db0 .param/l "jal" 0 4 12, C4<000011>;
P_000001736e111de8 .param/l "jr" 0 4 6, C4<001000>;
P_000001736e111e20 .param/l "lw" 0 4 8, C4<100011>;
P_000001736e111e58 .param/l "nor_" 0 4 5, C4<100111>;
P_000001736e111e90 .param/l "or_" 0 4 5, C4<100101>;
P_000001736e111ec8 .param/l "ori" 0 4 8, C4<001101>;
P_000001736e111f00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001736e111f38 .param/l "sll" 0 4 6, C4<000000>;
P_000001736e111f70 .param/l "slt" 0 4 5, C4<101010>;
P_000001736e111fa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001736e111fe0 .param/l "srl" 0 4 6, C4<000010>;
P_000001736e112018 .param/l "sub" 0 4 5, C4<100010>;
P_000001736e112050 .param/l "subu" 0 4 5, C4<100011>;
P_000001736e112088 .param/l "sw" 0 4 8, C4<101011>;
P_000001736e1120c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001736e1120f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001736e173a90 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173400 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173470 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e172fa0 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e1730f0 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173550 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e172de0 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173080 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173860 .functor OR 1, v000001736e174d30_0, v000001736e0fa150_0, C4<0>, C4<0>;
L_000001736e172d70 .functor OR 1, L_000001736e1be350, L_000001736e1be7b0, C4<0>, C4<0>;
L_000001736e1731d0 .functor AND 1, L_000001736e1bfb10, L_000001736e1be850, C4<1>, C4<1>;
L_000001736e173390 .functor NOT 1, v000001736e1746f0_0, C4<0>, C4<0>, C4<0>;
L_000001736e173240 .functor OR 1, L_000001736e1bef30, L_000001736e1bde50, C4<0>, C4<0>;
L_000001736e173010 .functor OR 1, L_000001736e173240, L_000001736e1bdef0, C4<0>, C4<0>;
L_000001736e1732b0 .functor OR 1, L_000001736e1bf610, L_000001736e1d5500, C4<0>, C4<0>;
L_000001736e173b00 .functor AND 1, L_000001736e1bf570, L_000001736e1732b0, C4<1>, C4<1>;
L_000001736e172ec0 .functor OR 1, L_000001736e1d5320, L_000001736e1d5280, C4<0>, C4<0>;
L_000001736e173630 .functor AND 1, L_000001736e1d4c40, L_000001736e172ec0, C4<1>, C4<1>;
L_000001736e173320 .functor NOT 1, L_000001736e173860, C4<0>, C4<0>, C4<0>;
v000001736e170760_0 .net "ALUOp", 3 0, v000001736e0f9930_0;  1 drivers
v000001736e1708a0_0 .net "ALUResult", 31 0, v000001736e171fc0_0;  1 drivers
v000001736e170940_0 .net "ALUSrc", 0 0, v000001736e0f99d0_0;  1 drivers
v000001736e12b2f0_0 .net "ALUin2", 31 0, L_000001736e1d4060;  1 drivers
v000001736e12adf0_0 .net "MemReadEn", 0 0, v000001736e0f8d50_0;  1 drivers
v000001736e12bf70_0 .net "MemWriteEn", 0 0, v000001736e0f9d90_0;  1 drivers
v000001736e12a850_0 .net "MemtoReg", 0 0, v000001736e0f9b10_0;  1 drivers
v000001736e12a990_0 .net "PC", 31 0, v000001736e172380_0;  alias, 1 drivers
v000001736e12bbb0_0 .net "PCPlus1", 31 0, L_000001736e1bf390;  1 drivers
v000001736e12bed0_0 .net "PCsrc", 0 0, v000001736e172060_0;  1 drivers
v000001736e12a8f0_0 .net "RegDst", 0 0, v000001736e0fa6f0_0;  1 drivers
v000001736e12b890_0 .net "RegWriteEn", 0 0, v000001736e0fa0b0_0;  1 drivers
v000001736e12b9d0_0 .net "WriteRegister", 4 0, L_000001736e1bfc50;  1 drivers
v000001736e12b390_0 .net *"_ivl_0", 0 0, L_000001736e173a90;  1 drivers
L_000001736e175e40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001736e12b570_0 .net/2u *"_ivl_10", 4 0, L_000001736e175e40;  1 drivers
L_000001736e176230 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12bc50_0 .net *"_ivl_101", 15 0, L_000001736e176230;  1 drivers
v000001736e12bd90_0 .net *"_ivl_102", 31 0, L_000001736e1bf750;  1 drivers
L_000001736e176278 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12a7b0_0 .net *"_ivl_105", 25 0, L_000001736e176278;  1 drivers
L_000001736e1762c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12a5d0_0 .net/2u *"_ivl_106", 31 0, L_000001736e1762c0;  1 drivers
v000001736e12b930_0 .net *"_ivl_108", 0 0, L_000001736e1bfb10;  1 drivers
L_000001736e176308 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001736e12aa30_0 .net/2u *"_ivl_110", 5 0, L_000001736e176308;  1 drivers
v000001736e12a670_0 .net *"_ivl_112", 0 0, L_000001736e1be850;  1 drivers
v000001736e12b250_0 .net *"_ivl_115", 0 0, L_000001736e1731d0;  1 drivers
v000001736e12b610_0 .net *"_ivl_116", 47 0, L_000001736e1be3f0;  1 drivers
L_000001736e176350 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12b430_0 .net *"_ivl_119", 15 0, L_000001736e176350;  1 drivers
L_000001736e175e88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001736e12aad0_0 .net/2u *"_ivl_12", 5 0, L_000001736e175e88;  1 drivers
v000001736e12b6b0_0 .net *"_ivl_120", 47 0, L_000001736e1be170;  1 drivers
L_000001736e176398 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12ba70_0 .net *"_ivl_123", 15 0, L_000001736e176398;  1 drivers
v000001736e12b070_0 .net *"_ivl_125", 0 0, L_000001736e1beb70;  1 drivers
v000001736e12ab70_0 .net *"_ivl_126", 31 0, L_000001736e1be0d0;  1 drivers
v000001736e12b750_0 .net *"_ivl_128", 47 0, L_000001736e1bea30;  1 drivers
v000001736e12a710_0 .net *"_ivl_130", 47 0, L_000001736e1bed50;  1 drivers
v000001736e12b7f0_0 .net *"_ivl_132", 47 0, L_000001736e1be210;  1 drivers
v000001736e12b4d0_0 .net *"_ivl_134", 47 0, L_000001736e1be530;  1 drivers
v000001736e12ac10_0 .net *"_ivl_14", 0 0, L_000001736e1750f0;  1 drivers
v000001736e12b110_0 .net *"_ivl_140", 0 0, L_000001736e173390;  1 drivers
L_000001736e176428 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12b1b0_0 .net/2u *"_ivl_142", 31 0, L_000001736e176428;  1 drivers
L_000001736e176500 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001736e12bb10_0 .net/2u *"_ivl_146", 5 0, L_000001736e176500;  1 drivers
v000001736e12bcf0_0 .net *"_ivl_148", 0 0, L_000001736e1bef30;  1 drivers
L_000001736e176548 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001736e12be30_0 .net/2u *"_ivl_150", 5 0, L_000001736e176548;  1 drivers
v000001736e12acb0_0 .net *"_ivl_152", 0 0, L_000001736e1bde50;  1 drivers
v000001736e12c010_0 .net *"_ivl_155", 0 0, L_000001736e173240;  1 drivers
L_000001736e176590 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001736e12af30_0 .net/2u *"_ivl_156", 5 0, L_000001736e176590;  1 drivers
v000001736e12ae90_0 .net *"_ivl_158", 0 0, L_000001736e1bdef0;  1 drivers
L_000001736e175ed0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001736e12ad50_0 .net/2u *"_ivl_16", 4 0, L_000001736e175ed0;  1 drivers
v000001736e12c0b0_0 .net *"_ivl_161", 0 0, L_000001736e173010;  1 drivers
L_000001736e1765d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12a210_0 .net/2u *"_ivl_162", 15 0, L_000001736e1765d8;  1 drivers
v000001736e12a2b0_0 .net *"_ivl_164", 31 0, L_000001736e1bedf0;  1 drivers
v000001736e12afd0_0 .net *"_ivl_167", 0 0, L_000001736e1befd0;  1 drivers
v000001736e12a350_0 .net *"_ivl_168", 15 0, L_000001736e1bf070;  1 drivers
v000001736e12a3f0_0 .net *"_ivl_170", 31 0, L_000001736e1bf1b0;  1 drivers
v000001736e12a490_0 .net *"_ivl_174", 31 0, L_000001736e1bf4d0;  1 drivers
L_000001736e176620 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12a530_0 .net *"_ivl_177", 25 0, L_000001736e176620;  1 drivers
L_000001736e176668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12da80_0 .net/2u *"_ivl_178", 31 0, L_000001736e176668;  1 drivers
v000001736e12d6c0_0 .net *"_ivl_180", 0 0, L_000001736e1bf570;  1 drivers
L_000001736e1766b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001736e12cae0_0 .net/2u *"_ivl_182", 5 0, L_000001736e1766b0;  1 drivers
v000001736e12d1c0_0 .net *"_ivl_184", 0 0, L_000001736e1bf610;  1 drivers
L_000001736e1766f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001736e12cb80_0 .net/2u *"_ivl_186", 5 0, L_000001736e1766f8;  1 drivers
v000001736e12c720_0 .net *"_ivl_188", 0 0, L_000001736e1d5500;  1 drivers
v000001736e12d760_0 .net *"_ivl_19", 4 0, L_000001736e175190;  1 drivers
v000001736e12c860_0 .net *"_ivl_191", 0 0, L_000001736e1732b0;  1 drivers
v000001736e12dda0_0 .net *"_ivl_193", 0 0, L_000001736e173b00;  1 drivers
L_000001736e176740 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001736e12d080_0 .net/2u *"_ivl_194", 5 0, L_000001736e176740;  1 drivers
v000001736e12c5e0_0 .net *"_ivl_196", 0 0, L_000001736e1d4ba0;  1 drivers
L_000001736e176788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001736e12d800_0 .net/2u *"_ivl_198", 31 0, L_000001736e176788;  1 drivers
L_000001736e175df8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001736e12cd60_0 .net/2u *"_ivl_2", 5 0, L_000001736e175df8;  1 drivers
v000001736e12d8a0_0 .net *"_ivl_20", 4 0, L_000001736e175230;  1 drivers
v000001736e12d120_0 .net *"_ivl_200", 31 0, L_000001736e1d4a60;  1 drivers
v000001736e12ce00_0 .net *"_ivl_204", 31 0, L_000001736e1d5c80;  1 drivers
L_000001736e1767d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12d580_0 .net *"_ivl_207", 25 0, L_000001736e1767d0;  1 drivers
L_000001736e176818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12c9a0_0 .net/2u *"_ivl_208", 31 0, L_000001736e176818;  1 drivers
v000001736e12d300_0 .net *"_ivl_210", 0 0, L_000001736e1d4c40;  1 drivers
L_000001736e176860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001736e12d440_0 .net/2u *"_ivl_212", 5 0, L_000001736e176860;  1 drivers
v000001736e12e020_0 .net *"_ivl_214", 0 0, L_000001736e1d5320;  1 drivers
L_000001736e1768a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001736e12c7c0_0 .net/2u *"_ivl_216", 5 0, L_000001736e1768a8;  1 drivers
v000001736e12e0c0_0 .net *"_ivl_218", 0 0, L_000001736e1d5280;  1 drivers
v000001736e12c900_0 .net *"_ivl_221", 0 0, L_000001736e172ec0;  1 drivers
v000001736e12df80_0 .net *"_ivl_223", 0 0, L_000001736e173630;  1 drivers
L_000001736e1768f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001736e12c220_0 .net/2u *"_ivl_224", 5 0, L_000001736e1768f0;  1 drivers
v000001736e12d940_0 .net *"_ivl_226", 0 0, L_000001736e1d4b00;  1 drivers
v000001736e12db20_0 .net *"_ivl_228", 31 0, L_000001736e1d5460;  1 drivers
v000001736e12d3a0_0 .net *"_ivl_24", 0 0, L_000001736e173470;  1 drivers
L_000001736e175f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001736e12d620_0 .net/2u *"_ivl_26", 4 0, L_000001736e175f18;  1 drivers
v000001736e12dd00_0 .net *"_ivl_29", 4 0, L_000001736e175c30;  1 drivers
v000001736e12de40_0 .net *"_ivl_32", 0 0, L_000001736e172fa0;  1 drivers
L_000001736e175f60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001736e12dbc0_0 .net/2u *"_ivl_34", 4 0, L_000001736e175f60;  1 drivers
v000001736e12c2c0_0 .net *"_ivl_37", 4 0, L_000001736e173f70;  1 drivers
v000001736e12d4e0_0 .net *"_ivl_40", 0 0, L_000001736e1730f0;  1 drivers
L_000001736e175fa8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12ca40_0 .net/2u *"_ivl_42", 15 0, L_000001736e175fa8;  1 drivers
v000001736e12cc20_0 .net *"_ivl_45", 15 0, L_000001736e1bf110;  1 drivers
v000001736e12c360_0 .net *"_ivl_48", 0 0, L_000001736e173550;  1 drivers
v000001736e12ccc0_0 .net *"_ivl_5", 5 0, L_000001736e174dd0;  1 drivers
L_000001736e175ff0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12cea0_0 .net/2u *"_ivl_50", 36 0, L_000001736e175ff0;  1 drivers
L_000001736e176038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12dc60_0 .net/2u *"_ivl_52", 31 0, L_000001736e176038;  1 drivers
v000001736e12c400_0 .net *"_ivl_55", 4 0, L_000001736e1be2b0;  1 drivers
v000001736e12cf40_0 .net *"_ivl_56", 36 0, L_000001736e1be490;  1 drivers
v000001736e12d9e0_0 .net *"_ivl_58", 36 0, L_000001736e1bf2f0;  1 drivers
v000001736e12c4a0_0 .net *"_ivl_62", 0 0, L_000001736e172de0;  1 drivers
L_000001736e176080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001736e12cfe0_0 .net/2u *"_ivl_64", 5 0, L_000001736e176080;  1 drivers
v000001736e12dee0_0 .net *"_ivl_67", 5 0, L_000001736e1bf9d0;  1 drivers
v000001736e12c540_0 .net *"_ivl_70", 0 0, L_000001736e173080;  1 drivers
L_000001736e1760c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12c680_0 .net/2u *"_ivl_72", 57 0, L_000001736e1760c8;  1 drivers
L_000001736e176110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e12d260_0 .net/2u *"_ivl_74", 31 0, L_000001736e176110;  1 drivers
v000001736e174ab0_0 .net *"_ivl_77", 25 0, L_000001736e1be030;  1 drivers
v000001736e174330_0 .net *"_ivl_78", 57 0, L_000001736e1bfa70;  1 drivers
v000001736e174010_0 .net *"_ivl_8", 0 0, L_000001736e173400;  1 drivers
v000001736e175730_0 .net *"_ivl_80", 57 0, L_000001736e1be5d0;  1 drivers
L_000001736e176158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001736e1752d0_0 .net/2u *"_ivl_84", 31 0, L_000001736e176158;  1 drivers
L_000001736e1761a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001736e1743d0_0 .net/2u *"_ivl_88", 5 0, L_000001736e1761a0;  1 drivers
v000001736e1741f0_0 .net *"_ivl_90", 0 0, L_000001736e1be350;  1 drivers
L_000001736e1761e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001736e175cd0_0 .net/2u *"_ivl_92", 5 0, L_000001736e1761e8;  1 drivers
v000001736e174790_0 .net *"_ivl_94", 0 0, L_000001736e1be7b0;  1 drivers
v000001736e1757d0_0 .net *"_ivl_97", 0 0, L_000001736e172d70;  1 drivers
v000001736e175a50_0 .net *"_ivl_98", 47 0, L_000001736e1bead0;  1 drivers
v000001736e175b90_0 .net "adderResult", 31 0, L_000001736e1be710;  1 drivers
v000001736e174f10_0 .net "address", 31 0, L_000001736e1becb0;  1 drivers
v000001736e175690_0 .net "clk", 0 0, L_000001736e173860;  alias, 1 drivers
v000001736e1745b0_0 .var "cycles_consumed", 31 0;
v000001736e174830_0 .net "extImm", 31 0, L_000001736e1bf250;  1 drivers
v000001736e1755f0_0 .net "funct", 5 0, L_000001736e1bdf90;  1 drivers
v000001736e174470_0 .net "hlt", 0 0, v000001736e0fa150_0;  1 drivers
v000001736e175870_0 .net "imm", 15 0, L_000001736e1bee90;  1 drivers
v000001736e174510_0 .net "immediate", 31 0, L_000001736e1d5820;  1 drivers
v000001736e175af0_0 .net "input_clk", 0 0, v000001736e174d30_0;  1 drivers
v000001736e175910_0 .net "instruction", 31 0, L_000001736e1bf430;  1 drivers
v000001736e174290_0 .net "memoryReadData", 31 0, v000001736e171ca0_0;  1 drivers
v000001736e1748d0_0 .net "nextPC", 31 0, L_000001736e1be670;  1 drivers
v000001736e174b50_0 .net "opcode", 5 0, L_000001736e174e70;  1 drivers
v000001736e174bf0_0 .net "rd", 4 0, L_000001736e1759b0;  1 drivers
v000001736e174c90_0 .net "readData1", 31 0, L_000001736e172f30;  1 drivers
v000001736e173e30_0 .net "readData1_w", 31 0, L_000001736e1d4420;  1 drivers
v000001736e174fb0_0 .net "readData2", 31 0, L_000001736e173160;  1 drivers
v000001736e174970_0 .net "rs", 4 0, L_000001736e173ed0;  1 drivers
v000001736e175410_0 .net "rst", 0 0, v000001736e1746f0_0;  1 drivers
v000001736e175050_0 .net "rt", 4 0, L_000001736e1bf6b0;  1 drivers
v000001736e175370_0 .net "shamt", 31 0, L_000001736e1bf7f0;  1 drivers
v000001736e1740b0_0 .net "wire_instruction", 31 0, L_000001736e172e50;  1 drivers
v000001736e174a10_0 .net "writeData", 31 0, L_000001736e1d50a0;  1 drivers
v000001736e174150_0 .net "zero", 0 0, L_000001736e1d4380;  1 drivers
L_000001736e174dd0 .part L_000001736e1bf430, 26, 6;
L_000001736e174e70 .functor MUXZ 6, L_000001736e174dd0, L_000001736e175df8, L_000001736e173a90, C4<>;
L_000001736e1750f0 .cmp/eq 6, L_000001736e174e70, L_000001736e175e88;
L_000001736e175190 .part L_000001736e1bf430, 11, 5;
L_000001736e175230 .functor MUXZ 5, L_000001736e175190, L_000001736e175ed0, L_000001736e1750f0, C4<>;
L_000001736e1759b0 .functor MUXZ 5, L_000001736e175230, L_000001736e175e40, L_000001736e173400, C4<>;
L_000001736e175c30 .part L_000001736e1bf430, 21, 5;
L_000001736e173ed0 .functor MUXZ 5, L_000001736e175c30, L_000001736e175f18, L_000001736e173470, C4<>;
L_000001736e173f70 .part L_000001736e1bf430, 16, 5;
L_000001736e1bf6b0 .functor MUXZ 5, L_000001736e173f70, L_000001736e175f60, L_000001736e172fa0, C4<>;
L_000001736e1bf110 .part L_000001736e1bf430, 0, 16;
L_000001736e1bee90 .functor MUXZ 16, L_000001736e1bf110, L_000001736e175fa8, L_000001736e1730f0, C4<>;
L_000001736e1be2b0 .part L_000001736e1bf430, 6, 5;
L_000001736e1be490 .concat [ 5 32 0 0], L_000001736e1be2b0, L_000001736e176038;
L_000001736e1bf2f0 .functor MUXZ 37, L_000001736e1be490, L_000001736e175ff0, L_000001736e173550, C4<>;
L_000001736e1bf7f0 .part L_000001736e1bf2f0, 0, 32;
L_000001736e1bf9d0 .part L_000001736e1bf430, 0, 6;
L_000001736e1bdf90 .functor MUXZ 6, L_000001736e1bf9d0, L_000001736e176080, L_000001736e172de0, C4<>;
L_000001736e1be030 .part L_000001736e1bf430, 0, 26;
L_000001736e1bfa70 .concat [ 26 32 0 0], L_000001736e1be030, L_000001736e176110;
L_000001736e1be5d0 .functor MUXZ 58, L_000001736e1bfa70, L_000001736e1760c8, L_000001736e173080, C4<>;
L_000001736e1becb0 .part L_000001736e1be5d0, 0, 32;
L_000001736e1bf390 .arith/sum 32, v000001736e172380_0, L_000001736e176158;
L_000001736e1be350 .cmp/eq 6, L_000001736e174e70, L_000001736e1761a0;
L_000001736e1be7b0 .cmp/eq 6, L_000001736e174e70, L_000001736e1761e8;
L_000001736e1bead0 .concat [ 32 16 0 0], L_000001736e1becb0, L_000001736e176230;
L_000001736e1bf750 .concat [ 6 26 0 0], L_000001736e174e70, L_000001736e176278;
L_000001736e1bfb10 .cmp/eq 32, L_000001736e1bf750, L_000001736e1762c0;
L_000001736e1be850 .cmp/eq 6, L_000001736e1bdf90, L_000001736e176308;
L_000001736e1be3f0 .concat [ 32 16 0 0], L_000001736e172f30, L_000001736e176350;
L_000001736e1be170 .concat [ 32 16 0 0], v000001736e172380_0, L_000001736e176398;
L_000001736e1beb70 .part L_000001736e1bee90, 15, 1;
LS_000001736e1be0d0_0_0 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_4 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_8 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_12 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_16 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_20 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_24 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_0_28 .concat [ 1 1 1 1], L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70, L_000001736e1beb70;
LS_000001736e1be0d0_1_0 .concat [ 4 4 4 4], LS_000001736e1be0d0_0_0, LS_000001736e1be0d0_0_4, LS_000001736e1be0d0_0_8, LS_000001736e1be0d0_0_12;
LS_000001736e1be0d0_1_4 .concat [ 4 4 4 4], LS_000001736e1be0d0_0_16, LS_000001736e1be0d0_0_20, LS_000001736e1be0d0_0_24, LS_000001736e1be0d0_0_28;
L_000001736e1be0d0 .concat [ 16 16 0 0], LS_000001736e1be0d0_1_0, LS_000001736e1be0d0_1_4;
L_000001736e1bea30 .concat [ 16 32 0 0], L_000001736e1bee90, L_000001736e1be0d0;
L_000001736e1bed50 .arith/sum 48, L_000001736e1be170, L_000001736e1bea30;
L_000001736e1be210 .functor MUXZ 48, L_000001736e1bed50, L_000001736e1be3f0, L_000001736e1731d0, C4<>;
L_000001736e1be530 .functor MUXZ 48, L_000001736e1be210, L_000001736e1bead0, L_000001736e172d70, C4<>;
L_000001736e1be710 .part L_000001736e1be530, 0, 32;
L_000001736e1be670 .functor MUXZ 32, L_000001736e1bf390, L_000001736e1be710, v000001736e172060_0, C4<>;
L_000001736e1bf430 .functor MUXZ 32, L_000001736e172e50, L_000001736e176428, L_000001736e173390, C4<>;
L_000001736e1bef30 .cmp/eq 6, L_000001736e174e70, L_000001736e176500;
L_000001736e1bde50 .cmp/eq 6, L_000001736e174e70, L_000001736e176548;
L_000001736e1bdef0 .cmp/eq 6, L_000001736e174e70, L_000001736e176590;
L_000001736e1bedf0 .concat [ 16 16 0 0], L_000001736e1bee90, L_000001736e1765d8;
L_000001736e1befd0 .part L_000001736e1bee90, 15, 1;
LS_000001736e1bf070_0_0 .concat [ 1 1 1 1], L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0;
LS_000001736e1bf070_0_4 .concat [ 1 1 1 1], L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0;
LS_000001736e1bf070_0_8 .concat [ 1 1 1 1], L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0;
LS_000001736e1bf070_0_12 .concat [ 1 1 1 1], L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0, L_000001736e1befd0;
L_000001736e1bf070 .concat [ 4 4 4 4], LS_000001736e1bf070_0_0, LS_000001736e1bf070_0_4, LS_000001736e1bf070_0_8, LS_000001736e1bf070_0_12;
L_000001736e1bf1b0 .concat [ 16 16 0 0], L_000001736e1bee90, L_000001736e1bf070;
L_000001736e1bf250 .functor MUXZ 32, L_000001736e1bf1b0, L_000001736e1bedf0, L_000001736e173010, C4<>;
L_000001736e1bf4d0 .concat [ 6 26 0 0], L_000001736e174e70, L_000001736e176620;
L_000001736e1bf570 .cmp/eq 32, L_000001736e1bf4d0, L_000001736e176668;
L_000001736e1bf610 .cmp/eq 6, L_000001736e1bdf90, L_000001736e1766b0;
L_000001736e1d5500 .cmp/eq 6, L_000001736e1bdf90, L_000001736e1766f8;
L_000001736e1d4ba0 .cmp/eq 6, L_000001736e174e70, L_000001736e176740;
L_000001736e1d4a60 .functor MUXZ 32, L_000001736e1bf250, L_000001736e176788, L_000001736e1d4ba0, C4<>;
L_000001736e1d5820 .functor MUXZ 32, L_000001736e1d4a60, L_000001736e1bf7f0, L_000001736e173b00, C4<>;
L_000001736e1d5c80 .concat [ 6 26 0 0], L_000001736e174e70, L_000001736e1767d0;
L_000001736e1d4c40 .cmp/eq 32, L_000001736e1d5c80, L_000001736e176818;
L_000001736e1d5320 .cmp/eq 6, L_000001736e1bdf90, L_000001736e176860;
L_000001736e1d5280 .cmp/eq 6, L_000001736e1bdf90, L_000001736e1768a8;
L_000001736e1d4b00 .cmp/eq 6, L_000001736e174e70, L_000001736e1768f0;
L_000001736e1d5460 .functor MUXZ 32, L_000001736e172f30, v000001736e172380_0, L_000001736e1d4b00, C4<>;
L_000001736e1d4420 .functor MUXZ 32, L_000001736e1d5460, L_000001736e173160, L_000001736e173630, C4<>;
S_000001736e096b90 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001736e101680 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001736e172d00 .functor NOT 1, v000001736e0f99d0_0, C4<0>, C4<0>, C4<0>;
v000001736e0f9890_0 .net *"_ivl_0", 0 0, L_000001736e172d00;  1 drivers
v000001736e0fa330_0 .net "in1", 31 0, L_000001736e173160;  alias, 1 drivers
v000001736e0f8f30_0 .net "in2", 31 0, L_000001736e1d5820;  alias, 1 drivers
v000001736e0f9bb0_0 .net "out", 31 0, L_000001736e1d4060;  alias, 1 drivers
v000001736e0fa010_0 .net "s", 0 0, v000001736e0f99d0_0;  alias, 1 drivers
L_000001736e1d4060 .functor MUXZ 32, L_000001736e1d5820, L_000001736e173160, L_000001736e172d00, C4<>;
S_000001736e0950b0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001736e1700b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001736e1700e8 .param/l "add" 0 4 5, C4<100000>;
P_000001736e170120 .param/l "addi" 0 4 8, C4<001000>;
P_000001736e170158 .param/l "addu" 0 4 5, C4<100001>;
P_000001736e170190 .param/l "and_" 0 4 5, C4<100100>;
P_000001736e1701c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001736e170200 .param/l "beq" 0 4 10, C4<000100>;
P_000001736e170238 .param/l "bne" 0 4 10, C4<000101>;
P_000001736e170270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001736e1702a8 .param/l "j" 0 4 12, C4<000010>;
P_000001736e1702e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001736e170318 .param/l "jr" 0 4 6, C4<001000>;
P_000001736e170350 .param/l "lw" 0 4 8, C4<100011>;
P_000001736e170388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001736e1703c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001736e1703f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001736e170430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001736e170468 .param/l "sll" 0 4 6, C4<000000>;
P_000001736e1704a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001736e1704d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001736e170510 .param/l "srl" 0 4 6, C4<000010>;
P_000001736e170548 .param/l "sub" 0 4 5, C4<100010>;
P_000001736e170580 .param/l "subu" 0 4 5, C4<100011>;
P_000001736e1705b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001736e1705f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001736e170628 .param/l "xori" 0 4 8, C4<001110>;
v000001736e0f9930_0 .var "ALUOp", 3 0;
v000001736e0f99d0_0 .var "ALUSrc", 0 0;
v000001736e0f8d50_0 .var "MemReadEn", 0 0;
v000001736e0f9d90_0 .var "MemWriteEn", 0 0;
v000001736e0f9b10_0 .var "MemtoReg", 0 0;
v000001736e0fa6f0_0 .var "RegDst", 0 0;
v000001736e0fa0b0_0 .var "RegWriteEn", 0 0;
v000001736e0f9ed0_0 .net "funct", 5 0, L_000001736e1bdf90;  alias, 1 drivers
v000001736e0fa150_0 .var "hlt", 0 0;
v000001736e0f8e90_0 .net "opcode", 5 0, L_000001736e174e70;  alias, 1 drivers
v000001736e0fa1f0_0 .net "rst", 0 0, v000001736e1746f0_0;  alias, 1 drivers
E_000001736e101500 .event anyedge, v000001736e0fa1f0_0, v000001736e0f8e90_0, v000001736e0f9ed0_0;
S_000001736e095240 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001736e100e00 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001736e172e50 .functor BUFZ 32, L_000001736e1be8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001736e0fa3d0_0 .net "Data_Out", 31 0, L_000001736e172e50;  alias, 1 drivers
v000001736e0f9a70 .array "InstMem", 2047 0, 31 0;
v000001736e0fa510_0 .net *"_ivl_0", 31 0, L_000001736e1be8f0;  1 drivers
v000001736e0fa5b0_0 .net *"_ivl_3", 10 0, L_000001736e1bfbb0;  1 drivers
v000001736e0fa650_0 .net *"_ivl_4", 12 0, L_000001736e1bf930;  1 drivers
L_000001736e1763e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001736e0fa970_0 .net *"_ivl_7", 1 0, L_000001736e1763e0;  1 drivers
v000001736e0f8ad0_0 .net "addr", 31 0, v000001736e172380_0;  alias, 1 drivers
v000001736e0f8fd0_0 .var/i "i", 31 0;
L_000001736e1be8f0 .array/port v000001736e0f9a70, L_000001736e1bf930;
L_000001736e1bfbb0 .part v000001736e172380_0, 0, 11;
L_000001736e1bf930 .concat [ 11 2 0 0], L_000001736e1bfbb0, L_000001736e1763e0;
S_000001736e07f450 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001736e172f30 .functor BUFZ 32, L_000001736e1bf890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001736e173160 .functor BUFZ 32, L_000001736e1be990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001736e0f9570_0 .net *"_ivl_0", 31 0, L_000001736e1bf890;  1 drivers
v000001736e0f9610_0 .net *"_ivl_10", 6 0, L_000001736e1bec10;  1 drivers
L_000001736e1764b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001736e0d8250_0 .net *"_ivl_13", 1 0, L_000001736e1764b8;  1 drivers
v000001736e0d6db0_0 .net *"_ivl_2", 6 0, L_000001736e1bfcf0;  1 drivers
L_000001736e176470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001736e171b60_0 .net *"_ivl_5", 1 0, L_000001736e176470;  1 drivers
v000001736e171ac0_0 .net *"_ivl_8", 31 0, L_000001736e1be990;  1 drivers
v000001736e171020_0 .net "clk", 0 0, L_000001736e173860;  alias, 1 drivers
v000001736e170f80_0 .var/i "i", 31 0;
v000001736e171c00_0 .net "readData1", 31 0, L_000001736e172f30;  alias, 1 drivers
v000001736e1717a0_0 .net "readData2", 31 0, L_000001736e173160;  alias, 1 drivers
v000001736e171520_0 .net "readRegister1", 4 0, L_000001736e173ed0;  alias, 1 drivers
v000001736e170a80_0 .net "readRegister2", 4 0, L_000001736e1bf6b0;  alias, 1 drivers
v000001736e171f20 .array "registers", 31 0, 31 0;
v000001736e171200_0 .net "rst", 0 0, v000001736e1746f0_0;  alias, 1 drivers
v000001736e171340_0 .net "we", 0 0, v000001736e0fa0b0_0;  alias, 1 drivers
v000001736e172100_0 .net "writeData", 31 0, L_000001736e1d50a0;  alias, 1 drivers
v000001736e170bc0_0 .net "writeRegister", 4 0, L_000001736e1bfc50;  alias, 1 drivers
E_000001736e100f80/0 .event negedge, v000001736e0fa1f0_0;
E_000001736e100f80/1 .event posedge, v000001736e171020_0;
E_000001736e100f80 .event/or E_000001736e100f80/0, E_000001736e100f80/1;
L_000001736e1bf890 .array/port v000001736e171f20, L_000001736e1bfcf0;
L_000001736e1bfcf0 .concat [ 5 2 0 0], L_000001736e173ed0, L_000001736e176470;
L_000001736e1be990 .array/port v000001736e171f20, L_000001736e1bec10;
L_000001736e1bec10 .concat [ 5 2 0 0], L_000001736e1bf6b0, L_000001736e1764b8;
S_000001736e07f5e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001736e07f450;
 .timescale 0 0;
v000001736e0f94d0_0 .var/i "i", 31 0;
S_000001736e0c5ef0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001736e101ec0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001736e1736a0 .functor NOT 1, v000001736e0fa6f0_0, C4<0>, C4<0>, C4<0>;
v000001736e170c60_0 .net *"_ivl_0", 0 0, L_000001736e1736a0;  1 drivers
v000001736e1724c0_0 .net "in1", 4 0, L_000001736e1bf6b0;  alias, 1 drivers
v000001736e1715c0_0 .net "in2", 4 0, L_000001736e1759b0;  alias, 1 drivers
v000001736e171840_0 .net "out", 4 0, L_000001736e1bfc50;  alias, 1 drivers
v000001736e171a20_0 .net "s", 0 0, v000001736e0fa6f0_0;  alias, 1 drivers
L_000001736e1bfc50 .functor MUXZ 5, L_000001736e1759b0, L_000001736e1bf6b0, L_000001736e1736a0, C4<>;
S_000001736e0c6080 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001736e1027c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001736e1734e0 .functor NOT 1, v000001736e0f9b10_0, C4<0>, C4<0>, C4<0>;
v000001736e171700_0 .net *"_ivl_0", 0 0, L_000001736e1734e0;  1 drivers
v000001736e170b20_0 .net "in1", 31 0, v000001736e171fc0_0;  alias, 1 drivers
v000001736e1718e0_0 .net "in2", 31 0, v000001736e171ca0_0;  alias, 1 drivers
v000001736e170ee0_0 .net "out", 31 0, L_000001736e1d50a0;  alias, 1 drivers
v000001736e170d00_0 .net "s", 0 0, v000001736e0f9b10_0;  alias, 1 drivers
L_000001736e1d50a0 .functor MUXZ 32, v000001736e171ca0_0, v000001736e171fc0_0, L_000001736e1734e0, C4<>;
S_000001736e0b05a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001736e0b0730 .param/l "ADD" 0 9 12, C4<0000>;
P_000001736e0b0768 .param/l "AND" 0 9 12, C4<0010>;
P_000001736e0b07a0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001736e0b07d8 .param/l "OR" 0 9 12, C4<0011>;
P_000001736e0b0810 .param/l "SGT" 0 9 12, C4<0111>;
P_000001736e0b0848 .param/l "SLL" 0 9 12, C4<1000>;
P_000001736e0b0880 .param/l "SLT" 0 9 12, C4<0110>;
P_000001736e0b08b8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001736e0b08f0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001736e0b0928 .param/l "XOR" 0 9 12, C4<0100>;
P_000001736e0b0960 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001736e0b0998 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001736e176938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736e1709e0_0 .net/2u *"_ivl_0", 31 0, L_000001736e176938;  1 drivers
v000001736e172560_0 .net "opSel", 3 0, v000001736e0f9930_0;  alias, 1 drivers
v000001736e172240_0 .net "operand1", 31 0, L_000001736e1d4420;  alias, 1 drivers
v000001736e170800_0 .net "operand2", 31 0, L_000001736e1d4060;  alias, 1 drivers
v000001736e171fc0_0 .var "result", 31 0;
v000001736e1712a0_0 .net "zero", 0 0, L_000001736e1d4380;  alias, 1 drivers
E_000001736e101bc0 .event anyedge, v000001736e0f9930_0, v000001736e172240_0, v000001736e0f9bb0_0;
L_000001736e1d4380 .cmp/eq 32, v000001736e171fc0_0, L_000001736e176938;
S_000001736e076ac0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001736e172680 .param/l "RType" 0 4 2, C4<000000>;
P_000001736e1726b8 .param/l "add" 0 4 5, C4<100000>;
P_000001736e1726f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001736e172728 .param/l "addu" 0 4 5, C4<100001>;
P_000001736e172760 .param/l "and_" 0 4 5, C4<100100>;
P_000001736e172798 .param/l "andi" 0 4 8, C4<001100>;
P_000001736e1727d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001736e172808 .param/l "bne" 0 4 10, C4<000101>;
P_000001736e172840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001736e172878 .param/l "j" 0 4 12, C4<000010>;
P_000001736e1728b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001736e1728e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001736e172920 .param/l "lw" 0 4 8, C4<100011>;
P_000001736e172958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001736e172990 .param/l "or_" 0 4 5, C4<100101>;
P_000001736e1729c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001736e172a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001736e172a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001736e172a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001736e172aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001736e172ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001736e172b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001736e172b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001736e172b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001736e172bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001736e172bf8 .param/l "xori" 0 4 8, C4<001110>;
v000001736e172060_0 .var "PCsrc", 0 0;
v000001736e1713e0_0 .net "funct", 5 0, L_000001736e1bdf90;  alias, 1 drivers
v000001736e171660_0 .net "opcode", 5 0, L_000001736e174e70;  alias, 1 drivers
v000001736e1722e0_0 .net "operand1", 31 0, L_000001736e172f30;  alias, 1 drivers
v000001736e170da0_0 .net "operand2", 31 0, L_000001736e1d4060;  alias, 1 drivers
v000001736e170e40_0 .net "rst", 0 0, v000001736e1746f0_0;  alias, 1 drivers
E_000001736e101c40/0 .event anyedge, v000001736e0fa1f0_0, v000001736e0f8e90_0, v000001736e171c00_0, v000001736e0f9bb0_0;
E_000001736e101c40/1 .event anyedge, v000001736e0f9ed0_0;
E_000001736e101c40 .event/or E_000001736e101c40/0, E_000001736e101c40/1;
S_000001736e076c50 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001736e171d40 .array "DataMem", 2047 0, 31 0;
v000001736e1710c0_0 .net "address", 31 0, v000001736e171fc0_0;  alias, 1 drivers
v000001736e171980_0 .net "clock", 0 0, L_000001736e173320;  1 drivers
v000001736e171480_0 .net "data", 31 0, L_000001736e173160;  alias, 1 drivers
v000001736e171160_0 .var/i "i", 31 0;
v000001736e171ca0_0 .var "q", 31 0;
v000001736e171de0_0 .net "rden", 0 0, v000001736e0f8d50_0;  alias, 1 drivers
v000001736e171e80_0 .net "wren", 0 0, v000001736e0f9d90_0;  alias, 1 drivers
E_000001736e102480 .event posedge, v000001736e171980_0;
S_000001736e173c50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001736e096a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001736e101dc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001736e1721a0_0 .net "PCin", 31 0, L_000001736e1be670;  alias, 1 drivers
v000001736e172380_0 .var "PCout", 31 0;
v000001736e172420_0 .net "clk", 0 0, L_000001736e173860;  alias, 1 drivers
v000001736e1706c0_0 .net "rst", 0 0, v000001736e1746f0_0;  alias, 1 drivers
    .scope S_000001736e076ac0;
T_0 ;
    %wait E_000001736e101c40;
    %load/vec4 v000001736e170e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001736e172060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001736e171660_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001736e1722e0_0;
    %load/vec4 v000001736e170da0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001736e171660_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001736e1722e0_0;
    %load/vec4 v000001736e170da0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001736e171660_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001736e171660_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001736e171660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001736e1713e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001736e172060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001736e173c50;
T_1 ;
    %wait E_000001736e100f80;
    %load/vec4 v000001736e1706c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001736e172380_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001736e1721a0_0;
    %assign/vec4 v000001736e172380_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001736e095240;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001736e0f8fd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001736e0f8fd0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001736e0f8fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %load/vec4 v000001736e0f8fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001736e0f8fd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e0f9a70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001736e0950b0;
T_3 ;
    %wait E_000001736e101500;
    %load/vec4 v000001736e0fa1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001736e0fa150_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001736e0f9d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001736e0f9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001736e0f8d50_0, 0;
    %assign/vec4 v000001736e0fa6f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001736e0fa150_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001736e0f9930_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001736e0f99d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001736e0fa0b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001736e0f9d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001736e0f9b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001736e0f8d50_0, 0, 1;
    %store/vec4 v000001736e0fa6f0_0, 0, 1;
    %load/vec4 v000001736e0f8e90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa150_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %load/vec4 v000001736e0f9ed0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001736e0fa6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f8d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0fa0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f9b10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f9d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001736e0f99d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001736e0f9930_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001736e07f450;
T_4 ;
    %wait E_000001736e100f80;
    %fork t_1, S_000001736e07f5e0;
    %jmp t_0;
    .scope S_000001736e07f5e0;
t_1 ;
    %load/vec4 v000001736e171200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001736e0f94d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001736e0f94d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001736e0f94d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171f20, 0, 4;
    %load/vec4 v000001736e0f94d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001736e0f94d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001736e171340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001736e172100_0;
    %load/vec4 v000001736e170bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171f20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001736e07f450;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001736e07f450;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001736e170f80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001736e170f80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001736e170f80_0;
    %ix/getv/s 4, v000001736e170f80_0;
    %load/vec4a v000001736e171f20, 4;
    %ix/getv/s 4, v000001736e170f80_0;
    %load/vec4a v000001736e171f20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001736e170f80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001736e170f80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001736e0b05a0;
T_6 ;
    %wait E_000001736e101bc0;
    %load/vec4 v000001736e172560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %add;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %sub;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %and;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %or;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %xor;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %or;
    %inv;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001736e172240_0;
    %load/vec4 v000001736e170800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001736e170800_0;
    %load/vec4 v000001736e172240_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001736e172240_0;
    %ix/getv 4, v000001736e170800_0;
    %shiftl 4;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001736e172240_0;
    %ix/getv 4, v000001736e170800_0;
    %shiftr 4;
    %assign/vec4 v000001736e171fc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001736e076c50;
T_7 ;
    %wait E_000001736e102480;
    %load/vec4 v000001736e171de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001736e1710c0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001736e171d40, 4;
    %assign/vec4 v000001736e171ca0_0, 0;
T_7.0 ;
    %load/vec4 v000001736e171e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001736e171480_0;
    %ix/getv 3, v000001736e1710c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001736e076c50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001736e171160_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001736e171160_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001736e171160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %load/vec4 v000001736e171160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001736e171160_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001736e171d40, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001736e076c50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001736e171160_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001736e171160_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001736e171160_0;
    %load/vec4a v000001736e171d40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001736e171160_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001736e171160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001736e171160_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001736e096a00;
T_10 ;
    %wait E_000001736e100f80;
    %load/vec4 v000001736e175410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001736e1745b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001736e1745b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001736e1745b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001736e0f41c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736e174d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736e1746f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001736e0f41c0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001736e174d30_0;
    %inv;
    %assign/vec4 v000001736e174d30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001736e0f41c0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001736e1746f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736e1746f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001736e175550_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
