<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft2d_top due to Loop_l_transp_mid_pr with non-FIFO I/O" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:32.906+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:32.883+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:30.610+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:29.994+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:29.958+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:28.021+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:20.060+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:20.025+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft&lt;configuration>.1' to 'fft_configuration_1'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.989+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.921+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.824+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.761+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.745+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft&lt;configuration>' to 'fft_configuration_s'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.720+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.701+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:19.650+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:93:38)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:18.779+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:85:38)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:18.113+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:142:19)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:18.108+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:168:19)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:18.091+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:180:19)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.981+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:57)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.969+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:20:37)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.938+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:36:37)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.918+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:57)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.903+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:20:37)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.861+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:36:37)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.849+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::fft&lt;configuration>' to 'fft&lt;configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.834+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::fft&lt;configuration>.1' to 'fft&lt;configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:17.825+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:15.322+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:15.298+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:57)." projectName="proj" solutionName="solution1" date="2020-05-01T00:15:14.759+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp" projectName="proj" solutionName="solution1" date="2020-05-01T00:15:10.381+0300" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:81:22" projectName="proj" solutionName="solution1" date="2020-05-01T00:14:55.063+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:&#xA;In file included from fft2d_top.cpp:5:&#xA;In file included from ./fft2d_top.h:3:&#xA;In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:&#xA;In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:&#xA;/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xA;        ^&#xA;1 warning generated." projectName="proj" solutionName="solution1" date="2020-05-01T00:14:55.058+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from fft2d_top.cpp:5:&#xA;In file included from ./fft2d_top.h:3:&#xA;In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:&#xA;In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:&#xA;/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xA;        ^&#xA;1 warning generated." projectName="proj" solutionName="solution1" date="2020-05-01T00:14:49.471+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set xk_group [add_wave_group xk(axis) -into $coutputgroup]&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TREADY -into $xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TVALID -into $xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TLAST -into $xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xk_TDATA -into $xk_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set xn_group [add_wave_group xn(axis) -into $cinputgroup]&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TREADY -into $xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TVALID -into $xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TLAST -into $xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/xn_TDATA -into $xn_group -radix hex&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_fft2d_top_top/AESL_inst_fft2d_top/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_fft2d_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/ap_c_n_tvin_trans_num_xn_data -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/ap_c_n_tvin_trans_num_xn_last -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/ap_c_n_tvout_trans_num_xk_data -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/ap_c_n_tvout_trans_num_xk_last -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/LENGTH_xn_data -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/LENGTH_xn_last -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/LENGTH_xk_data -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_fft2d_top_top/LENGTH_xk_last -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_xk_group [add_wave_group xk(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_fft2d_top_top/xk_TREADY -into $tb_xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xk_TVALID -into $tb_xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xk_TLAST -into $tb_xk_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xk_TDATA -into $tb_xk_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_xn_group [add_wave_group xn(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_fft2d_top_top/xn_TREADY -into $tb_xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xn_TVALID -into $tb_xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xn_TLAST -into $tb_xn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fft2d_top_top/xn_TDATA -into $tb_xn_group -radix hex&#xA;## save_wave_config fft2d_top.wcfg&#xA;## run all&#xA;Note: simulation done!&#xA;Time: 130823750 ps  Iteration: 1  Process: /apatb_fft2d_top_top/generate_sim_done_proc  File: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 130823750 ps  Iteration: 1  Process: /apatb_fft2d_top_top/generate_sim_done_proc  File: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/fft2d_top.autotb.vhd&#xA;$finish called at time : 130823750 ps&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:51 . Memory (MB): peak = 1523.805 ; gain = 72.004 ; free physical = 330 ; free virtual = 83742&#xA;## quit" projectName="proj" solutionName="solution1" date="2020-05-01T00:22:55.800+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily=&quot;zynqupl...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=33...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily=&quot;zynqupl...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]&#xA;Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.dpm [\dpm(c_xdevicefamily=&quot;zynquplus&quot;...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_busy [\r22_busy(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;10010000000010010000...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily=&quot;...]&#xA;Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init=&quot;10101110&quot;)(0,7)\]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture fdr_v of entity unisim.FDR [fdr_default]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_d [\xfft_v9_1_2_d(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.norm_zero_det [\norm_zero_det(data_width=8,regi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=33)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=33,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=12)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=6)\]&#xA;Compiling architecture synth of entity floating_point_v7_0_16.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_0_16.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_fp [\xfft_v9_1_2_fp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_viv [\xfft_v9_1_2_viv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2 [\xfft_v9_1_2(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture fft_configuration_s_core_arch of entity xil_defaultlib.fft_configuration_s_core [fft_configuration_s_core_default]&#xA;Compiling architecture arch of entity xil_defaultlib.fft_configuration_s [fft_configuration_s_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_1_Loop_2_proc2 [fft1d_1_loop_2_proc2_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_shiftReg [fifo_w8_d2_a_shiftreg_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A [\fifo_w8_d2_A(1,8)\]&#xA;Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A [\fifo_w64_d32_A(1,5)\]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_U0_shiftReg [start_for_fft_configuration_u0_s...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_U0 [\start_for_fft_configuration_U0(...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_1_Loop_2_proc2_U0_shiftReg [start_for_fft1d_1_loop_2_proc2_u...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_1_Loop_2_proc2_U0 [\start_for_fft1d_1_Loop_2_proc2_...]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_1 [fft1d_1_default]&#xA;Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x [\fifo_w64_d32_A_x(1,5)\]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_f1d_row_proc2 [loop_l_f1d_row_proc2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_transp_mid_pr [loop_l_transp_mid_pr_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_0_Block_codeRe [fft1d_0_block_codere_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_0_Loop_1_proc2 [fft1d_0_loop_1_proc2_default]&#xA;Compiling architecture fft_configuration_1_core_arch of entity xil_defaultlib.fft_configuration_1_core [fft_configuration_1_core_default]&#xA;Compiling architecture arch of entity xil_defaultlib.fft_configuration_1 [fft_configuration_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_0_Loop_2_proc2 [fft1d_0_loop_2_proc2_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_x_shiftReg [fifo_w8_d2_a_x_shiftreg_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d2_A_x [\fifo_w8_d2_A_x(1,8)\]&#xA;Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x0 [\fifo_w64_d32_A_x0(1,5)\]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_1_U0_shiftReg [start_for_fft_configuration_1_u0...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft_configuration_1_U0 [\start_for_fft_configuration_1_U...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_0_Loop_2_proc2_U0_shiftReg [start_for_fft1d_0_loop_2_proc2_u...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_fft1d_0_Loop_2_proc2_U0 [\start_for_fft1d_0_Loop_2_proc2_...]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_0 [fft1d_0_default]&#xA;Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x1 [\fifo_w64_d32_A_x1(1,5)\]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_f1d_col_proc2 [loop_l_f1d_col_proc2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_transp_out_pr [loop_l_transp_out_pr_default]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_wr_o_fifo_pro [loop_l_wr_o_fifo_pro_default]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_wr_xk_proc29 [loop_l_wr_xk_proc29_default]&#xA;Compiling architecture arch of entity xil_defaultlib.fifo_w64_d32_A_x2 [\fifo_w64_d32_A_x2(1,5)\]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_f1d_row_proc2_U0_shiftReg [start_for_loop_l_f1d_row_proc2_u...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_f1d_row_proc2_U0 [\start_for_Loop_l_f1d_row_proc2_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_mid_pr_U0_shiftReg [start_for_loop_l_transp_mid_pr_u...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_mid_pr_U0 [\start_for_Loop_l_transp_mid_pr_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_out_pr_U0_shiftReg [start_for_loop_l_transp_out_pr_u...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_transp_out_pr_U0 [\start_for_Loop_l_transp_out_pr_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_wr_xk_proc29_U0_shiftReg [start_for_loop_l_wr_xk_proc29_u0...]&#xA;Compiling architecture rtl of entity xil_defaultlib.start_for_Loop_l_wr_xk_proc29_U0 [\start_for_Loop_l_wr_xk_proc29_U...]&#xA;Compiling architecture behav of entity xil_defaultlib.fft2d_top [fft2d_top_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_xn [aesl_axi_s_xn_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_xk [aesl_axi_s_xk_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_fft2d_top_top&#xA;Built simulation snapshot fft2d_top&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/sim/vhdl/xsim.dir/fft2d_top/webtalk/xsim_webtalk.tcl -notrace" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:53.502+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:38.597+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:38.533+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:38.478+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily=&quot;zynqupl...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.srl_fifo [\srl_fifo(c_width=1)\]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=31...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=3,...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=2,twi...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=32,bi_width=...]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:38.347+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:35.999+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:35.931+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:35.864+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'xfft_v9_1_2' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_configuration_1_core.vhd:186]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package xfft_v9_1_2.xfft_v9_1_2_viv_comp&#xA;Compiling package ieee.math_real&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package cmpy_v6_0_17.cmpy_v6_0_17_pkg&#xA;Compiling package floating_point_v7_0_16.floating_point_v7_0_16_consts&#xA;Compiling package floating_point_v7_0_16.floating_point_v7_0_16_exp_table...&#xA;Compiling package floating_point_v7_0_16.floating_point_v7_0_16_pkg&#xA;Compiling package xfft_v9_1_2.pkg&#xA;Compiling package xfft_v9_1_2.xfft_v9_1_2_axi_pkg&#xA;Compiling package axi_utils_v2_0_6.global_util_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_comps&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_pkg&#xA;Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp&#xA;Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp&#xA;Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg&#xA;Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy&#xA;Compiling package floating_point_v7_0_16.floating_point_v7_0_16_viv_comp&#xA;Compiling package floating_point_v7_0_16.flt_utils&#xA;Compiling package xfft_v9_1_2.quarter_sin_tw_table&#xA;Compiling package xfft_v9_1_2.quarter2_sin_tw_table&#xA;Compiling package xpm.vcomponents&#xA;Compiling package floating_point_v7_0_16.vt2mutils&#xA;Compiling package floating_point_v7_0_16.vt2mcomps&#xA;Compiling module work.glbl&#xA;Compiling architecture rtl of entity xil_defaultlib.fft2d_top_arr1_memcore_ram [\fft2d_top_arr1_memcore_ram(1,9)...]&#xA;Compiling architecture arch of entity xil_defaultlib.fft2d_top_arr1_memcore [fft2d_top_arr1_memcore_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fft2d_top_arr1 [\fft2d_top_arr1(addressrange=102...]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_l_rd_xn_proc23 [loop_l_rd_xn_proc23_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_1_Block_codeRe [fft1d_1_block_codere_default]&#xA;Compiling architecture behav of entity xil_defaultlib.fft1d_1_Loop_1_proc1 [fft1d_1_loop_1_proc1_default]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=7,has_uvprot...]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=7,has_uvpro...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]&#xA;Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper [\axi_wrapper(c_nfft_max=5,c_arch...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;00000000000000000000...]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.subtracter [\subtracter(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=9)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay_s [\delay_s(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=4,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=4,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=16)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=2)\]&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=6,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27)\]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=24,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=28,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=29)\]&#xA;Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_0_16.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture fd_v of entity unisim.FD [fd_default]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=28...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init=&quot;11001010&quot;)(0,7)\]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]&#xA;Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]&#xA;Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=29...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]&#xA;Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]&#xA;Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily=&quot;zynquplu...]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111111000000001111...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=4,twi...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,a_input=&quot;CASCAD...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel=&quot;AD...]&#xA;Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=29,bi_width=...]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:35.732+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'xfft_v9_1_2' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_configuration_s_core.vhd:186]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:05.809+0300" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;in get_registers &quot; [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:05.757+0300" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;in get_registers &quot; [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]" projectName="proj" solutionName="solution1" date="2020-05-01T00:19:04.773+0300" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="proj" solutionName="solution1" date="2020-05-01T00:18:36.998+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 4301.953 ; gain = 1636.941 ; free physical = 471 ; free virtual = 82168&#xA;Contents of report file './report/fft2d_top_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-----------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date              : Fri May  1 00:29:59 2020&#xA;| Host              : erhan-G3-3779 running 64-bit Ubuntu 18.04.4 LTS&#xA;| Command           : report_timing_summary -file ./report/fft2d_top_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu7ev-ffvc1156&#xA;| Speed File        : -2  PRODUCTION 1.25 05-09-2019&#xA;| Temperature Grade : E&#xA;-----------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 67 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 67 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 1.250}        2.500           400.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.778ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK&#xA;                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        1.712ns  (logic 1.340ns (78.271%)  route 0.372ns (21.729%))&#xA;  Logic Levels:           1  (LUT3=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ap_clk&#xA;                         URAM288                                      r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         URAM288 (Prop_URAM288_CLK_DOUT_A[19])&#xA;                                                      1.250     1.250 r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/DOUT_A[19]&#xA;                         net (fo=1, unplaced)         0.324     1.574    bd_0_i/hls_inst/U0/arr0_U/buf_q0[1]_1[19]&#xA;                         LUT3 (Prop_LUT3_I0_O)        0.090     1.664 r  bd_0_i/hls_inst/U0/arr0_U/tmp_4_reg_220[19]_i_1/O&#xA;                         net (fo=1, unplaced)         0.048     1.712    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/arr0_q0[19]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     2.500     2.500 r  &#xA;                                                      0.000     2.500 r  ap_clk (IN)&#xA;                         net (fo=14028, unset)        0.000     2.500    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/C&#xA;                         clock pessimism              0.000     2.500    &#xA;                         clock uncertainty           -0.035     2.465    &#xA;                         FDRE (Setup_FDRE_C_D)        0.025     2.490    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]&#xA;  -------------------------------------------------------------------&#xA;                         required time                          2.490    &#xA;                         arrival time                          -1.712    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.778    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.054ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2&#xA;                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))&#xA;  Logic Levels:           0  &#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/Q&#xA;                         net (fo=32, unplaced)        0.078     0.116    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2&#xA;                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK&#xA;                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK&#xA;                         clock pessimism              0.000     0.000    &#xA;                         RAMD64E (Hold_RAMD64E_CLK_WADR2)&#xA;                                                      0.062     0.062    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.062    &#xA;                         arrival time                           0.116    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.054    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 1.250 }&#xA;Period(ns):         2.500&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     URAM288/CLK  n/a            2.000         2.500       0.500                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK&#xA;Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK&#xA;High Pulse Width  Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (10 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 230400 460800 1728 624 0 96&#xA;HLS EXTRACTION: synth area_current: 0 7138 11383 32 24 0 1330 0 4 96&#xA;HLS EXTRACTION: generated /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/report/vhdl/fft2d_top_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xA;Project:             proj&#xA;Solution:            solution1&#xA;Device target:       xczu7ev-ffvc1156-2-e&#xA;Report date:         Fri May 01 00:29:59 +03 2020&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:           7138&#xA;FF:           11383&#xA;DSP:             32&#xA;BRAM:            24&#xA;SRL:           1330&#xA;URAM:             4&#xA;#=== Final timing ===&#xA;CP required:    2.500&#xA;CP achieved post-synthesis:    2.000&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/report/vhdl/fft2d_top_export.rpt" projectName="proj" solutionName="solution1" date="2020-05-01T00:29:59.736+0300" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="proj" solutionName="solution1" date="2020-05-01T00:28:38.220+0300" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 927 ; free virtual = 83130&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2905.414 ; gain = 541.324 ; free physical = 330 ; free virtual = 82541&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2905.414 ; gain = 541.324 ; free physical = 330 ; free virtual = 82541&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2915.430 ; gain = 551.340 ; free physical = 329 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    67|&#xA;|2     |  bd_0_i |bd_0   |    67|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2929.305 ; gain = 482.375 ; free physical = 369 ; free virtual = 82580&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.312 ; gain = 565.215 ; free physical = 369 ; free virtual = 82580" projectName="proj" solutionName="solution1" date="2020-05-01T00:28:38.215+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'fft_configuration_s_core'" projectName="proj" solutionName="solution1" date="2020-05-01T00:23:51.424+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'cyclic_prefix_insertion' from 'false' to '0' has been ignored for IP 'fft_configuration_s_core'" projectName="proj" solutionName="solution1" date="2020-05-01T00:23:51.412+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'fft_configuration_1_core'" projectName="proj" solutionName="solution1" date="2020-05-01T00:23:50.360+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'cyclic_prefix_insertion' from 'false' to '0' has been ignored for IP 'fft_configuration_1_core'" projectName="proj" solutionName="solution1" date="2020-05-01T00:23:50.349+0300" type="Warning"/>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="proj" solutionName="solution1" date="2020-05-01T00:23:38.998+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
