// Seed: 3733789480
module module_0;
  localparam id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  uwire id_3 = (1);
  wire  id_4 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  wor   id_1
);
  final begin : LABEL_0
    id_0 <= id_1;
    begin : LABEL_1
      if (1);
      else id_0 <= -1'b0 & -1;
    end
    id_0 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input wand id_6
);
  assign id_4 = 1;
  assign id_0 = id_5;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
