// Seed: 141909741
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_3[1] = 1 || id_6;
endmodule
