

================================================================
== Vivado HLS Report for 'NCO2'
================================================================
* Date:           Mon Jun 12 14:50:39 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        NCO_key2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.21|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    685|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     11|   3975|   5026|
|Memory           |       12|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     78|
|Register         |        -|      -|    301|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       12|     11|   4276|   5789|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       10|     13|     12|     32|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |NCO2_AXILiteS_s_axi_U    |NCO2_AXILiteS_s_axi   |        0|      0|   104|   152|
    |NCO2_ddiv_64ns_64cud_U1  |NCO2_ddiv_64ns_64cud  |        0|      0|  3211|  3658|
    |NCO2_dmul_64ns_64bkb_U0  |NCO2_dmul_64ns_64bkb  |        0|     11|   317|   578|
    |NCO2_sitodp_32ns_dEe_U2  |NCO2_sitodp_32ns_dEe  |        0|      0|   343|   638|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     11|  3975|  5026|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |sine_V_U  |NCO2_sine_V  |       12|  0|   0|  8192|   23|     1|       188416|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |Total     |             |       12|  0|   0|  8192|   23|     1|       188416|
    +----------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_177_p2    |     +    |      0|  0|   12|          11|          12|
    |tmp_2_fu_269_p2        |     +    |      0|  0|   32|          32|          32|
    |tmp_2_i_i_fu_191_p2    |     -    |      0|  0|   11|          10|          11|
    |tmp_5_i_i_fu_221_p2    |   lshr   |      0|  0|  157|          53|          53|
    |result_V_fu_255_p3     |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_201_p3  |  select  |      0|  0|   12|           1|          12|
    |tmp_7_i_i_fu_227_p2    |    shl   |      0|  0|  429|         136|         136|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  685|         244|         288|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  78|         46|    1|         46|
    +-----------+----+-----------+-----+-----------+
    |Total      |  78|         46|    1|         46|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |accumulator_V             |  32|   0|   32|          0|
    |ap_CS_fsm                 |  45|   0|   45|          0|
    |freqControl_assign_fu_68  |  32|   0|   32|          0|
    |tmp_1_reg_301             |  64|   0|   64|          0|
    |tmp_s_reg_296             |  64|   0|   64|          0|
    |val_assign_reg_311        |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 301|   0|  301|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |     NCO2     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     NCO2     | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

