# FFVDD-Project
Architectural design of data router in verilog
