// Seed: 1775275462
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output tri1 id_2
);
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output wand id_0,
    output wand id_1,
    input supply1 _id_2,
    input supply0 id_3
);
  logic [(  -1  ==  1 'b0 )  -  1 'h0 : id_2] id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
endmodule
module module_0 #(
    parameter id_6 = 32'd17
) (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    inout wand id_4,
    input tri1 id_5,
    input supply0 _id_6,
    input wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri id_22,
    input tri id_23,
    input supply0 id_24,
    output logic id_25,
    output supply1 id_26
);
  always @(posedge -1'b0) id_25 = id_5;
  wire id_28;
  assign id_4 = id_19;
  module_0 modCall_1 (
      id_20,
      id_26,
      id_10
  );
  assign modCall_1.id_2 = 0;
  wire [-1 'b0 !=  id_6 : -1] module_2;
endmodule
