;redcode
;assert 1
	SPL 0, #-82
	SPL 100, #802
	SPL 100, #802
	SPL 390, 693
	MOV @-807, <-25
	MOV @-807, <-25
	MOV @-807, <-25
	MOV <-601, <-20
	MOV <-601, <-20
	DJN -1, @-20
	DJN -1, @-20
	DAT #10, #-9
	SUB -3, 1
	ADD 10, -9
	SPL @9, <90
	SPL @9, <90
	SLT @127, -109
	JMP @172, #200
	DJN 121, -0
	DJN 121, -0
	MOV <-601, <-20
	ADD 10, -9
	MOV <-601, <-20
	SPL 100, #802
	SPL 100, #802
	ADD @121, 103
	SLT 121, -0
	SUB 12, @-10
	JMP 12, <-10
	JMP <121, 136
	JMN 100, #802
	ADD #10, 2
	JMN 100, #802
	SPL 100, #802
	SUB 100, 99
	MOV 121, -0
	JMP -3, #1
	SUB 1, 26
	JMZ 10, -9
	SUB 100, 99
	JMP -60, #2
	SUB 100, 99
	SPL 100, #802
	MOV @-807, <-25
	ADD #172, @200
	JMP -60, #2
	SPL 100, #802
	MOV <-601, <-20
	SPL 0, #-82
	SPL 100, #802
	SPL 100, #802
	SPL 390, 693
	MOV @-807, <-25
	MOV @-807, <-25
