Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun May 4 09:20:34 2025
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Lab/Lab4_caravel_fir/lab-caravel_fir/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (60)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.622        0.000                      0                  863        0.137        0.000                      0                  863       11.250        0.000                       0                   421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i           14.622        0.000                      0                  863        0.137        0.000                      0                  863       11.250        0.000                       0                   421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       14.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 8.142ns (79.498%)  route 2.100ns (20.502%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir0/inst_fir/mac_result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir0/inst_fir/mac_result0_carry__0_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir0/inst_fir/mac_result0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir0/inst_fir/mac_result0_carry__1_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir0/inst_fir/mac_result_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir0/inst_fir/mac_result_carry__5_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir0/inst_fir/mac_result_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir0/inst_fir/mac_result_carry__5_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.781 r  fir0/inst_fir/mac_result_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    12.399    fir0/inst_fir/mac_result[31]
                                                                      r  fir0/inst_fir/res_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    12.698 r  fir0/inst_fir/res_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.698    fir0/inst_fir/res_r[31]_i_2_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[31]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[31]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.739ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 8.025ns (79.261%)  route 2.100ns (20.739%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir0/inst_fir/mac_result0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir0/inst_fir/mac_result0_carry__0_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir0/inst_fir/mac_result_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir0/inst_fir/mac_result_carry__4_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir0/inst_fir/mac_result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir0/inst_fir/mac_result_carry__4_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.664 r  fir0/inst_fir/mac_result_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    12.282    fir0/inst_fir/mac_result[27]
                                                                      r  fir0/inst_fir/res_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    12.581 r  fir0/inst_fir/res_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.581    fir0/inst_fir/res_r[27]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[27]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[27]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 14.739    

Slack (MET) :             14.861ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 8.069ns (80.668%)  route 1.934ns (19.332%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir0/inst_fir/mac_result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir0/inst_fir/mac_result0_carry__0_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir0/inst_fir/mac_result0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir0/inst_fir/mac_result0_carry__1_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir0/inst_fir/mac_result_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir0/inst_fir/mac_result_carry__5_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir0/inst_fir/mac_result_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir0/inst_fir/mac_result_carry__5_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.706 r  fir0/inst_fir/mac_result_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    12.158    fir0/inst_fir/mac_result[30]
                                                                      r  fir0/inst_fir/res_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    12.459 r  fir0/inst_fir/res_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.459    fir0/inst_fir/res_r[30]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[30]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[30]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                 14.861    

Slack (MET) :             14.915ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 8.155ns (81.970%)  route 1.794ns (18.030%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir0/inst_fir/mac_result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir0/inst_fir/mac_result0_carry__0_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir0/inst_fir/mac_result0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir0/inst_fir/mac_result0_carry__1_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir0/inst_fir/mac_result_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir0/inst_fir/mac_result_carry__5_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir0/inst_fir/mac_result_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir0/inst_fir/mac_result_carry__5_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.787 r  fir0/inst_fir/mac_result_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    12.099    fir0/inst_fir/mac_result[29]
                                                                      r  fir0/inst_fir/res_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    12.405 r  fir0/inst_fir/res_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.405    fir0/inst_fir/res_r[29]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[29]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[29]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                 14.915    

Slack (MET) :             14.961ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 7.812ns (78.887%)  route 2.091ns (21.113%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir0/inst_fir/mac_result0_carry/O[3]
                         net (fo=1, unplaced)         0.618    10.420    fir0/inst_fir/mac_result0_carry_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.727 r  fir0/inst_fir/mac_result_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.727    fir0/inst_fir/mac_result_carry__3_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.103 r  fir0/inst_fir/mac_result_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.103    fir0/inst_fir/mac_result_carry__3_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.434 r  fir0/inst_fir/mac_result_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    12.052    fir0/inst_fir/mac_result[23]
                                                                      r  fir0/inst_fir/res_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.359 r  fir0/inst_fir/res_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.359    fir0/inst_fir/res_r[23]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[23]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[23]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 14.961    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 7.952ns (80.439%)  route 1.934ns (19.561%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir0/inst_fir/mac_result0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir0/inst_fir/mac_result0_carry__0_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir0/inst_fir/mac_result_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir0/inst_fir/mac_result_carry__4_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir0/inst_fir/mac_result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir0/inst_fir/mac_result_carry__4_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.589 r  fir0/inst_fir/mac_result_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    12.041    fir0/inst_fir/mac_result[26]
                                                                      r  fir0/inst_fir/res_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    12.342 r  fir0/inst_fir/res_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.342    fir0/inst_fir/res_r[26]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[26]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[26]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             15.032ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 8.038ns (81.756%)  route 1.794ns (18.244%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir0/inst_fir/mac_result0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir0/inst_fir/mac_result0_carry__0_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir0/inst_fir/mac_result_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir0/inst_fir/mac_result_carry__4_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir0/inst_fir/mac_result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir0/inst_fir/mac_result_carry__4_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.670 r  fir0/inst_fir/mac_result_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    11.982    fir0/inst_fir/mac_result[25]
                                                                      r  fir0/inst_fir/res_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    12.288 r  fir0/inst_fir/res_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.288    fir0/inst_fir/res_r[25]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[25]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[25]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                 15.032    

Slack (MET) :             15.040ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 8.031ns (81.751%)  route 1.793ns (18.249%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir0/inst_fir/mac_result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir0/inst_fir/mac_result0_carry__0_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir0/inst_fir/mac_result0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.767    fir0/inst_fir/mac_result0_carry__1_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.074 r  fir0/inst_fir/mac_result_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.074    fir0/inst_fir/mac_result_carry__5_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.450 r  fir0/inst_fir/mac_result_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.450    fir0/inst_fir/mac_result_carry__5_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.682 r  fir0/inst_fir/mac_result_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    11.993    fir0/inst_fir/mac_result[28]
                                                                      r  fir0/inst_fir/res_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.287    12.280 r  fir0/inst_fir/res_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.280    fir0/inst_fir/res_r[28]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[28]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[28]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 15.040    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 7.914ns (81.531%)  route 1.793ns (18.469%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir0/inst_fir/mac_result0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir0/inst_fir/mac_result0_carry_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir0/inst_fir/mac_result0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.650    fir0/inst_fir/mac_result0_carry__0_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.957 r  fir0/inst_fir/mac_result_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.957    fir0/inst_fir/mac_result_carry__4_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.333 r  fir0/inst_fir/mac_result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.333    fir0/inst_fir/mac_result_carry__4_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.565 r  fir0/inst_fir/mac_result_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    11.876    fir0/inst_fir/mac_result[24]
                                                                      r  fir0/inst_fir/res_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.287    12.163 r  fir0/inst_fir/res_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.163    fir0/inst_fir/res_r[24]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[24]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[24]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 fir0/inst_fir/mac_result0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/inst_fir/res_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 7.723ns (80.050%)  route 1.925ns (19.950%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir0/inst_fir/mac_result0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir0/inst_fir/mac_result0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir0/inst_fir/mac_result0__0_n_106
                                                                      r  fir0/inst_fir/mac_result0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir0/inst_fir/mac_result0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir0/inst_fir/mac_result0__1_n_105
                                                                      r  fir0/inst_fir/mac_result0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir0/inst_fir/mac_result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir0/inst_fir/mac_result0_carry_i_3_n_0
                                                                      r  fir0/inst_fir/mac_result0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir0/inst_fir/mac_result0_carry/O[3]
                         net (fo=1, unplaced)         0.618    10.420    fir0/inst_fir/mac_result0_carry_n_4
                                                                      r  fir0/inst_fir/mac_result_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.727 r  fir0/inst_fir/mac_result_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.727    fir0/inst_fir/mac_result_carry__3_i_1_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.103 r  fir0/inst_fir/mac_result_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.103    fir0/inst_fir/mac_result_carry__3_n_0
                                                                      r  fir0/inst_fir/mac_result_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.359 r  fir0/inst_fir/mac_result_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    11.811    fir0/inst_fir/mac_result[22]
                                                                      r  fir0/inst_fir/res_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    12.104 r  fir0/inst_fir/res_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    12.104    fir0/inst_fir/res_r[22]_i_1_n_0
                         FDCE                                         r  fir0/inst_fir/res_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439    27.128    fir0/inst_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/inst_fir/res_r_reg[22]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDCE (Setup_fdce_C_D)        0.044    27.320    fir0/inst_fir/res_r_reg[22]
  -------------------------------------------------------------------
                         required time                         27.320    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                 15.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][0]
                                                                      r  fir0/inst_fir/axilr_data_r[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[0]
                         FDCE                                         r  fir0/axilr_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][10]
                                                                      r  fir0/inst_fir/axilr_data_r[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[10]
                         FDCE                                         r  fir0/axilr_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[11]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][11]
                                                                      r  fir0/inst_fir/axilr_data_r[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[11]
                         FDCE                                         r  fir0/axilr_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[12]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][12]
                                                                      r  fir0/inst_fir/axilr_data_r[12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[12]
                         FDCE                                         r  fir0/axilr_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[13]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][13]
                                                                      r  fir0/inst_fir/axilr_data_r[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[13]
                         FDCE                                         r  fir0/axilr_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[14]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][14]
                                                                      r  fir0/inst_fir/axilr_data_r[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[14]
                         FDCE                                         r  fir0/axilr_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[15]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][15]
                                                                      r  fir0/inst_fir/axilr_data_r[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[15]
                         FDCE                                         r  fir0/axilr_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[16]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][16]
                                                                      r  fir0/inst_fir/axilr_data_r[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[16]
                         FDCE                                         r  fir0/axilr_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[17]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][17]
                                                                      r  fir0/inst_fir/axilr_data_r[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[17]
                         FDCE                                         r  fir0/axilr_data_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fir0/axilr_data_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir0/axilr_data_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/axilr_data_r_reg[18]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir0/inst_fir/wbs_dat_o_reg[31][18]
                                                                      r  fir0/inst_fir/axilr_data_r[18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  fir0/inst_fir/axilr_data_r[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    fir0/axilr_data_w[18]
                         FDCE                                         r  fir0/axilr_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/axilr_data_r_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir0/axilr_data_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               count_r_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               fir0/data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.978ns (60.389%)  route 2.609ns (39.611%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0_n_0
                                                                      r  wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.509 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     3.029    fir0/wbs_dat_o[0]
                                                                      r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.153 r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.953    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.588 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.588    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[29]
                                                                      r  wbs_adr_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=33, unplaced)        0.337     0.538    fir0/wbs_adr_i_IBUF[17]
                                                                      r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_o_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[0]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[0]
                                                                      r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[10]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[10]
                                                                      r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[11]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[11]
                                                                      r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[12]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[12]
                                                                      r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[13]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[13]
                                                                      r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[14]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[14]
                                                                      r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[15]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[15]
                                                                      r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[16]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[16]
                                                                      r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[17]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[17]
                                                                      r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 3.407ns (67.970%)  route 1.606ns (32.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_r_reg[18]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir0/Q[18]
                                                                      r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.035 r  fir0/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.835    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.470 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.470    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir0/wbs_ack_o_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_ack_o_reg/Q
                         net (fo=1, unplaced)         0.131     0.956    fir0/wbs_ack_fir
                                                                      r  fir0/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  fir0/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.542    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[0]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[0]
                                                                      r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[10]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[10]
                                                                      r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[11]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[11]
                                                                      r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[12]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[12]
                                                                      r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[13]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[13]
                                                                      r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[14]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[14]
                                                                      r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[15]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[15]
                                                                      r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[16]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[16]
                                                                      r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir0/wbs_dat_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.114     0.678    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/wbs_dat_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir0/wbs_dat_o_reg[17]/Q
                         net (fo=1, unplaced)         0.198     1.023    fir0/wbs_dat_o_reg_n_0_[17]
                                                                      r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.121 r  fir0/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           715 Endpoints
Min Delay           715 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/FSM_onehot_axilw_state_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      r  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.943     2.838    fir0/wbs_adr_i[29]
                                                                      r  fir0/awaddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.962 f  fir0/awaddr[11]_i_1/O
                         net (fo=48, unplaced)        0.530     3.492    fir0/awvalid_w
                                                                      f  fir0/FSM_onehot_axilw_state_r[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.616 r  fir0/FSM_onehot_axilw_state_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.616    fir0/FSM_onehot_axilw_state_r[0]_i_1_n_0
                         FDPE                                         r  fir0/FSM_onehot_axilw_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir0/FSM_onehot_axilw_state_r_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/FSM_onehot_axilw_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.943     2.838    fir0/wbs_adr_i[29]
                                                                      f  fir0/awaddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  fir0/awaddr[11]_i_1/O
                         net (fo=48, unplaced)        0.530     3.492    fir0/awvalid_w
                                                                      r  fir0/FSM_onehot_axilw_state_r[1]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.616 r  fir0/FSM_onehot_axilw_state_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.616    fir0/FSM_onehot_axilw_state_r[1]_i_1_n_0
                         FDCE                                         r  fir0/FSM_onehot_axilw_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/FSM_onehot_axilw_state_r_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[4]/C

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            fir0/araddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.344ns (37.155%)  route 2.273ns (62.845%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir0/wbs_adr_i_IBUF[19]
                                                                      f  fir0/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir0/RAM_reg_0_i_4/O
                         net (fo=9, unplaced)         0.490     2.385    fir0/wbs_adr_i[29]
                                                                      f  fir0/FSM_sequential_axilr_state_r[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.509 r  fir0/FSM_sequential_axilr_state_r[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.969    fir0/FSM_sequential_axilr_state_r[0]_i_2_n_0
                                                                      r  fir0/araddr[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.093 r  fir0/araddr[11]_i_1/O
                         net (fo=13, unplaced)        0.523     3.616    fir0/araddr[11]_i_1_n_0
                         FDCE                                         r  fir0/araddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.439     2.128    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/araddr_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  count_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_r_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  count_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_r_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  count_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_r_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  count_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_r_reg[3]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_axilw_state_r_reg[0]/PRE
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDPE                                         f  fir0/FSM_onehot_axilw_state_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir0/FSM_onehot_axilw_state_r_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_axilw_state_r_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDCE                                         f  fir0/FSM_onehot_axilw_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/FSM_onehot_axilw_state_r_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_axilw_state_r_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDCE                                         f  fir0/FSM_onehot_axilw_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/FSM_onehot_axilw_state_r_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_sm_state_r_reg[0]/PRE
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDPE                                         f  fir0/FSM_onehot_sm_state_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir0/FSM_onehot_sm_state_r_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_sm_state_r_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDCE                                         f  fir0/FSM_onehot_sm_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/FSM_onehot_sm_state_r_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir0/FSM_onehot_sm_state_r_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=316, unplaced)       0.337     0.538    fir0/wb_rst_i_IBUF
                         FDCE                                         f  fir0/FSM_onehot_sm_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=423, unplaced)       0.259     1.032    fir0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir0/FSM_onehot_sm_state_r_reg[2]/C





