Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/decoder_3_8.vhd" in Library work.
Architecture behavioral of Entity decoder_3_8 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/mux_8_16.vhd" in Library work.
Entity <mux_8_16> compiled.
Entity <mux_8_16> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/reg.vhd" in Library work.
Entity <reg> compiled.
Entity <reg> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_3_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_8_16> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <reg> in library <work> (Architecture <Behavioral>).
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <decoder_3_8> in library <work> (Architecture <behavioral>).
Entity <decoder_3_8> analyzed. Unit <decoder_3_8> generated.

Analyzing Entity <mux_8_16> in library <work> (Architecture <Behavioral>).
Entity <mux_8_16> analyzed. Unit <mux_8_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg16>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/reg16.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <decoder_3_8>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/decoder_3_8.vhd".
Unit <decoder_3_8> synthesized.


Synthesizing Unit <mux_8_16>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/mux_8_16.vhd".
Unit <mux_8_16> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/reg.vhd".
WARNING:Xst:1780 - Signal <src_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_src_mux_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <reg> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 16-bit register                                       : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg.ngr
Top Level Output File Name         : reg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 199
#      LUT4                        : 167
#      MUXF5                       : 32
# FlipFlops/Latches                : 112
#      FDE                         : 112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 26
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                       98  out of   5888     1%  
 Number of Slice Flip Flops:            112  out of  11776     0%  
 Number of 4 input LUTs:                167  out of  11776     1%  
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    372    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.694ns
   Maximum output required time after clock: 8.217ns
   Maximum combinational path delay: 9.228ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 560 / 224
-------------------------------------------------------------------------
Offset:              3.694ns (Levels of Logic = 2)
  Source:            load_in (PAD)
  Destination:       Reg07/Q_15 (FF)
  Destination Clock: Clk rising

  Data Path: load_in to Reg07/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.849   0.851  load_in_IBUF (load_in_IBUF)
     LUT4:I0->O           16   0.648   1.034  Reg07/Q_and00001 (Reg07/Q_and0000)
     FDE:CE                    0.312          Reg07/Q_0
    ----------------------------------------
    Total                      3.694ns (1.809ns logic, 1.885ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 288 / 32
-------------------------------------------------------------------------
Offset:              8.217ns (Levels of Logic = 4)
  Source:            Reg02/Q_15 (FF)
  Destination:       out_data_a<15> (PAD)
  Source Clock:      Clk rising

  Data Path: Reg02/Q_15 to out_data_a<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.667  Reg02/Q_15 (Reg02/Q_15)
     LUT4:I1->O            1   0.643   0.000  B_8_1_mux/Z<15>741 (B_8_1_mux/Z<15>741)
     MUXF5:I1->O           1   0.276   0.452  B_8_1_mux/Z<15>74_f5 (B_8_1_mux/Z<15>74)
     LUT4:I2->O            1   0.648   0.420  B_8_1_mux/Z<15>97 (out_data_b_15_OBUF)
     OBUF:I->O                 4.520          out_data_b_15_OBUF (out_data_b<15>)
    ----------------------------------------
    Total                      8.217ns (6.678ns logic, 1.539ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 288 / 32
-------------------------------------------------------------------------
Delay:               9.228ns (Levels of Logic = 5)
  Source:            add_a<2> (PAD)
  Destination:       out_data_a<15> (PAD)

  Data Path: add_a<2> to out_data_a<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.849   1.415  add_a_2_IBUF (add_a_2_IBUF)
     LUT4:I0->O            1   0.648   0.000  A_8_1_mux/Z<9>742 (A_8_1_mux/Z<9>742)
     MUXF5:I0->O           1   0.276   0.452  A_8_1_mux/Z<9>74_f5 (A_8_1_mux/Z<9>74)
     LUT4:I2->O            1   0.648   0.420  A_8_1_mux/Z<9>97 (out_data_a_9_OBUF)
     OBUF:I->O                 4.520          out_data_a_9_OBUF (out_data_a<9>)
    ----------------------------------------
    Total                      9.228ns (6.941ns logic, 2.287ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.83 secs
 
--> 

Total memory usage is 238132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

