INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment3.2/assignment3.2.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment3.2/assignment3.2.srcs/sim_1/new/majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_test_fixture
