INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_3_FIR_Filter/Assign_4_3_FIR_Filter.srcs/sources_1/new/FIR_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_3_FIR_Filter/Assign_4_3_FIR_Filter.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
