============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Mar 21 2022  01:52:02 pm
  Module:                 filter_top
  Technology library:     D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C 5.0.0
  Operating conditions:   fast_3_60V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D

path   2:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D

path   3:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D

path   4:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][6]/D

path   5:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D

path   6:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/D

path   7:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D

path   8:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D

path   9:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][1]/D

path  10:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/D

path  11:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D

path  12:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/D

path  13:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/D

path  14:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/D

path  15:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/D

path  16:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][5]/D

path  17:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][4]/D

path  18:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][3]/D

path  19:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][2]/D

path  20:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D

path  21:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][10]/D

path  22:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/D

path  23:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D

path  24:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][8]/D

path  25:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][7]/D

path  26:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][6]/D

path  27:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D

path  28:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/D

path  29:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D

path  30:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D

path  31:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/D

path  32:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D

path  33:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/D

path  34:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/D

path  35:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/D

path  36:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/D

path  37:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/D

path  38:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/D

path  39:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/D

path  40:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/D

path  41:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/D

path  42:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/D

path  43:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][10]/D

path  44:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/D

path  45:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/D

path  46:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D

path  47:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D

path  48:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D

path  49:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D

path  50:

Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][4]/D
