Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Wed Jan 20 17:44:08 2016
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.833        0.000                      0                 2070        0.107        0.000                      0                 2070       -0.250       -4.000                      16                   862  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 1.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.833        0.000                      0                 2070        0.107        0.000                      0                 2070       -0.250       -4.000                      16                   862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :           16  Failing Endpoints,  Worst Slack       -0.250ns,  Total Violation       -4.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][0]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][0]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][1]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][1]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][2]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][2]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][3]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][3]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][4]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][4]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][5]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][5]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.052ns (23.501%)  route 6.679ns (76.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.001    13.126    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.250 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           0.610    13.860    FILE_INPUT/alt_stack[27]_20
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.481    14.675    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y63         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][6]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X26Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.693    FILE_INPUT/alt_stack_reg[27][6]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[23][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.052ns (23.616%)  route 6.637ns (76.384%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.025    13.150    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I3_O)        0.124    13.274 r  FILE_INPUT/alt_stack[23][6]_i_2/O
                         net (fo=7, routed)           0.544    13.817    FILE_INPUT/alt_stack[23]_21
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.483    14.677    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][1]/C
                         clock pessimism              0.258    14.935    
                         clock uncertainty           -0.035    14.900    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.695    FILE_INPUT/alt_stack_reg[23][1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.052ns (23.616%)  route 6.637ns (76.384%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.025    13.150    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I3_O)        0.124    13.274 r  FILE_INPUT/alt_stack[23][6]_i_2/O
                         net (fo=7, routed)           0.544    13.817    FILE_INPUT/alt_stack[23]_21
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.483    14.677    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][4]/C
                         clock pessimism              0.258    14.935    
                         clock uncertainty           -0.035    14.900    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.695    FILE_INPUT/alt_stack_reg[23][4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[23][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.052ns (23.616%)  route 6.637ns (76.384%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.676     5.128    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=80, routed)          1.220     6.866    FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  FILE_INPUT/rdy_array[11]_i_13/O
                         net (fo=1, routed)           0.983     7.973    FILE_INPUT/rdy_array[11]_i_13_n_0
    SLICE_X26Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.097 r  FILE_INPUT/rdy_array[11]_i_3/O
                         net (fo=17, routed)          0.868     8.965    FILE_INPUT/rdy_array[11]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  FILE_INPUT/cmd_read_no[2]_i_3/O
                         net (fo=33, routed)          0.710     9.799    FILE_INPUT/rdy_array_reg[19]_0
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.923 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.923    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.381 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.653    11.034    BYTE/CO[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.332    11.366 r  BYTE/alt_top[0]_i_3/O
                         net (fo=5, routed)           0.635    12.001    FILE_INPUT/match_reg_reg_7
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.125 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=29, routed)          1.025    13.150    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I3_O)        0.124    13.274 r  FILE_INPUT/alt_stack[23][6]_i_2/O
                         net (fo=7, routed)           0.544    13.817    FILE_INPUT/alt_stack[23]_21
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.483    14.677    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  FILE_INPUT/alt_stack_reg[23][5]/C
                         clock pessimism              0.258    14.935    
                         clock uncertainty           -0.035    14.900    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.695    FILE_INPUT/alt_stack_reg[23][5]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TEXT_INPUT/out_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/out_num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TEXT_INPUT/out_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/out_num_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    TEXT_INPUT/out_num_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  TEXT_INPUT/out_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    TEXT_INPUT/out_num_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.884 r  TEXT_INPUT/out_num_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    TEXT_INPUT/out_num_reg[24]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[24]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/out_num_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_text_stream_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            count_text_stream_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  count_text_stream_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  count_text_stream_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    count_text_stream_reg__0[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  count_text_stream_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    count_text_stream_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.884 r  count_text_stream_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    count_text_stream_reg[24]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[24]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    count_text_stream_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TEXT_INPUT/out_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/out_num_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TEXT_INPUT/out_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/out_num_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    TEXT_INPUT/out_num_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  TEXT_INPUT/out_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    TEXT_INPUT/out_num_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.895 r  TEXT_INPUT/out_num_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    TEXT_INPUT/out_num_reg[24]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[26]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/out_num_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 count_text_stream_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            count_text_stream_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  count_text_stream_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  count_text_stream_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    count_text_stream_reg__0[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  count_text_stream_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    count_text_stream_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.895 r  count_text_stream_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    count_text_stream_reg[24]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[26]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    count_text_stream_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TEXT_INPUT/out_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/out_num_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TEXT_INPUT/out_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/out_num_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    TEXT_INPUT/out_num_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  TEXT_INPUT/out_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    TEXT_INPUT/out_num_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.920 r  TEXT_INPUT/out_num_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    TEXT_INPUT/out_num_reg[24]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[25]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/out_num_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TEXT_INPUT/out_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/out_num_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TEXT_INPUT/out_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/out_num_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    TEXT_INPUT/out_num_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  TEXT_INPUT/out_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    TEXT_INPUT/out_num_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.920 r  TEXT_INPUT/out_num_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    TEXT_INPUT/out_num_reg[24]_i_1_n_4
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  TEXT_INPUT/out_num_reg[27]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/out_num_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 count_text_stream_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            count_text_stream_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  count_text_stream_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  count_text_stream_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    count_text_stream_reg__0[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  count_text_stream_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    count_text_stream_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.920 r  count_text_stream_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    count_text_stream_reg[24]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[25]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    count_text_stream_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 count_text_stream_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            count_text_stream_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  count_text_stream_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  count_text_stream_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    count_text_stream_reg__0[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  count_text_stream_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    count_text_stream_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.920 r  count_text_stream_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    count_text_stream_reg[24]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  count_text_stream_reg[27]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    count_text_stream_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TEXT_INPUT/out_num_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/out_num_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TEXT_INPUT/out_num_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/out_num_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    TEXT_INPUT/out_num_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  TEXT_INPUT/out_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    TEXT_INPUT/out_num_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  TEXT_INPUT/out_num_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    TEXT_INPUT/out_num_reg[24]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  TEXT_INPUT/out_num_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    TEXT_INPUT/out_num_reg[28]_i_1_n_7
    SLICE_X31Y51         FDRE                                         r  TEXT_INPUT/out_num_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  TEXT_INPUT/out_num_reg[28]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/out_num_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 count_text_stream_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            count_text_stream_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.566     1.409    CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  count_text_stream_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  count_text_stream_reg[23]/Q
                         net (fo=2, routed)           0.119     1.669    count_text_stream_reg__0[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.829 r  count_text_stream_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.830    count_text_stream_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  count_text_stream_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    count_text_stream_reg[24]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  count_text_stream_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    count_text_stream_reg[28]_i_1_n_7
    SLICE_X33Y51         FDRE                                         r  count_text_stream_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.829     1.907    CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  count_text_stream_reg[28]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.777    count_text_stream_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y44    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y44    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y59    FILE_INPUT/alt_stack_reg[1][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y59    FILE_INPUT/alt_stack_reg[1][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y59    FILE_INPUT/alt_stack_reg[1][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y59    FILE_INPUT/alt_stack_reg[1][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y59    FILE_INPUT/alt_stack_reg[1][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y60    FILE_INPUT/alt_stack_reg[20][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y57    FILE_INPUT/alt_stack_reg[20][1]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y43    TEXT_INPUT/str_array_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         9.000       7.750      SLICE_X30Y43    TEXT_INPUT/str_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y43    TEXT_INPUT/str_array_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y44    TEXT_INPUT/str_array_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         1.000       -0.250     SLICE_X30Y43    TEXT_INPUT/str_array_reg_0_15_0_5/RAMA/CLK



