{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 17 05:08:57 2012 " "Info: Processing started: Sun Jun 17 05:08:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Tlight -c Tlight " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Tlight -c Tlight" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|12 " "Warning: Node \"74373:inst95\|12\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|13 " "Warning: Node \"74373:inst95\|13\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst94\|15 " "Warning: Node \"74373:inst94\|15\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|14 " "Warning: Node \"74373:inst95\|14\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|16 " "Warning: Node \"74373:inst95\|16\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|17 " "Warning: Node \"74373:inst95\|17\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|18 " "Warning: Node \"74373:inst95\|18\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst95\|19 " "Warning: Node \"74373:inst95\|19\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|12 " "Warning: Node \"74373:inst97\|12\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|14 " "Warning: Node \"74373:inst97\|14\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst96\|15 " "Warning: Node \"74373:inst96\|15\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|16 " "Warning: Node \"74373:inst97\|16\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|19 " "Warning: Node \"74373:inst97\|19\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|13 " "Warning: Node \"74373:inst97\|13\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|17 " "Warning: Node \"74373:inst97\|17\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst97\|18 " "Warning: Node \"74373:inst97\|18\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 184 -24 144 200 "A" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "chose " "Info: Assuming node \"chose\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 416 -72 96 432 "chose" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst43~19 " "Info: Detected gated clock \"inst43~19\" as buffer" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1192 456 520 1240 "inst43" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst43~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst18\|48 " "Info: Detected ripple clock \"74190:inst18\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst18\|49 " "Info: Detected ripple clock \"74190:inst18\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst18\|50 " "Info: Detected ripple clock \"74190:inst18\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "inst33~8 " "Info: Detected gated clock \"inst33~8\" as buffer" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst33~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst18\|51 " "Info: Detected ripple clock \"74190:inst18\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "inst39~24 " "Info: Detected gated clock \"inst39~24\" as buffer" {  } { { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 752 456 520 800 "inst39" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst39~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst5\|49 " "Info: Detected ripple clock \"74190:inst5\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst5\|50 " "Info: Detected ripple clock \"74190:inst5\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "74190:inst18\|57~22 " "Info: Detected gated clock \"74190:inst18\|57~22\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|57~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "74190:inst18\|58~42 " "Info: Detected gated clock \"74190:inst18\|58~42\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|58~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst5\|48 " "Info: Detected ripple clock \"74190:inst5\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74190:inst5\|51 " "Info: Detected ripple clock \"74190:inst5\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "74190:inst5\|57~9 " "Info: Detected gated clock \"74190:inst5\|57~9\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|57~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "74190:inst18\|58~43 " "Info: Detected gated clock \"74190:inst18\|58~43\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst18\|58~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "74190:inst5\|58~28 " "Info: Detected gated clock \"74190:inst5\|58~28\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "74190:inst5\|58~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74190:inst5\|50 register 74190:inst5\|50 81.3 MHz 12.3 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 81.3 MHz between source register \"74190:inst5\|50\" and destination register \"74190:inst5\|50\" (period= 12.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst5\|50 1 REG LC4_C29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns 74190:inst5\|57~9 2 COMB LC3_C29 2 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.800 ns 74190:inst5\|40~30 3 COMB LC7_C29 2 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 3.800 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = '74190:inst5\|40~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|40~30 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.900 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 4.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 81.63 % ) " "Info: Total cell delay = 4.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 18.37 % ) " "Info: Total interconnect delay = 0.900 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.300 ns - Smallest " "Info: - Smallest clock skew is -6.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 8.200 ns 74190:inst18\|58~43 2 COMB LC8_C33 5 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 8.200 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { CLK 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 9.500 ns 74190:inst5\|50 3 REG LC4_C29 7 " "Info: 3: + IC(1.300 ns) + CELL(0.000 ns) = 9.500 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 66.32 % ) " "Info: Total cell delay = 6.300 ns ( 66.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 33.68 % ) " "Info: Total interconnect delay = 3.200 ns ( 33.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.500 ns" { CLK 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.500 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.800 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 15.800 ns 74190:inst5\|50 6 REG LC4_C29 7 " "Info: 6: + IC(1.300 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 63.92 % ) " "Info: Total cell delay = 10.100 ns ( 63.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 36.08 % ) " "Info: Total interconnect delay = 5.700 ns ( 36.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.500 ns" { CLK 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.500 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.500 ns" { CLK 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.500 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register 74190:inst5\|50 register 74190:inst5\|50 84.03 MHz 11.9 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 84.03 MHz between source register \"74190:inst5\|50\" and destination register \"74190:inst5\|50\" (period= 11.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst5\|50 1 REG LC4_C29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns 74190:inst5\|57~9 2 COMB LC3_C29 2 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.800 ns 74190:inst5\|40~30 3 COMB LC7_C29 2 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 3.800 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = '74190:inst5\|40~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|40~30 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.900 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 4.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 81.63 % ) " "Info: Total cell delay = 4.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 18.37 % ) " "Info: Total interconnect delay = 0.900 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.900 ns - Smallest " "Info: - Smallest clock skew is -5.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 9.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLRN 1 CLK PIN_131 7 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 7; CLK Node = 'CLRN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 8.600 ns 74190:inst18\|58~43 2 COMB LC8_C33 5 " "Info: 2: + IC(2.100 ns) + CELL(1.600 ns) = 8.600 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { CLRN 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 9.900 ns 74190:inst5\|50 3 REG LC4_C29 7 " "Info: 3: + IC(1.300 ns) + CELL(0.000 ns) = 9.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 65.66 % ) " "Info: Total cell delay = 6.500 ns ( 65.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 34.34 % ) " "Info: Total interconnect delay = 3.400 ns ( 34.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.900 ns" { CLRN 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.900 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 15.800 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLRN 1 CLK PIN_131 7 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 7; CLK Node = 'CLRN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLRN inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 15.800 ns 74190:inst5\|50 6 REG LC4_C29 7 " "Info: 6: + IC(1.300 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 62.66 % ) " "Info: Total cell delay = 9.900 ns ( 62.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 37.34 % ) " "Info: Total interconnect delay = 5.900 ns ( 37.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.900 ns" { CLRN 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.900 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.900 ns" { CLRN 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.900 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C register 74190:inst5\|50 register 74190:inst5\|50 166.67 MHz 6.0 ns Internal " "Info: Clock \"C\" has Internal fmax of 166.67 MHz between source register \"74190:inst5\|50\" and destination register \"74190:inst5\|50\" (period= 6.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst5\|50 1 REG LC4_C29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns 74190:inst5\|57~9 2 COMB LC3_C29 2 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.800 ns 74190:inst5\|40~30 3 COMB LC7_C29 2 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 3.800 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = '74190:inst5\|40~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|40~30 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.900 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 4.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 81.63 % ) " "Info: Total cell delay = 4.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 18.37 % ) " "Info: Total interconnect delay = 0.900 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 12.700 ns + Shortest register " "Info: + Shortest clock path from clock \"C\" to destination register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { C 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.700 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 64.57 % ) " "Info: Total cell delay = 8.200 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.43 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 12.700 ns - Longest register " "Info: - Longest clock path from clock \"C\" to source register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { C 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.700 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 64.57 % ) " "Info: Total cell delay = 8.200 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.43 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A register 74190:inst5\|50 register 74190:inst5\|50 166.67 MHz 6.0 ns Internal " "Info: Clock \"A\" has Internal fmax of 166.67 MHz between source register \"74190:inst5\|50\" and destination register \"74190:inst5\|50\" (period= 6.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst5\|50 1 REG LC4_C29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns 74190:inst5\|57~9 2 COMB LC3_C29 2 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.800 ns 74190:inst5\|40~30 3 COMB LC7_C29 2 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 3.800 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = '74190:inst5\|40~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|40~30 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.900 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 4.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 81.63 % ) " "Info: Total cell delay = 4.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 18.37 % ) " "Info: Total interconnect delay = 0.900 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 12.700 ns + Shortest register " "Info: + Shortest clock path from clock \"A\" to destination register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns A 1 CLK PIN_136 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_136; Fanout = 4; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 184 -24 144 200 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { A 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.700 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 64.57 % ) " "Info: Total cell delay = 8.200 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.43 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 12.700 ns - Longest register " "Info: - Longest clock path from clock \"A\" to source register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns A 1 CLK PIN_136 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_136; Fanout = 4; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 184 -24 144 200 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { A 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.700 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 64.57 % ) " "Info: Total cell delay = 8.200 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.43 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "B register 74190:inst5\|50 register 74190:inst5\|50 166.67 MHz 6.0 ns Internal " "Info: Clock \"B\" has Internal fmax of 166.67 MHz between source register \"74190:inst5\|50\" and destination register \"74190:inst5\|50\" (period= 6.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst5\|50 1 REG LC4_C29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns 74190:inst5\|57~9 2 COMB LC3_C29 2 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.800 ns 74190:inst5\|40~30 3 COMB LC7_C29 2 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 3.800 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = '74190:inst5\|40~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|40~30 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.900 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 4.900 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 81.63 % ) " "Info: Total cell delay = 4.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 18.37 % ) " "Info: Total interconnect delay = 0.900 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 12.800 ns + Shortest register " "Info: + Shortest clock path from clock \"B\" to destination register is 12.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns B 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 8.800 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 8.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { B 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.500 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.800 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.800 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 64.84 % ) " "Info: Total cell delay = 8.300 ns ( 64.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.16 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 12.800 ns - Longest register " "Info: - Longest clock path from clock \"B\" to source register is 12.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns B 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 8.800 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 8.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { B 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.500 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 12.800 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 12.800 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 64.84 % ) " "Info: Total cell delay = 8.300 ns ( 64.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 35.16 % ) " "Info: Total interconnect delay = 4.500 ns ( 35.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.900 ns" { 74190:inst5|50 74190:inst5|57~9 74190:inst5|40~30 74190:inst5|50 } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 0.800ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Q:inst12\|7476:inst\|7 Q:inst12\|7476:inst\|7 CLK 8.6 ns " "Info: Found hold time violation between source  pin or register \"Q:inst12\|7476:inst\|7\" and destination pin or register \"Q:inst12\|7476:inst\|7\" for clock \"CLK\" (Hold time is 8.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.900 ns + Largest " "Info: + Largest clock skew is 8.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 24.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 16.300 ns 74190:inst5\|50 6 REG LC4_C29 7 " "Info: 6: + IC(1.300 ns) + CELL(0.500 ns) = 16.300 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 18.200 ns 74190:inst5\|57~9 7 COMB LC3_C29 2 " "Info: 7: + IC(0.300 ns) + CELL(1.600 ns) = 18.200 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 20.100 ns 74190:inst5\|58~28 8 COMB LC1_C29 10 " "Info: 8: + IC(0.300 ns) + CELL(1.600 ns) = 20.100 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 24.800 ns Q:inst12\|7476:inst\|7 9 REG LC7_C36 27 " "Info: 9: + IC(4.700 ns) + CELL(0.000 ns) = 24.800 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.800 ns ( 55.65 % ) " "Info: Total cell delay = 13.800 ns ( 55.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 44.35 % ) " "Info: Total interconnect delay = 11.000 ns ( 44.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.900 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 8.200 ns 74190:inst18\|58~43 2 COMB LC8_C33 5 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 8.200 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { CLK 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 11.200 ns 74190:inst5\|58~28 3 COMB LC1_C29 10 " "Info: 3: + IC(1.300 ns) + CELL(1.700 ns) = 11.200 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74190:inst18|58~43 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 15.900 ns Q:inst12\|7476:inst\|7 4 REG LC7_C36 27 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 15.900 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 50.31 % ) " "Info: Total cell delay = 8.000 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 49.69 % ) " "Info: Total interconnect delay = 7.900 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.900 ns" { CLK 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.900 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.900 ns" { CLK 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.900 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|7 1 REG LC7_C36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns Q:inst12\|7476:inst\|7 2 REG LC7_C36 27 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.900 ns" { CLK 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.900 ns" { CLK CLK~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 1.900ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Q:inst12\|7476:inst\|7 Q:inst12\|7476:inst\|7 CLRN 8.2 ns " "Info: Found hold time violation between source  pin or register \"Q:inst12\|7476:inst\|7\" and destination pin or register \"Q:inst12\|7476:inst\|7\" for clock \"CLRN\" (Hold time is 8.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.500 ns + Largest " "Info: + Largest clock skew is 8.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 24.800 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLRN 1 CLK PIN_131 7 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 7; CLK Node = 'CLRN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLRN inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 16.300 ns 74190:inst5\|50 6 REG LC4_C29 7 " "Info: 6: + IC(1.300 ns) + CELL(0.500 ns) = 16.300 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 18.200 ns 74190:inst5\|57~9 7 COMB LC3_C29 2 " "Info: 7: + IC(0.300 ns) + CELL(1.600 ns) = 18.200 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 20.100 ns 74190:inst5\|58~28 8 COMB LC1_C29 10 " "Info: 8: + IC(0.300 ns) + CELL(1.600 ns) = 20.100 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 24.800 ns Q:inst12\|7476:inst\|7 9 REG LC7_C36 27 " "Info: 9: + IC(4.700 ns) + CELL(0.000 ns) = 24.800 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.600 ns ( 54.84 % ) " "Info: Total cell delay = 13.600 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 45.16 % ) " "Info: Total interconnect delay = 11.200 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 16.300 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 16.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLRN 1 CLK PIN_131 7 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 7; CLK Node = 'CLRN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 8.600 ns 74190:inst18\|58~43 2 COMB LC8_C33 5 " "Info: 2: + IC(2.100 ns) + CELL(1.600 ns) = 8.600 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { CLRN 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 11.600 ns 74190:inst5\|58~28 3 COMB LC1_C29 10 " "Info: 3: + IC(1.300 ns) + CELL(1.700 ns) = 11.600 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74190:inst18|58~43 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 16.300 ns Q:inst12\|7476:inst\|7 4 REG LC7_C36 27 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 16.300 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 50.31 % ) " "Info: Total cell delay = 8.200 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 49.69 % ) " "Info: Total interconnect delay = 8.100 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.300 ns" { CLRN 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.300 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.300 ns" { CLRN 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.300 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|7 1 REG LC7_C36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns Q:inst12\|7476:inst\|7 2 REG LC7_C36 27 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLRN inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLRN CLRN~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.400ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.300 ns" { CLRN 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.300 ns" { CLRN CLRN~out 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.100ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "C 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"C\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Q:inst12\|7476:inst\|7 Q:inst12\|7476:inst\|7 C 2.3 ns " "Info: Found hold time violation between source  pin or register \"Q:inst12\|7476:inst\|7\" and destination pin or register \"Q:inst12\|7476:inst\|7\" for clock \"C\" (Hold time is 2.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.600 ns + Largest " "Info: + Largest clock skew is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 21.700 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 21.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { C 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 13.200 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.500 ns) = 13.200 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 15.100 ns 74190:inst5\|57~9 5 COMB LC3_C29 2 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 15.100 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 17.000 ns 74190:inst5\|58~28 6 COMB LC1_C29 10 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 17.000 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 21.700 ns Q:inst12\|7476:inst\|7 7 REG LC7_C36 27 " "Info: 7: + IC(4.700 ns) + CELL(0.000 ns) = 21.700 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.900 ns ( 54.84 % ) " "Info: Total cell delay = 11.900 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 45.16 % ) " "Info: Total interconnect delay = 9.800 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 19.100 ns - Shortest register " "Info: - Shortest clock path from clock \"C\" to source register is 19.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { C 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 14.400 ns 74190:inst5\|58~28 4 COMB LC1_C29 10 " "Info: 4: + IC(1.300 ns) + CELL(1.700 ns) = 14.400 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74190:inst18|58~43 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 19.100 ns Q:inst12\|7476:inst\|7 5 REG LC7_C36 27 " "Info: 5: + IC(4.700 ns) + CELL(0.000 ns) = 19.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 51.83 % ) " "Info: Total cell delay = 9.900 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 48.17 % ) " "Info: Total interconnect delay = 9.200 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|7 1 REG LC7_C36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns Q:inst12\|7476:inst\|7 2 REG LC7_C36 27 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { C 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { C C~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"A\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Q:inst12\|7476:inst\|7 Q:inst12\|7476:inst\|7 A 2.3 ns " "Info: Found hold time violation between source  pin or register \"Q:inst12\|7476:inst\|7\" and destination pin or register \"Q:inst12\|7476:inst\|7\" for clock \"A\" (Hold time is 2.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.600 ns + Largest " "Info: + Largest clock skew is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 21.700 ns + Longest register " "Info: + Longest clock path from clock \"A\" to destination register is 21.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns A 1 CLK PIN_136 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_136; Fanout = 4; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 184 -24 144 200 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { A 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 13.200 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.500 ns) = 13.200 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 15.100 ns 74190:inst5\|57~9 5 COMB LC3_C29 2 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 15.100 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 17.000 ns 74190:inst5\|58~28 6 COMB LC1_C29 10 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 17.000 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 21.700 ns Q:inst12\|7476:inst\|7 7 REG LC7_C36 27 " "Info: 7: + IC(4.700 ns) + CELL(0.000 ns) = 21.700 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.900 ns ( 54.84 % ) " "Info: Total cell delay = 11.900 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 45.16 % ) " "Info: Total interconnect delay = 9.800 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 19.100 ns - Shortest register " "Info: - Shortest clock path from clock \"A\" to source register is 19.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns A 1 CLK PIN_136 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_136; Fanout = 4; CLK Node = 'A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 184 -24 144 200 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 8.700 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { A 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.400 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.400 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 14.400 ns 74190:inst5\|58~28 4 COMB LC1_C29 10 " "Info: 4: + IC(1.300 ns) + CELL(1.700 ns) = 14.400 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74190:inst18|58~43 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 19.100 ns Q:inst12\|7476:inst\|7 5 REG LC7_C36 27 " "Info: 5: + IC(4.700 ns) + CELL(0.000 ns) = 19.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 51.83 % ) " "Info: Total cell delay = 9.900 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 48.17 % ) " "Info: Total interconnect delay = 9.200 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|7 1 REG LC7_C36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns Q:inst12\|7476:inst\|7 2 REG LC7_C36 27 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.700 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.700 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.100 ns" { A 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.100 ns" { A A~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 1.700ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "B 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"B\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Q:inst12\|7476:inst\|7 Q:inst12\|7476:inst\|7 B 2.3 ns " "Info: Found hold time violation between source  pin or register \"Q:inst12\|7476:inst\|7\" and destination pin or register \"Q:inst12\|7476:inst\|7\" for clock \"B\" (Hold time is 2.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.600 ns + Largest " "Info: + Largest clock skew is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 21.800 ns + Longest register " "Info: + Longest clock path from clock \"B\" to destination register is 21.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns B 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 8.800 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 8.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { B 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.500 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 13.300 ns 74190:inst5\|50 4 REG LC4_C29 7 " "Info: 4: + IC(1.300 ns) + CELL(0.500 ns) = 13.300 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 15.200 ns 74190:inst5\|57~9 5 COMB LC3_C29 2 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 15.200 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 17.100 ns 74190:inst5\|58~28 6 COMB LC1_C29 10 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 17.100 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 21.800 ns Q:inst12\|7476:inst\|7 7 REG LC7_C36 27 " "Info: 7: + IC(4.700 ns) + CELL(0.000 ns) = 21.800 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 55.05 % ) " "Info: Total cell delay = 12.000 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 44.95 % ) " "Info: Total interconnect delay = 9.800 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 19.200 ns - Shortest register " "Info: - Shortest clock path from clock \"B\" to source register is 19.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns B 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 8.800 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 8.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { B 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 11.500 ns 74190:inst18\|58~43 3 COMB LC8_C33 5 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 11.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 14.500 ns 74190:inst5\|58~28 4 COMB LC1_C29 10 " "Info: 4: + IC(1.300 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74190:inst18|58~43 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 19.200 ns Q:inst12\|7476:inst\|7 5 REG LC7_C36 27 " "Info: 5: + IC(4.700 ns) + CELL(0.000 ns) = 19.200 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.000 ns ( 52.08 % ) " "Info: Total cell delay = 10.000 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 47.92 % ) " "Info: Total interconnect delay = 9.200 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.200 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.200 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.200 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.200 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 1.700ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|7 1 REG LC7_C36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns Q:inst12\|7476:inst\|7 2 REG LC7_C36 27 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC7_C36; Fanout = 27; REG Node = 'Q:inst12\|7476:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.800 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.800 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.200 ns" { B 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.200 ns" { B B~out 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|58~28 Q:inst12|7476:inst|7 } { 0.000ns 0.000ns 2.200ns 1.000ns 1.300ns 4.700ns } { 0.000ns 4.900ns 1.700ns 1.700ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.100 ns" { Q:inst12|7476:inst|7 Q:inst12|7476:inst|7 } { 0.000ns 0.300ns } { 0.000ns 0.800ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74190:inst18\|51 B CLRN 4.600 ns register " "Info: tsu for register \"74190:inst18\|51\" (data pin = \"B\", clock pin = \"CLRN\") is 4.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.700 ns + Longest pin register " "Info: + Longest pin to register delay is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns B 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 200 -24 144 216 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 8.800 ns 74190:inst18\|58~42 2 COMB LC1_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 8.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { B 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 11.400 ns 74190:inst18\|39 3 COMB LC6_C33 1 " "Info: 3: + IC(1.000 ns) + CELL(1.600 ns) = 11.400 ns; Loc. = LC6_C33; Fanout = 1; COMB Node = '74190:inst18\|39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { 74190:inst18|58~42 74190:inst18|39 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 12.700 ns 74190:inst18\|51 4 REG LC2_C33 6 " "Info: 4: + IC(0.300 ns) + CELL(1.000 ns) = 12.700 ns; Loc. = LC2_C33; Fanout = 6; REG Node = '74190:inst18\|51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|39 74190:inst18|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 72.44 % ) " "Info: Total cell delay = 9.200 ns ( 72.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 27.56 % ) " "Info: Total interconnect delay = 3.500 ns ( 27.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { B 74190:inst18|58~42 74190:inst18|39 74190:inst18|51 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { B B~out 74190:inst18|58~42 74190:inst18|39 74190:inst18|51 } { 0.000ns 0.000ns 2.200ns 1.000ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 8.700 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to destination register is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLRN 1 CLK PIN_131 7 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 7; CLK Node = 'CLRN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1600 664 832 1616 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLRN inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.000 ns) 8.700 ns 74190:inst18\|51 3 REG LC2_C33 6 " "Info: 3: + IC(0.300 ns) + CELL(0.000 ns) = 8.700 ns; Loc. = LC2_C33; Fanout = 6; REG Node = '74190:inst18\|51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { inst33~8 74190:inst18|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 72.41 % ) " "Info: Total cell delay = 6.300 ns ( 72.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 27.59 % ) " "Info: Total interconnect delay = 2.400 ns ( 27.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.700 ns" { CLRN inst33~8 74190:inst18|51 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.700 ns" { CLRN CLRN~out inst33~8 74190:inst18|51 } { 0.000ns 0.000ns 2.100ns 0.300ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.700 ns" { B 74190:inst18|58~42 74190:inst18|39 74190:inst18|51 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.700 ns" { B B~out 74190:inst18|58~42 74190:inst18|39 74190:inst18|51 } { 0.000ns 0.000ns 2.200ns 1.000ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.700 ns" { CLRN inst33~8 74190:inst18|51 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.700 ns" { CLRN CLRN~out inst33~8 74190:inst18|51 } { 0.000ns 0.000ns 2.100ns 0.300ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NS7 Q:inst12\|7476:inst\|8 83.900 ns register " "Info: tco from clock \"CLK\" to destination pin \"NS7\" through register \"Q:inst12\|7476:inst\|8\" is 83.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 24.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 16.300 ns 74190:inst5\|50 6 REG LC4_C29 7 " "Info: 6: + IC(1.300 ns) + CELL(0.500 ns) = 16.300 ns; Loc. = LC4_C29; Fanout = 7; REG Node = '74190:inst5\|50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { 74190:inst18|58~43 74190:inst5|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 18.200 ns 74190:inst5\|57~9 7 COMB LC3_C29 2 " "Info: 7: + IC(0.300 ns) + CELL(1.600 ns) = 18.200 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = '74190:inst5\|57~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|50 74190:inst5|57~9 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 20.100 ns 74190:inst5\|58~28 8 COMB LC1_C29 10 " "Info: 8: + IC(0.300 ns) + CELL(1.600 ns) = 20.100 ns; Loc. = LC1_C29; Fanout = 10; COMB Node = '74190:inst5\|58~28'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { 74190:inst5|57~9 74190:inst5|58~28 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 24.800 ns Q:inst12\|7476:inst\|8 9 REG LC6_C36 29 " "Info: 9: + IC(4.700 ns) + CELL(0.000 ns) = 24.800 ns; Loc. = LC6_C36; Fanout = 29; REG Node = 'Q:inst12\|7476:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.700 ns" { 74190:inst5|58~28 Q:inst12|7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.800 ns ( 55.65 % ) " "Info: Total cell delay = 13.800 ns ( 55.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 44.35 % ) " "Info: Total interconnect delay = 11.000 ns ( 44.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|8 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "58.600 ns + Longest register pin " "Info: + Longest register to pin delay is 58.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q:inst12\|7476:inst\|8 1 REG LC6_C36 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C36; Fanout = 29; REG Node = 'Q:inst12\|7476:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Q:inst12|7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 4.000 ns choseGY:inst49\|chosesGY:inst7\|inst15~13 2 COMB LC3_C12 3 " "Info: 2: + IC(2.600 ns) + CELL(1.400 ns) = 4.000 ns; Loc. = LC3_C12; Fanout = 3; COMB Node = 'choseGY:inst49\|chosesGY:inst7\|inst15~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { Q:inst12|7476:inst|8 choseGY:inst49|chosesGY:inst7|inst15~13 } "NODE_NAME" } } { "chosesGY.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/chosesGY.bdf" { { -232 904 968 -152 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.700 ns) 5.000 ns Count:inst22\|74283:inst1\|f74283:sub\|88 3 COMB LC1_C12 1 " "Info: 3: + IC(0.300 ns) + CELL(0.700 ns) = 5.000 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|88'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { choseGY:inst49|chosesGY:inst7|inst15~13 Count:inst22|74283:inst1|f74283:sub|88 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 6.400 ns Count:inst22\|74283:inst1\|f74283:sub\|88~18 4 COMB LC2_C12 2 " "Info: 4: + IC(0.000 ns) + CELL(1.400 ns) = 6.400 ns; Loc. = LC2_C12; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|88~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Count:inst22|74283:inst1|f74283:sub|88 Count:inst22|74283:inst1|f74283:sub|88~18 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 9.400 ns Count:inst22\|74283:inst1\|f74283:sub\|105~8 5 COMB LC6_C10 1 " "Info: 5: + IC(1.300 ns) + CELL(1.700 ns) = 9.400 ns; Loc. = LC6_C10; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|105~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { Count:inst22|74283:inst1|f74283:sub|88~18 Count:inst22|74283:inst1|f74283:sub|105~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.700 ns) 10.400 ns Count:inst22\|74283:inst1\|f74283:sub\|89 6 COMB LC1_C10 1 " "Info: 6: + IC(0.300 ns) + CELL(0.700 ns) = 10.400 ns; Loc. = LC1_C10; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|89'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { Count:inst22|74283:inst1|f74283:sub|105~8 Count:inst22|74283:inst1|f74283:sub|89 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 11.800 ns Count:inst22\|74283:inst1\|f74283:sub\|89~8 7 COMB LC2_C10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC2_C10; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|89~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Count:inst22|74283:inst1|f74283:sub|89 Count:inst22|74283:inst1|f74283:sub|89~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.700 ns) 14.900 ns Count:inst22\|74283:inst1\|f74283:sub\|106~8 8 COMB LC1_C9 2 " "Info: 8: + IC(1.400 ns) + CELL(1.700 ns) = 14.900 ns; Loc. = LC1_C9; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|106~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { Count:inst22|74283:inst1|f74283:sub|89~8 Count:inst22|74283:inst1|f74283:sub|106~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.700 ns) 18.600 ns Count:inst22\|74283:inst1\|f74283:sub\|107~8 9 COMB LC7_C20 1 " "Info: 9: + IC(2.000 ns) + CELL(1.700 ns) = 18.600 ns; Loc. = LC7_C20; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|107~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { Count:inst22|74283:inst1|f74283:sub|106~8 Count:inst22|74283:inst1|f74283:sub|107~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.700 ns) 20.700 ns Count:inst22\|74283:inst1\|f74283:sub\|91 10 COMB LC6_C35 1 " "Info: 10: + IC(1.400 ns) + CELL(0.700 ns) = 20.700 ns; Loc. = LC6_C35; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.100 ns" { Count:inst22|74283:inst1|f74283:sub|107~8 Count:inst22|74283:inst1|f74283:sub|91 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 22.100 ns Count:inst22\|inst5~18 11 COMB LC7_C35 6 " "Info: 11: + IC(0.000 ns) + CELL(1.400 ns) = 22.100 ns; Loc. = LC7_C35; Fanout = 6; COMB Node = 'Count:inst22\|inst5~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Count:inst22|74283:inst1|f74283:sub|91 Count:inst22|inst5~18 } "NODE_NAME" } } { "Count.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Count.bdf" { { 272 720 784 320 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.600 ns) 26.100 ns Count:inst22\|74283:inst\|f74283:sub\|104~10 12 COMB LC7_C8 2 " "Info: 12: + IC(2.400 ns) + CELL(1.600 ns) = 26.100 ns; Loc. = LC7_C8; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|104~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { Count:inst22|inst5~18 Count:inst22|74283:inst|f74283:sub|104~10 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.700 ns) 27.100 ns Count:inst22\|74283:inst\|f74283:sub\|88~6 13 COMB LC5_C8 1 " "Info: 13: + IC(0.300 ns) + CELL(0.700 ns) = 27.100 ns; Loc. = LC5_C8; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|88~6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { Count:inst22|74283:inst|f74283:sub|104~10 Count:inst22|74283:inst|f74283:sub|88~6 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 28.500 ns Count:inst22\|74283:inst\|f74283:sub\|105~10 14 COMB LC6_C8 2 " "Info: 14: + IC(0.000 ns) + CELL(1.400 ns) = 28.500 ns; Loc. = LC6_C8; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|105~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Count:inst22|74283:inst|f74283:sub|88~6 Count:inst22|74283:inst|f74283:sub|105~10 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.700 ns) 32.300 ns Count:inst22\|74283:inst\|f74283:sub\|106~8 15 COMB LC1_C30 2 " "Info: 15: + IC(2.100 ns) + CELL(1.700 ns) = 32.300 ns; Loc. = LC1_C30; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|106~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { Count:inst22|74283:inst|f74283:sub|105~10 Count:inst22|74283:inst|f74283:sub|106~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 34.300 ns Count:inst22\|74283:inst\|f74283:sub\|107~8 16 COMB LC8_C30 1 " "Info: 16: + IC(0.300 ns) + CELL(1.700 ns) = 34.300 ns; Loc. = LC8_C30; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|107~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { Count:inst22|74283:inst|f74283:sub|106~8 Count:inst22|74283:inst|f74283:sub|107~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.700 ns) 36.300 ns Count:inst22\|74283:inst\|f74283:sub\|91 17 COMB LC6_C31 1 " "Info: 17: + IC(1.300 ns) + CELL(0.700 ns) = 36.300 ns; Loc. = LC6_C31; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { Count:inst22|74283:inst|f74283:sub|107~8 Count:inst22|74283:inst|f74283:sub|91 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 37.700 ns Count:inst22\|inst9 18 COMB LC7_C31 4 " "Info: 18: + IC(0.000 ns) + CELL(1.400 ns) = 37.700 ns; Loc. = LC7_C31; Fanout = 4; COMB Node = 'Count:inst22\|inst9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Count:inst22|74283:inst|f74283:sub|91 Count:inst22|inst9 } "NODE_NAME" } } { "Count.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Count.bdf" { { -72 616 680 -24 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 39.700 ns Count:inst22\|74283:inst8\|f74283:sub\|97 19 COMB LC8_C31 2 " "Info: 19: + IC(0.300 ns) + CELL(1.700 ns) = 39.700 ns; Loc. = LC8_C31; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst8\|f74283:sub\|97'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { Count:inst22|inst9 Count:inst22|74283:inst8|f74283:sub|97 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 464 312 376 504 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 41.400 ns Count:inst22\|74283:inst8\|f74283:sub\|106~10 20 COMB LC5_C31 1 " "Info: 20: + IC(0.300 ns) + CELL(1.400 ns) = 41.400 ns; Loc. = LC5_C31; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst8\|f74283:sub\|106~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { Count:inst22|74283:inst8|f74283:sub|97 Count:inst22|74283:inst8|f74283:sub|106~10 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 43.300 ns Count:inst22\|74283:inst8\|f74283:sub\|83 21 COMB LC2_C31 2 " "Info: 21: + IC(0.300 ns) + CELL(1.600 ns) = 43.300 ns; Loc. = LC2_C31; Fanout = 2; COMB Node = 'Count:inst22\|74283:inst8\|f74283:sub\|83'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { Count:inst22|74283:inst8|f74283:sub|106~10 Count:inst22|74283:inst8|f74283:sub|83 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 45.900 ns choseR:inst58\|inst8~157 22 COMB LC1_C34 1 " "Info: 22: + IC(1.000 ns) + CELL(1.600 ns) = 45.900 ns; Loc. = LC1_C34; Fanout = 1; COMB Node = 'choseR:inst58\|inst8~157'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { Count:inst22|74283:inst8|f74283:sub|83 choseR:inst58|inst8~157 } "NODE_NAME" } } { "choseR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/choseR.bdf" { { 232 992 1056 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 48.800 ns Count:inst22\|74283:inst\|f74283:sub\|91~10 23 COMB LC6_C31 1 " "Info: 23: + IC(1.300 ns) + CELL(1.600 ns) = 48.800 ns; Loc. = LC6_C31; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst\|f74283:sub\|91~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { choseR:inst58|inst8~157 Count:inst22|74283:inst|f74283:sub|91~10 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.400 ns) 51.500 ns NS7~0 24 COMB LC2_C34 1 " "Info: 24: + IC(1.300 ns) + CELL(1.400 ns) = 51.500 ns; Loc. = LC2_C34; Fanout = 1; COMB Node = 'NS7~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { Count:inst22|74283:inst|f74283:sub|91~10 NS7~0 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 536 3528 3704 552 "NS7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(6.300 ns) 58.600 ns NS7 25 PIN PIN_38 0 " "Info: 25: + IC(0.800 ns) + CELL(6.300 ns) = 58.600 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'NS7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { NS7~0 NS7 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 536 3528 3704 552 "NS7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.600 ns ( 64.16 % ) " "Info: Total cell delay = 37.600 ns ( 64.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.000 ns ( 35.84 % ) " "Info: Total interconnect delay = 21.000 ns ( 35.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "58.600 ns" { Q:inst12|7476:inst|8 choseGY:inst49|chosesGY:inst7|inst15~13 Count:inst22|74283:inst1|f74283:sub|88 Count:inst22|74283:inst1|f74283:sub|88~18 Count:inst22|74283:inst1|f74283:sub|105~8 Count:inst22|74283:inst1|f74283:sub|89 Count:inst22|74283:inst1|f74283:sub|89~8 Count:inst22|74283:inst1|f74283:sub|106~8 Count:inst22|74283:inst1|f74283:sub|107~8 Count:inst22|74283:inst1|f74283:sub|91 Count:inst22|inst5~18 Count:inst22|74283:inst|f74283:sub|104~10 Count:inst22|74283:inst|f74283:sub|88~6 Count:inst22|74283:inst|f74283:sub|105~10 Count:inst22|74283:inst|f74283:sub|106~8 Count:inst22|74283:inst|f74283:sub|107~8 Count:inst22|74283:inst|f74283:sub|91 Count:inst22|inst9 Count:inst22|74283:inst8|f74283:sub|97 Count:inst22|74283:inst8|f74283:sub|106~10 Count:inst22|74283:inst8|f74283:sub|83 choseR:inst58|inst8~157 Count:inst22|74283:inst|f74283:sub|91~10 NS7~0 NS7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "58.600 ns" { Q:inst12|7476:inst|8 choseGY:inst49|chosesGY:inst7|inst15~13 Count:inst22|74283:inst1|f74283:sub|88 Count:inst22|74283:inst1|f74283:sub|88~18 Count:inst22|74283:inst1|f74283:sub|105~8 Count:inst22|74283:inst1|f74283:sub|89 Count:inst22|74283:inst1|f74283:sub|89~8 Count:inst22|74283:inst1|f74283:sub|106~8 Count:inst22|74283:inst1|f74283:sub|107~8 Count:inst22|74283:inst1|f74283:sub|91 Count:inst22|inst5~18 Count:inst22|74283:inst|f74283:sub|104~10 Count:inst22|74283:inst|f74283:sub|88~6 Count:inst22|74283:inst|f74283:sub|105~10 Count:inst22|74283:inst|f74283:sub|106~8 Count:inst22|74283:inst|f74283:sub|107~8 Count:inst22|74283:inst|f74283:sub|91 Count:inst22|inst9 Count:inst22|74283:inst8|f74283:sub|97 Count:inst22|74283:inst8|f74283:sub|106~10 Count:inst22|74283:inst8|f74283:sub|83 choseR:inst58|inst8~157 Count:inst22|74283:inst|f74283:sub|91~10 NS7~0 NS7 } { 0.000ns 2.600ns 0.300ns 0.000ns 1.300ns 0.300ns 0.000ns 1.400ns 2.000ns 1.400ns 0.000ns 2.400ns 0.300ns 0.000ns 2.100ns 0.300ns 1.300ns 0.000ns 0.300ns 0.300ns 0.300ns 1.000ns 1.300ns 1.300ns 0.800ns } { 0.000ns 1.400ns 0.700ns 1.400ns 1.700ns 0.700ns 1.400ns 1.700ns 1.700ns 0.700ns 1.400ns 1.600ns 0.700ns 1.400ns 1.700ns 1.700ns 0.700ns 1.400ns 1.700ns 1.400ns 1.600ns 1.600ns 1.600ns 1.400ns 6.300ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|50 74190:inst5|57~9 74190:inst5|58~28 Q:inst12|7476:inst|8 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns 0.300ns 0.300ns 4.700ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.500ns 1.600ns 1.600ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "58.600 ns" { Q:inst12|7476:inst|8 choseGY:inst49|chosesGY:inst7|inst15~13 Count:inst22|74283:inst1|f74283:sub|88 Count:inst22|74283:inst1|f74283:sub|88~18 Count:inst22|74283:inst1|f74283:sub|105~8 Count:inst22|74283:inst1|f74283:sub|89 Count:inst22|74283:inst1|f74283:sub|89~8 Count:inst22|74283:inst1|f74283:sub|106~8 Count:inst22|74283:inst1|f74283:sub|107~8 Count:inst22|74283:inst1|f74283:sub|91 Count:inst22|inst5~18 Count:inst22|74283:inst|f74283:sub|104~10 Count:inst22|74283:inst|f74283:sub|88~6 Count:inst22|74283:inst|f74283:sub|105~10 Count:inst22|74283:inst|f74283:sub|106~8 Count:inst22|74283:inst|f74283:sub|107~8 Count:inst22|74283:inst|f74283:sub|91 Count:inst22|inst9 Count:inst22|74283:inst8|f74283:sub|97 Count:inst22|74283:inst8|f74283:sub|106~10 Count:inst22|74283:inst8|f74283:sub|83 choseR:inst58|inst8~157 Count:inst22|74283:inst|f74283:sub|91~10 NS7~0 NS7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "58.600 ns" { Q:inst12|7476:inst|8 choseGY:inst49|chosesGY:inst7|inst15~13 Count:inst22|74283:inst1|f74283:sub|88 Count:inst22|74283:inst1|f74283:sub|88~18 Count:inst22|74283:inst1|f74283:sub|105~8 Count:inst22|74283:inst1|f74283:sub|89 Count:inst22|74283:inst1|f74283:sub|89~8 Count:inst22|74283:inst1|f74283:sub|106~8 Count:inst22|74283:inst1|f74283:sub|107~8 Count:inst22|74283:inst1|f74283:sub|91 Count:inst22|inst5~18 Count:inst22|74283:inst|f74283:sub|104~10 Count:inst22|74283:inst|f74283:sub|88~6 Count:inst22|74283:inst|f74283:sub|105~10 Count:inst22|74283:inst|f74283:sub|106~8 Count:inst22|74283:inst|f74283:sub|107~8 Count:inst22|74283:inst|f74283:sub|91 Count:inst22|inst9 Count:inst22|74283:inst8|f74283:sub|97 Count:inst22|74283:inst8|f74283:sub|106~10 Count:inst22|74283:inst8|f74283:sub|83 choseR:inst58|inst8~157 Count:inst22|74283:inst|f74283:sub|91~10 NS7~0 NS7 } { 0.000ns 2.600ns 0.300ns 0.000ns 1.300ns 0.300ns 0.000ns 1.400ns 2.000ns 1.400ns 0.000ns 2.400ns 0.300ns 0.000ns 2.100ns 0.300ns 1.300ns 0.000ns 0.300ns 0.300ns 0.300ns 1.000ns 1.300ns 1.300ns 0.800ns } { 0.000ns 1.400ns 0.700ns 1.400ns 1.700ns 0.700ns 1.400ns 1.700ns 1.700ns 0.700ns 1.400ns 1.600ns 0.700ns 1.400ns 1.700ns 1.700ns 0.700ns 1.400ns 1.700ns 1.400ns 1.600ns 1.600ns 1.600ns 1.400ns 6.300ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOPNSG NS3 24.800 ns Longest " "Info: Longest tpd from source pin \"STOPNSG\" to destination pin \"NS3\" is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns STOPNSG 1 PIN PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_21; Fanout = 3; PIN Node = 'STOPNSG'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { STOPNSG } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1256 2448 2616 1272 "STOPNSG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 9.400 ns inst1 2 COMB LC8_C34 21 " "Info: 2: + IC(2.800 ns) + CELL(1.700 ns) = 9.400 ns; Loc. = LC8_C34; Fanout = 21; COMB Node = 'inst1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.500 ns" { STOPNSG inst1 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1216 2752 2816 1296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 12.100 ns choseR:inst58\|inst24~171 3 COMB LC4_C35 1 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 12.100 ns; Loc. = LC4_C35; Fanout = 1; COMB Node = 'choseR:inst58\|inst24~171'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { inst1 choseR:inst58|inst24~171 } "NODE_NAME" } } { "choseR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/choseR.bdf" { { 720 1000 1064 768 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 14.000 ns Count:inst22\|74283:inst1\|f74283:sub\|91~10 4 COMB LC6_C35 1 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 14.000 ns; Loc. = LC6_C35; Fanout = 1; COMB Node = 'Count:inst22\|74283:inst1\|f74283:sub\|91~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { choseR:inst58|inst24~171 Count:inst22|74283:inst1|f74283:sub|91~10 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.400 ns) 17.700 ns NS3~0 5 COMB LC8_C7 1 " "Info: 5: + IC(2.300 ns) + CELL(1.400 ns) = 17.700 ns; Loc. = LC8_C7; Fanout = 1; COMB Node = 'NS3~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { Count:inst22|74283:inst1|f74283:sub|91~10 NS3~0 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 600 3528 3704 616 "NS3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(6.300 ns) 24.800 ns NS3 6 PIN PIN_68 0 " "Info: 6: + IC(0.800 ns) + CELL(6.300 ns) = 24.800 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'NS3'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { NS3~0 NS3 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 600 3528 3704 616 "NS3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.600 ns ( 70.97 % ) " "Info: Total cell delay = 17.600 ns ( 70.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 29.03 % ) " "Info: Total interconnect delay = 7.200 ns ( 29.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "24.800 ns" { STOPNSG inst1 choseR:inst58|inst24~171 Count:inst22|74283:inst1|f74283:sub|91~10 NS3~0 NS3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "24.800 ns" { STOPNSG STOPNSG~out inst1 choseR:inst58|inst24~171 Count:inst22|74283:inst1|f74283:sub|91~10 NS3~0 NS3 } { 0.000ns 0.000ns 2.800ns 1.000ns 0.300ns 2.300ns 0.800ns } { 0.000ns 4.900ns 1.700ns 1.700ns 1.600ns 1.400ns 6.300ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "74190:inst5\|48 C CLK 6.300 ns register " "Info: th for register \"74190:inst5\|48\" (data pin = \"C\", clock pin = \"CLK\") is 6.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_133 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1616 664 832 1632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst33~8 2 COMB LC4_C33 4 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC4_C33; Fanout = 4; COMB Node = 'inst33~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst33~8 } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 1592 1040 1104 1640 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.500 ns) 10.100 ns 74190:inst18\|48 3 REG LC2_C32 5 " "Info: 3: + IC(1.200 ns) + CELL(0.500 ns) = 10.100 ns; Loc. = LC2_C32; Fanout = 5; REG Node = '74190:inst18\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { inst33~8 74190:inst18|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns 74190:inst18\|58~42 4 COMB LC1_C32 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC1_C32; Fanout = 4; COMB Node = '74190:inst18\|58~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { 74190:inst18|48 74190:inst18|58~42 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 14.500 ns 74190:inst18\|58~43 5 COMB LC8_C33 5 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 14.500 ns; Loc. = LC8_C33; Fanout = 5; COMB Node = '74190:inst18\|58~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.700 ns" { 74190:inst18|58~42 74190:inst18|58~43 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 15.800 ns 74190:inst5\|48 6 REG LC5_C29 8 " "Info: 6: + IC(1.300 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC5_C29; Fanout = 8; REG Node = '74190:inst5\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst18|58~43 74190:inst5|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 63.92 % ) " "Info: Total cell delay = 10.100 ns ( 63.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 36.08 % ) " "Info: Total interconnect delay = 5.700 ns ( 36.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|48 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|48 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Tlingt.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/张云华 2-2/TlightNEWNEW/Tlingt.bdf" { { 216 -24 144 232 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.400 ns) 8.500 ns 74138:inst67\|22~9 2 COMB LC5_C32 4 " "Info: 2: + IC(2.200 ns) + CELL(1.400 ns) = 8.500 ns; Loc. = LC5_C32; Fanout = 4; COMB Node = '74138:inst67\|22~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { C 74138:inst67|22~9 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.000 ns) 10.800 ns 74190:inst5\|48 3 REG LC5_C29 8 " "Info: 3: + IC(1.300 ns) + CELL(1.000 ns) = 10.800 ns; Loc. = LC5_C29; Fanout = 8; REG Node = '74190:inst5\|48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.300 ns" { 74138:inst67|22~9 74190:inst5|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 67.59 % ) " "Info: Total cell delay = 7.300 ns ( 67.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 32.41 % ) " "Info: Total interconnect delay = 3.500 ns ( 32.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.800 ns" { C 74138:inst67|22~9 74190:inst5|48 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.800 ns" { C C~out 74138:inst67|22~9 74190:inst5|48 } { 0.000ns 0.000ns 2.200ns 1.300ns } { 0.000ns 4.900ns 1.400ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.800 ns" { CLK inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|48 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.800 ns" { CLK CLK~out inst33~8 74190:inst18|48 74190:inst18|58~42 74190:inst18|58~43 74190:inst5|48 } { 0.000ns 0.000ns 1.900ns 1.200ns 0.300ns 1.000ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.500ns 1.400ns 1.700ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.800 ns" { C 74138:inst67|22~9 74190:inst5|48 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.800 ns" { C C~out 74138:inst67|22~9 74190:inst5|48 } { 0.000ns 0.000ns 2.200ns 1.300ns } { 0.000ns 4.900ns 1.400ns 1.000ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 17 05:08:58 2012 " "Info: Processing ended: Sun Jun 17 05:08:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
