[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65LVDS105PWR production of TEXAS INSTRUMENTS from the text:4Z4Y3Z3Y2Z2Y1Z1Y\nEN1\nEN2\nA\nEN4EN3\n4Z4Y3Z3Y2Z2Y1Z1Y\nEN1\nEN2\nA\nEN4EN3\nB\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nSN65LVDS10x 4-Port LVDSand4-Port TTL-to-LVDS Repeaters\n1Features 3Description\nTheSN65LVDS10x areadifferential linereceiver and\n1•Receiver andDrivers Meet orExceed the\naLVTTL input (respectively) connected tofourRequirements ofANSI EIA/TIA-644 Standarddifferential line drivers that implement theelectrical–SN65LVDS105 Receives Low-Voltage TTLcharacteristics oflow-voltage differential signaling\n(LVTTL) Levels (LVDS). LVDS, asspecified inEIA/TIA-644 isadata\nsignaling technique that offers low-power, low-noise –SN65LVDS104 Receives Differential Input\ncoupling, and switching speeds totransmit data at Levels, ±100mV\nrelatively long distances. (Note: Theultimate rateand•Typical Data Signaling Rates to400Mbps ordistance ofdata transfer isdependent upon theClock Frequencies to400MHzattenuation characteristics ofthemedia, thenoise\n•Operates From aSingle 3.3-V Supply coupling tothe environment, and other system\ncharacteristics.) •Low-Voltage Differential Signaling With Typical\nOutput Voltage of350mVanda100-ΩLoadThe intended application ofthisdevice andsignaling\n•Propagation Delay Time technique isfor point-to-point baseband data\ntransmission over controlled impedance media of–SN65LVDS105 –2.2ns(Typ)approximately 100Ω.The transmission media may–SN65LVDS104 –3.1ns(Typ)beprinted-circuit board traces, backplanes, orcables.\n•LVTTL Levels Are5-VTolerant Having thedrivers integrated intothesame substrate,\nalong with thelowpulse skew ofbalanced signaling, •Electrically Compatible With LVDS, PECL,\nallows extremely precise timing alignment ofthe LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,\nsignals repeated from theinput. This isparticularlySSTL, orHSTL Outputs With External Networksadvantageous indistribution orexpansion ofsignals•Driver Outputs AreHigh-Impedance Whensuch asclock orserial data stream.\nDisabled orWith VCC<1.5V\nThe SN65LVDS10x arecharacterized foroperation•Bus-Pin ESD Protection Exceeds 16kVfrom –40°Cto85°C.\n•SOIC andTSSOP Packaging\nTheSN65LVDS10x aremembers ofafamily ofLVDS\nrepeaters. Abrief overview ofthefamily isprovided in2ApplicationstheSelection Guide toLVDS Repeaters section.\n•Clock Distribution\nDevice Information(1)•Wireless Base Stations\nPART NUMBER PACKAGE BODY SIZE (NOM)•Network Routers\nSOIC (16) 9.90 mm×3.91 mm SN65LVDS104,\nSN65LVDS105 TSSOP (16) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSN65LVDS105 Logic Diagram (Positive Logic) SN65LVDS104 Logic Diagram (Positive Logic)\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n9.1 Overview ................................................................. 15 1Features .................................................................. 1\n9.2 Functional Block Diagram ....................................... 15 2Applications ........................................................... 1\n9.3 Feature Description ................................................. 153Description ............................................................. 1\n9.4 Device Functional Modes ........................................ 164Revision History ..................................................... 2\n10Application andImplementation ........................ 215Selection Guide toLVDS Repeaters .................... 3\n10.1 Application Information .......................................... 216PinConfiguration andFunctions ......................... 310.2 Typical Application ............................................... 217Specifications ......................................................... 410.3 Multidrop Communications .................................... 267.1 Absolute Maximum Ratings ...................................... 411Power Supply Recommendations ..................... 277.2 ESD Ratings —JEDEC .............................................. 411.1 Coupling Capacitor Recommendations ................ 277.3 ESD Ratings —MIL-STD ............................................ 4\n12Layout ................................................................... 277.4 Recommended Operating Conditions ....................... 4\n12.1 Layout Guidelines ................................................. 277.5 Thermal Information .................................................. 4\n12.2 Layout Example .................................................... 317.6 SN65LVDS104 Electrical Characteristics ................. 5\n13Device andDocumentation Support ................. 327.7 SN65LVDS105 Electrical Characteristics ................. 6\n13.1 Related Links ........................................................ 327.8 SN65LVDS104 Switching Characteristics ................ 6\n13.2 Community Resources .......................................... 327.9 SN65LVDS105 Switching Characteristics ................ 7\n13.3 Trademarks ........................................................... 327.10 Dissipation Ratings ................................................. 7\n13.4 Electrostatic Discharge Caution ............................ 327.11 Typical Characteristics ............................................ 8\n13.5 Glossary ................................................................ 328Parameter Measurement Information ................ 10\n14Mechanical, Packaging, andOrderable9Detailed Description ............................................ 15Information ........................................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(January 2005) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9EN1\nEN2\nEN3\nVCC\nGND\nA\nNC\nEN41Y\n1Z\n2Y\n2Z\n3Y\n3Z\n4Y\n4Z\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9EN1\nEN2\nEN3\nVCC\nGND\nA\nB\nEN41Y\n1Z\n2Y\n2Z\n3Y\n3Z\n4Y\n4Z\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\n5Selection Guide toLVDS Repeaters\nDEVICE NO.INPUTS NO.OUTPUTS PACKAGE COMMENT\nSN65LVDS22 2LVDS 2LVDS 16-pin D Dual multiplexed LVDS repeater\nSN65LVDS104 1LVDS 4LVDS 16-pin D 4-Port LVDS repeater\nSN65LVDS105 1LVTTL 4LVDS 16-pin D 4-Port TTL-to-LVDS repeater\nSN65LVDS108 1LVDS 8LVDS 38-pin DBT 8-Port LVDS repeater\nSN65LVDS109 2LVDS 8LVDS 38-pin DBT Dual 4-port LVDS repeater\nSN65LVDS116 1LVDS 16LVDS 64-pin DGG 16-Port LVDS repeater\nSN65LVDS117 2LVDS 16LVDS 64-pin DGG Dual 8-port LVDS repeater\n6PinConfiguration andFunctions\nSN65LVDS104 DorPWPackageSN65LVDS105 DorPWPackage16-Pin SOIC orTSSOP16-Pin SOIC orTSSOPTopViewTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SN65LVDS104 SN65LVDS105\nA 6 6 I LVDS input, positive (LVDS104) orLVTTL input, (LVDS105)\nB 7 — I LVDS input, negative\nEN1 1 1 I Enable, channel 1\nEN2 2 2 I Enable, channel 2\nEN3 3 3 I Enable, channel 3\nEN4 8 8 I Enable, channel 4\nGND 5 5 — Ground\nNC — 7 — Noconnect\nVCC 4 4 — Supply voltage\n1Y 16 16 O LVDS output, positive, channel 1\n1Z 15 15 O LVDS output, negative, channel 1\n2Y 14 14 O LVDS output, positive, channel 2\n2Z 13 13 O LVDS output, negative, channel 2\n3Y 12 12 O LVDS output, positive, channel 3\n3Z 11 11 O LVDS output, negative, channel 3\n4Y 10 10 O LVDS output, positive, channel 4\n4Z 9 9 O LVDS output, negative, channel 4\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, VCC(2)–0.5 4 V\nEnables, A(SN65LVDS105) –0.5 6 V\nVoltage\nA,B,YorZ –0.5 4 V\nContinuous power dissipation SeeDissipation Ratings\nLead temperature 1.6mm(1/16 inch) from case for10seconds 260 °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential I/Obusvoltages, arewith respect tonetwork ground terminal.\n7.2 ESD Ratings —JEDEC\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±12000 ElectrostaticV(ESD) Vdischarge Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 ESD Ratings —MIL-STD\nVALUE UNIT\nClass 3,A 16000 Tested inaccordance with MIL-STD-883C MethodV(ESD) Electrostatic discharge V3015.7; A,B,Y,Z,andGND pins Class 3,B 400\n7.4 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage 3 3.3 3.6 V\nVIH High-level input voltage 2 V\nVIL Low-level input voltage 0.8 V\nVIorVIC Voltage atanybusterminal (separately orcommon-mode) 0 VCC–0.8\nTA Operating free-air temperature –40 85 °C\n7.5 Thermal Information\nSN65LVDS104, SN65LVDS105\nTHERMAL METRIC(1)D(SOIC) PW(TSSOP) UNIT\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 74.4 101.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 35.1 29.2 °C/W\nRθJB Junction-to-board thermal resistance 32 47.3 °C/W\nψJT Junction-to-top characterization parameter 6 1.4 °C/W\nψJB Junction-to-board characterization parameter 31.7 46.6 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\n7.6 SN65LVDS104 Electrical Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVIT+ Positive-going differential input voltage threshold See Figure 13andTable 1 100\nmV\nVIT- Negative-going differential input voltage threshold See Figure 13andTable 1 –100\nRL=100Ω,VID=±100mV,|VOD| Differential output voltage magnitude 247 340 454 mVSee Figure 13andFigure 14\nChange indifferential output voltage magnitude between logic RL=100Ω,VID=±100mV,Δ|VOD| –50 50 mVstates See Figure 13andFigure 14\nVOC(SS) Steady-state common-mode output voltage See Figure 15 1.125 1.375 V\nChange insteady-state common-mode output voltageΔVOC(SS) See Figure 15 –50 50 mVbetween logic states\nVOC(PP) Peak-to-peak common-mode output voltage See Figure 15 25 150 mV\nEnabled, RL=100Ω 23 35\nICC Supply current mA\nDisabled 3 8\nVI=0V –2 –11 –20\nII Input current (AorBinputs) µA\nVI=2.4V –1.2 –3\nII(OFF) Power-off Input current VCC=1.5V,VI=2.4V 20 µA\nIIH High-level input current (enables) VIH=2V 20 µA\nIIL Low-level input current (enables) VIL=0.8V 10 µA\nVOYorVOZ=0V ±10\nIOS Short-circuit output current mA\nVOD=0V ±10\nIOZ High-impedance output current VO=0Vor2.4V ±1µA\nIO(OFF) Power-off output current VCC=1.5V,VO=2.4V ±1µA\nCIN Input capacitance (AorBinputs) VI=0.4sin(4E6πt)+0.5V 3 pF\nVI=0.4sin(4E6πt)+0.5V,CO Output capacitance (YorZoutputs) 9.4 pFDisabled\n(1) Alltypical values areat25°Candwith a3.3-V supply.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n7.7 SN65LVDS105 Electrical Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nRL=100Ω,VID=±100mV,|VOD| Differential output voltage magnitude 247 340 454 mVSee Figure 18andFigure 19\nChange indifferential output voltage magnitude between logic RL=100Ω,VID=±100mV,Δ|VOD| –50 50 mVstates See Figure 18andFigure 19\n1.37VOC(SS) Steady-state common-mode output voltage See Figure 20 1.125 V5\nChange insteady-state common-mode output voltage betweenΔVOC(SS) See Figure 20 –50 50 mVlogic states\nVOC(PP) Peak-to-peak common-mode output voltage See Figure 20 25 150 mV\nEnabled, RL=100Ω 23 35\nICC Supply current mA\nDisabled 0.7 6.4\nIIH High-level input current VIH=2V 20 µA\nIIL Low-level input current VIL=0.8V 10 µA\nVOYorVOZ=0V ±10\nIOS Short-circuit output current mA\nVOD=0V ±10\nIOZ High-impedance output current VO=0Vor2.4V ±1µA\nIO(OFF) Power-off output current VCC=1.5V,VO=2.4V 0.3 ±1µA\nCIN Input capacitance VI=0.4sin(4E6πt)+0.5V 5 pF\nVI=0.4sin(4E6πt)+0.5V,CO Output capacitance (YorZoutputs) 9.4 pFDisabled\n(1) Alltypical values areat25°Candwith a3.3-V supply.\n7.8 SN65LVDS104 Switching Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nRL=100Ω,CL=10pF,tPLH Propagation delay time, low-to-high-level output 2.4 3.2 4.2 nsSee Figure 16\nRL=100Ω,CL=10pF,tPHL Propagation delay time, high-to-low-level output 2.2 3.1 4.2 nsSee Figure 16\nRL=100Ω,CL=10pF,tr Differential output signal risetime 0.3 0.8 1.2 nsSee Figure 16\nRL=100Ω,CL=10pF,tf Differential output signal falltime 0.3 0.8 1.2 nsSee Figure 16\nRL=100Ω,CL=10pF,tsk(p) Pulse skew (|tPHL-tPLH|) 150 500 psSee Figure 16\nRL=100Ω,CL=10pF,tsk(o) Channel-to-channel output skew(2)20 100 psSee Figure 16\ntsk(pp) Part-to-part skew(3)1.5 ns\ntPZH Propagation delay time, high-impedance-to-high-level output See Figure 17 7.2 15 ns\ntPZL Propagation delay time, high-impedance-to-low-level output See Figure 17 8.4 15 ns\ntPHZ Propagation delay time, high-level-to-high-impedance output See Figure 17 3.6 15 ns\ntPLZ Propagation delay time, low-level-to-high-impedance output See Figure 17 6 15 ns\n(1) Alltypical values areat25°Candwith a3.3-V supply.\n(2) tsk(o)isthemagnitude ofthetime difference between thetPLHortPHLofalldrivers ofasingle device with alloftheir inputs connected\ntogether.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n6 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\n7.9 SN65LVDS105 Switching Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nRL=100Ω,CL=10pF,tPLH Propagation delay time, low-to-high-level output 1.7 2.2 3 nsSee Figure 21\nRL=100Ω,CL=10pF,tPHL Propagation delay time, high-to-low-level output 1.4 2.3 3.5 nsSee Figure 21\nRL=100Ω,CL=10pF,tr Differential output signal risetime 0.3 0.8 1.2 nsSee Figure 21\nRL=100Ω,CL=10pF,tf Differential output signal falltime 0.3 0.8 1.2 nsSee Figure 21\nRL=100Ω,CL=10pF,tsk(p) Pulse skew (|tPHL-tPLH|) 150 500 psSee Figure 21\nRL=100Ω,CL=10pF,tsk(o) Channel-to-channel output skew(2)20 100 psSee Figure 21\ntsk(pp) Part-to-part skew(3)1.5 ns\ntPZH Propagation delay time, high-impedance-to-high-level output See Figure 22 7.2 15 ns\ntPZL Propagation delay time, high-impedance-to-low-level output See Figure 22 8.4 15 ns\ntPHZ Propagation delay time, high-level-to-high-impedance output See Figure 22 3.6 15 ns\ntPLZ Propagation delay time, low-level-to-high-impedance output See Figure 22 6 15 ns\n(1) Alltypical values areat25°Candwith a3.3-V supply.\n(2) tsk(o)isthemagnitude ofthetime difference between thetPLHortPHLofalldrivers ofasingle device with alloftheir inputs connected\ntogether.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n7.10 Dissipation Ratings\nTA≤25°C OPERATING FACTOR(1)TA=85°CPACKAGEPOWER RATING ABOVE TA=25°C POWER RATING\nD 950mW 7.6mW/°C 494mW\nPW 774mW 6.2mW/°C 402mW\n(1) This istheinverse ofthejunction-to-ambient thermal resistance when board-mounted (low-k) andwith noairflow.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nTA − Free-Air T emperature − °C2.82.93.03.13.23.33.43.53.6\n−50 −25 0 25 50 75 100tPLH− Low-To-High Propagation  Delay T ime − ns\nVCC = 3.6 VVCC = 3 VVCC = 3.3 V\nTA − Free-Air T emperature − °C2.82.93.03.13.23.33.43.53.6\n−50 −25 0 25 50 75 100tPHL− High-To-Low Propagation Delay T ime − ns\nVCC = 3.6 VVCC = 3 V\nVCC = 3.3 V\n0\nIOL − Low-Level Output Current − mA4\n3\n0\n4 62\n2VCC = 3.3 V\nTA = 25°C\n1VOL− Low-Level Output V oltage − V\n−4\nIOH − High-Level Output Current − mA3.5\n2.5\n0\n−2 01.5\n−30.5VOH− High-Level Output V oltage − V\n−13\n2\n1VCC = 3.3 V\nTA = 25°C\n2530354045505560\n50 100 150 200 250 300 350\nf − Frequency − MHz− Supply Current − mAICCVCC = 3.6 V\nVCC = 3 V\nAll Outputs Loaded\nand EnabledVCC = 3.3 V\n20253035404550\n50 100 150 200 250 300 350\nf − Frequency − MHz− Supply Current − mAICCVCC = 3.6 V\nVCC = 3 V\nAll Outputs Loaded\nand EnabledVCC = 3.3 V\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n7.11 Typical Characteristics\nFigure 1.SN65LVDS104 Supply Current vsFrequency Figure 2.SN65LVDS105 Supply Current vsFrequency\nFigure 4.Driver High-Level Output Voltage vsHigh-Level Figure 3.Driver Low-Level Output Voltage vsLow-Level\nOutput Current Output Current\nFigure 5.SN65LVDS104 Low-to-High Propagation Delay Figure 6.SN65LVDS104 High-to-Low Propagation Delay\nTime vsFree-Air Temperature Time vsFree-Air Temperature\n8 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n02468101214\n0 100 200 300 400 500 600\nClock Frequency − MHzPeak-to-Peak Jitter − psTA = 25/C0053C\nVCC =  3 VVCC = 3.6 V\n0100200300400500600\n0 100 200 300 400 500 600\nSignaling Rate − MbpsVCC = 3.6 V\nVCC =  3 VPeak-to-Peak Jitter − psTA = 25/C0053C\n0100200300400500600700800\n0 100 200 300 400 500 600\nSignaling Rate − MbpsVCC = 3.6 V\nVCC =  3 VPeak-to-Peak Jitter − psTA = 25/C0053C\n024681012141618\n0 100 200 300 400 500 600\nClock Frequency − MHzPeak-to-Peak Jitter − psTA = 25/C0053C\nVCC =  3 V\nVCC = 3.6 V\nTA − Free-Air T emperature − °C2.02.12.22.32.42.52.62.7\n−50 −25 0 25 50 75 100tPLH− Low-To-High Propagation  Delay T ime − ns\nVCC = 3.6 VVCC = 3 V\nVCC = 3.3 V\nTA − Free-Air T emperature − °C2.02.12.22.32.42.52.62.7\n−50 −25 0 25 50 75 100tPHL− High-To-Low Propagation Delay T ime − ns\nVCC = 3.6 VVCC = 3 V\nVCC = 3.3 V\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nFigure 7.SN65LVDS105 Low-to-High Propagation Delay Figure 8.SN65LVDS105 High-to-Low Propagation Delay\nTime vsFree-Air Temperature Time vsFree-Air Temperature\nInput: 50% duty cycle square wave with period jitter <9psat100\nInput: 215PRBS with peak-to-peak jitter <115psat100Mbps. Test MHz. Test board adds about 5psp-pjitter. Alloutputs enabled and\nboard adds about 70psp-pjitter. Alloutputs enabled andloaded with loaded with differential 100-Ωloads, worst-case output, supply\ndifferential 100-Ωloads, worst-case output, supply decoupled with decoupled with 0.1-µFand0.001- µFceramic 0603-style capacitors 1\n0.1-µFceramic 0603-style capacitors 1cmfrom thedevice. cmfrom thedevice.\nFigure 9.SN65LVDS104 P-PEye-Pattern Jitter vsPRBS Figure 10.SN65LVDS104 P-PPeriod Jitter vsClock\nSignaling Rate Frequency\nInput: 215PRBS with peak-to-peak Jitter <147psat100Mbps, Test Input: 50% duty cycle square wave with period jitter <10psat100\nboard adds about 43psp-pjitter. Alloutputs enabled andloaded with MHz. Test board adds about 5psp-pjitter. Alloutputs enabled and\ndifferential 100-Ωloads, worst-case output, supply decoupled with loaded with differential 100-Ωloads, worst-case output, supply\n0.1-µFand0.001- µFceramic 0603-style capacitors 1cmfrom the decoupled with 0.1-µFand0.001- µFceramic 0603-style capacitors 1\ndevice. cmfrom thedevice.\nFigure 11.SN65LVDS105 P-PEye-Pattern Jitter vsPRBS Figure 12.SN65LVDS105 P-PPeriod Jitter vsClock\nSignaling Rate Frequency\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n±3.75 kW\n0 V ≤ VTEST ≤ 2.4 VY\nZVOD Input 100 W\n3.75 kW\nII\nVIBVID\nVIAA\nBIIBVOD\nVOZVOY\nVOCIOY\nIOZ\nZY\nVOY/C0041VOZ\n2\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n8Parameter Measurement Information\nFigure 13.SN65LVDS104 Voltage andCurrent Definitions\nTable 1.SN65LVDS104 Minimum andMaximum Input Threshold Test Voltages\nRESULTING RESULTINGAPPLIEDDIFFERENTIAL COMMON-MODEVOLTAGESINPUT VOLTAGE INPUT VOLTAGE\nVIA VIB VID VIC\n1.25 V 1.15 V 100mV 1.2V\n1.15 V 1.25 V –100mV 1.2V\n2.4V 2.3V 100mV 2.35 V\n2.3V 2.4V –100mV 2.35 V\n0.1V 0V 100mV 0.05 V\n0V 0.1V –100mV 0.05 V\n1.5V 0.9V 600mV 1.2V\n0.9V 1.5V –600mV 1.2V\n2.4V 1.8V 600mV 2.1V\n1.8V 2.4V –600mV 2.1V\n0.6V 0V 600mV 0.3V\n0V 0.6V –600mV 0.3V\nFigure 14.SN65LVDS104 VODTest Circuit\n10 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n1.4 V\n1.2 V\n1 V\ntPLH tPHL\n100%\n80%\n20%\n0%Input\nOutput\n0 V\ntf trVOD(H)\nVOD(L)VIB\nVIA\nY\nZVOD100 W ± 1%A\nInput\n(see Note A)\nCL = 10 pF\n(2 Places)\n(see Note B)B\nY\nZ49.9 W ± 1% (2 Places)\nVOC\nVOVOC(PP)\nVOC(SS)1 V1.4 V\nVIInput\n(see Note A)VI\nCL = 10 pF\n(2 Places)\n(see Note B)\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =0.5Mpps, andpulse width =500±10ns.\nB. CLincludes instrumentation and fixture capacitance within 0.06 mofthedevice under test. The measurement of\nVOC(PP) ismade ontestequipment with a–3dBbandwidth ofatleast 300MHz.\nFigure 15.SN65LVDS104 Test Circuit andDefinitions fortheDriver Common-Mode Output Voltage\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =50Mpps, andpulse width =10±0.2ns.\nB. CLincludes instrumentation andfixture capacitance within 0.06 mofthedevice under test.\nFigure 16.SN65LVDS104 Test Circuit, Timing, andVoltage Definitions fortheDifferential Output Signal\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n±3.75 kW\n0 V ≤ VTEST ≤ 2.4 VY\nZVOD Input 100 W\n3.75 kW\nII\nVIAAVOD\nVOZVOY\nVOCIOY\nIOZ\nZY\nVOY/C0041VOZ\n2\ntPZH tPHZ\ntPZL tPLZ3 V\n1.5 V\n0 V\n@ 1.4 V\n1.25 V\n1.2 V\n@ 1 V1.2 V\n1.15 VEN\nVOY or VOZ\nVOZ or VOYY\nZ\nCL = 10 pF\n(2 Places)\n(see Note B)49.9 W ± 1% (2 Places)\n1.2 V\nVOYVOZ1 V or 1.4 V\n1.2 V\nENInput\n(see Note A)\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =0.5Mpps, andpulse width =500±10ns.\nB. CLincludes instrumentation andfixture capacitance within 0.06 mofthedevice under test.\nFigure 17.SN65LVDS104 Enable andDisable Time Circuit andDefinitions\nFigure 18.SN65LVDS105 Voltage andCurrent Definitions\nFigure 19.SN65LVDS105 VOD Test Circuit\n12 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nY\nZVOD Input\n(see Note A)\nCL = 10 pF\n(2 Places)\n(see Note B)100 W ± 1%3 V\n1.5 V\n0 V\ntPLH tPHL\n100%\n80%\n20%\n0%Input\nOutput\n0 V\ntf trVOD(H)\nVOD(L)VIA\nY\nZ49.9 W ± 1% (2 Places)\nVOC\nVOVOC(PP)\nVOC(SS)0 V A3 V\nCL = 10 pF\n(2 Places)\n(see Note B)Input\n(see Note A)\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =0.5Mpps, andpulse width =500±10ns.\nB. CLincludes instrumentation and fixture capacitance within 0.06 mofthedevice under test. The measurement of\nVOC(PP) ismade ontestequipment with a-3dBbandwidth ofatleast 300MHz.\nFigure 20.SN65LVDS105 Test Circuit andDefinitions fortheDriver Common-Mode Output Voltage\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =50Mpps, andpulse width =10±0.2ns.\nB. CLincludes instrumentation andfixture capacitance within 0.06 mofthedevice under test.\nFigure 21.SN65LVDS105 Test Circuit, Timing, andVoltage Definitions fortheDifferential Output Signal\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN65LVDS104 SN65LVDS105\ntPZH tPHZ\ntPZL tPLZ3 V\n1.5 V\n0 V\n@ 1.4 V\n1.25 V\n1.2 V\n@ 1 V1.2 V\n1.15 VEN\nVOY\nor\nVOZ\nVOZ\nor\nVOYY\nZ\nCL = 10 pF\n(2 Places)\n(see Note B)49.9 W ± 1% (2 Places)\n1.2 V\nVOYVOZ0.8 V or 2 V\nENInput\n(see Note A)\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,Pulse Repetition Rate\n(PRR) =0.5Mpps, andpulse width =500±10ns.\nB. CLincludes instrumentation andfixture capacitance within 0.06 mofthedevice under test.\nFigure 22.SN65LVDS105 Enable andDisable Time Circuit andDefinitions\n14 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n4Z4Y3Z3Y2Z2Y1Z1Y\nEN1\nEN2\nA\nEN4EN3\n4Z4Y3Z3Y2Z2Y1Z1Y\nEN1\nEN2\nA\nEN4EN3\nB\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\n9Detailed Description\n9.1 Overview\nThe SN65LVDS10x areadifferential linereceiver andaLVTTL input, respectively, connected tofour differential\nsignaling (LVDS) line drivers. These devices operate from asingle 3.3-V supply. The input signal tothe\nSN65LVDS104 isadifferential LVDS signal; thisdevice requires ±100mVofinput signal todetermine thecorrect\nstate ofthereceived signal. The input signal totheSN65LVDS105 isanLVTTL signal. The outputs ofboth\ndevices arefour differential signals complying with theLVDS standard (TIA/EIA-644). The differential output\nsignal operates with asignal level of350 mV, nominally, atacommon-mode voltage of1.2V.The intended\napplication ofthisdevice andsignaling technique isforpoint-to-point baseband data transmission over controlled\nimpedance media ofapproximately 100Ω.The transmission media may beprinted-circuit board traces,\nbackplanes, orcables. Having thedrivers integrated intothesame substrate, along with thelowpulse skew of\nbalanced signaling, allows extremely precise timing alignment ofthesignals repeated from theinput. This is\nparticularly advantageous indistribution orexpansion ofsignals such asclock orserial data stream.\n9.2 Functional Block Diagram\nFigure 23.Example ofFunctional Block Diagram (SN65LVDS104)\nFigure 24.Example ofFunctional Block Diagram (SN65LVDS105)\n9.3 Feature Description\n9.3.1 FailSafe\nAcommon problem with differential signaling applications ishow thesystem responds when nodifferential\nvoltage ispresent onthesignal pair. The LVDS receiver islikemost differential linereceivers, inthatitsoutput\nlogic state canbeindeterminate when thedifferential input voltage isbetween –100mVand100mVandwithin\nitsrecommended input common-mode voltage range. However, TILVDS receivers handles theopen-input circuit\nsituation differently.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nRt = 100 W (Typ)300 kW 300 kWVCC\nVIT ≈ 2.3 VA\nBY\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\nOpen-circuit means thatthere islittle ornoinput current tothereceiver from thedata lineitself. This could be\nwhen thedriver isinahigh-impedance state orthecable isdisconnected. When thisoccurs, theLVDS receiver\npulls each lineofthesignal pair tonear VCC through 300-kΩresistors asshown inFigure 25.The fail-safe\nfeature uses anAND gate with input voltage thresholds atabout 2.3Vtodetect thiscondition and force the\noutput toahigh-level regardless ofthedifferential input voltage.\nFigure 25.Open-Circuit FailSafe oftheLVDS Receiver\nItisonly under these conditions thattheoutput ofthereceiver willbevalid with less than a100mVdifferential\ninput voltage magnitude. The presence ofthetermination resistor, Rt,does notaffect thefail-safe function as\nlong asitisconnected asshown inFigure 25.Other termination circuits may allow adccurrent toground that\ncould defeat thepullup currents from thereceiver andthefail-safe feature.\n9.4 Device Functional Modes\nTable 2liststhefunction tables fortheSN65LVDS104 and105devices.\nTable 2.Function Tables(1)\nSN65LVDS104 SN65LVDS105\nINPUT OUTPUT INPUT OUTPUT\nVID=VA-VB xEN xY xZ A ENx xY xZ\nX X Z Z L H L H\nX L Z Z H H H L\nVID≥100mV H H L Open H L H\n–100mV<VID<100mV H ? ? X L Z Z\nVID≤–100mV H L H X X Z Z\n(1) H=high level, L=lowlevel, Z=high impedance, ?=indeterminate, X=don\'tcare\n16 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nVDD\n50 Ω\n50 ΩA\nB\n1.35 V < V TT < 1.65 V\n0.1 µF LVDS Receiver\nVDD\n50 Ω25 Ω\n50\nΩA\nB\n1/2 VDD\n0.1 µF LVDS Receiver\n300 kΩ 300 kΩVCC\n7 V 7 VA\nInputB\nInput7 V\n300 kΩ50 ΩVCC\nEN and \nA (\'LVDS105)\n InputVCC\n5 Ω\n7 VY  or Z\nOutput10 kΩ\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nFigure 26.Equivalent Input andOutput Schematic Diagrams\n9.4.1 Input Level Translation\nAnLVDS receiver canbeused toreceive various other types oflogic signals. Figure 27through Figure 36show\nthetermination circuits forSSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, andTTL.\nFigure 27.Sub-Series Terminated (SSTL) orHigh-Speed Transceiver Logic (HSTL)\nFigure 28.Center TapTermination\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n3.3 V\n33 ΩA\nB3.3 V\nLVDS Receiver33 Ω\n51 ΩECL50 Ω\n50 Ω\n51 Ω120 Ω 120 Ω\nA\nB\n1.47 V < V TT < 1.62 V\n0.1 µFLVDS ReceiverZ0 Z0\nVDD\nA\nB1.14 V < V TT < 1.26 V\nLVDS Receiver2 kΩ50 Ω\n0.1 µF50 Ω 1 kΩ\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nFigure 29.Gunning Transceiver Logic (GTL)\nFigure 30.Backplane Transceiver\nFigure 31.Low-Voltage Positive Emitter-Coupled Logic (LVPECL)\n18 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n5 V\nA\nB5 V\nLVDS Receiver3.32 kΩ0.1 µF10 kΩ\n560 Ω\n560 Ω\n3.3 V\nA\nB3.3 V\nLVDS Receiver7.5 kΩ0.1 µF7.5 kΩ\n5 V\n100 ΩA\nB5 V\nLVDS Receiver100 Ω\n33 ΩECL50 Ω\n50 Ω\n33 Ω82 Ω 82 Ω\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nFigure 32.Positive Emitter-Coupled Logic (PECL)\nFigure 33.3.3-V CMOS\nFigure 34.5-VCMOS\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n3.3 V\nA\nB3.3 V\nLVDS Receiver3.01 kΩ0.1 µF4.02 kΩ\n560 Ω\n5 V\nA\nB5 V\nLVDS Receiver4.02 kΩ0.1 µF10 kΩ\n470 Ω\n3.3 V\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nFigure 35.5-VTTL\nFigure 36.LVTTL\n20 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nDriver 100Ω ReceiverIN+\nIN-OUT+\nOUT-14\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe SN65LVDS049 isadual LVDS driver-receiver pair. The functionality ofthese devices issimple, yet\nextremely flexible, leading totheir useindesigns ranging from wireless base stations todesktop computers. The\nvaried class ofpotential applications share features andapplications discussed intheparagraphs below.\n10.2 Typical Application\n10.2.1 Point-to-Point Communications\nThe most basic application forLVDS buffers, asfound inthisdata sheet, isforpoint-to-point communications of\ndigital data, asshown inFigure 37.\nFigure 37.Point-to-Point Topology\nApoint-to-point communications channel has asingle transmitter (driver) and asingle receiver. This\ncommunications topology isoften referred toassimplex. InFigure 37thedriver receives asingle-ended input\nsignal and thereceiver outputs asingle-ended recovered signal. The LVDS driver converts thesingle-ended\ninput toadifferential signal fortransmission over abalanced interconnecting media of100-Ωcharacteristic\nimpedance. The conversion from asingle-ended signal toanLVDS signal retains thedigital data payload while\ntranslating toasignal whose features aremore appropriate forcommunication over extended distances orina\nnoisy environment.\n10.2.2 Design Requirements\nForthisdesign example, usetheparameters listed inTable 3.\nTable 3.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nDriver supply voltage (VCCD) 3to3.6V\nDriver input voltage 0.8toVCCDV\nDriver signaling rate DCto400Mbps\nInterconnect characteristic impedance 100Ω\nTermination resistance 100Ω\nReceiver supply voltage (VCCR) 3to3.6V\nNumber ofreceiver nodes 1\nReceiver input voltage 0toVCCR–0.8V\nGround shift between driver andreceiver ±1\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n0.004 µF 0.1 µF3.3 V\nLVDS100 mAC 4 ns = 0.004 F0.1V/c230 /c246/c61 /c180 /c109/c231 /c247/c232 /c248\nMaximum Step Change Supply Current\nchip Rise Time\nMaximum Power Supply NoiseIC TV/c68/c230 /c246/c61 /c180/c231 /c247/c68/c232 /c248\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nTypical Application (continued)\n10.2.3 Detailed Design Procedure\n10.2.3.1 Bypass Capacitance\nBypass capacitors play akeyroleinpower distribution circuitry. Atlowfrequencies, power supply offers very low-\nimpedance paths between theterminals. However, ashigher frequency currents propagate through power\ntraces, thesource isquite often incapable ofmaintaining alow-impedance path toground. Bypass capacitors are\nused toaddress thisshortcoming. Usually, large bypass capacitors (10μFto1000μF)attheboard level doa\ngood jobinto thekHz range. Due totheir size and length oftheir leads, large capacitors tend tohave large\ninductance values attheswitching frequencies. Tosolve thisproblem, smaller capacitors must be(nFtoμF\nrange) installed locally next totheintegrated circuit.\nMultilayer ceramic chip orsurface-mount capacitors (size 0603 or0805) minimize lead inductances ofbypass\ncapacitors inhigh-speed environments, because their lead inductance isabout 1nH.Forcomparison purposes,\natypical capacitor with leads hasalead inductance ofapproximately 5nH.\nThe value ofthebypass capacitors used locally with LVDS chips canbedetermined bythefollowing formula\naccording toJohnson, equations 8.18 to8.21. Aconservative rise time of4nsand aworst-case change in\nsupply current of100mAcovers thewhole range ofLVDS devices offered byTI.Inthisexample, themaximum\npower supply noise tolerated is100mV. However, thisfigure varies depending onthenoise budget available in\nyour design.\n(1)\n(2)\nThe following example, Figure 38,lowers lead inductance and covers intermediate frequencies between the\nboard-level capacitor (>10μF)andthevalue ofcapacitance found inEquation 2(0.004μF).You must place the\nsmallest value ofcapacitance asclose aspossible tothechip.\nFigure 38.Recommended LVDS Bypass Capacitor Layout\n10.2.3.2 Driver Supply Voltage\nThe device can support operation with asupply aslow as3Vand ashigh as3.6V.Asshown inthe\nSN65LVDS104 Electrical Characteristics and SN65LVDS105 Electrical Characteristics ,thedifferential output\nvoltage isnominally 350 mVover thecomplete output range. The minimum output voltage stays within the\nspecified LVDS limits (247 mVto454mV) fora3.3-V supply.\n10.2.3.3 Driver Input Voltage\nThedriver willoperate with adecision threshold ofapproximately 1.4VforLVTTL input signals.\n10.2.3.4 Driver Output Voltage\nThe SN65LVDS049 driver output isa1.2-V common-mode voltage, with anominal differential output signal of\n350 mV. This 350 mVistheabsolute value ofthedifferential swing (VOD =|V+–V–|).The peak-to-peak\ndifferential voltage istwice thisvalue, or700mV.\n22 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nTypical Application (continued)\n10.2.3.5 Interconnecting Media\nThe physical communication channel between thedriver and thereceiver may beanybalanced paired metal\nconductors meeting therequirements oftheLVDS standard. This media may beatwisted-pair, twinax, flatribbon\ncable, orPCB traces. The nominal characteristic impedance oftheinterconnect must befrom 100Ωto120Ω\nwith variation nomore than 10% (90Ωto132Ω).\n10.2.3.6 PCB Transmission Lines\nAsperSNLA187 ,Figure 39depicts several transmission linestructures commonly used inPCBs. Each structure\nconsists ofasignal lineand areturn path with uniform cross-section along itslength. Amicrostrip isasignal\ntrace onthetop(orbottom) layer, separated byadielectric layer from itsreturn path inaground orpower plane.\nAstripline isasignal trace intheinner layer, with adielectric layer inbetween aground plane above andbelow\nthesignal trace. The dimensions ofthestructure along with thedielectric material properties determine the\ncharacteristic impedance ofthetransmission line(also called controlled-impedance transmission line).\nWhen twosignal lines areplaced near one another, they form apair ofcoupled transmission lines. Figure 39\nshows examples ofedge-coupled microstrips, andedge-coupled orbroad-side-coupled striplines. When excited\nbydifferential signals, thecoupled transmission line isreferred toasadifferential pair. The characteristic\nimpedance ofeach lineiscalled odd-mode impedance. Thesum oftheodd-mode impedances ofeach lineisthe\ndifferential impedance ofthedifferential pair. Inaddition tothetrace dimensions and dielectric material\nproperties, thespacing between thetwo traces determines themutual coupling and impacts thedifferential\nimpedance. When thetwolines areimmediately adjacent; forexample, ifSisless than 2×W,thedifferential pair\niscalled atightly-coupled differential pair. Tomaintain constant differential impedance along thelength, itis\nimportant tokeep thetrace width and spacing uniform along thelength, aswell asmaintain good symmetry\nbetween thetwolines.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: SN65LVDS104 SN65LVDS105\n0\nr87 5.98 HZ ln0.8 W T 1.41ε0\nr1.9 2 H T 60Z ln0.8 W T ε\ns0.96Hdiff 0Z 2 Z 1 0.48 es2.9Hdiff 0Z 2 Z 1 0.347e\nCo-Planar Coupled\nMicrostripsBroad-Side Coupled\nStriplinesEdge-Coupled Edge-CoupledSingle-Ended Microstrip Single-Ended Stripline\nW\nHTW\nT\nHH\nS\nH\nDifferential Microstrip Differential StriplineS\nH\nS\nHHG GW W W\nS=+( )=()[+]\n[ +]\n=×( )××––\n=×× ××( )––\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nTypical Application (continued)\nFigure 39.Controlled-Impedance Transmission Lines\n10.2.3.7 Termination Resistor\nAsshown earlier inFigure 37,anLVDS communication channel employs acurrent source driving atransmission\nlinewhich isterminated with aresistive load. This load serves toconvert thetransmitted current intoavoltage at\nthereceiver input. Toensure good signal integrity, thetermination resistance must bematched tothe\ncharacteristic impedance ofthetransmission line. The designer must ensure that thetermination resistance is\nwithin 10% ofthenominal media characteristic impedance. Ifthetransmission line istargeted for100-Ω\nimpedance, thetermination resistance must befrom 90Ωto110Ω.\nThelinetermination resistance must belocated asclose aspossible tothereceiver, thereby minimizing thestub\nlength from theresistor tothereceiver.\nWhen amultidrop topology isused, linetermination resistors aretypically placed attheend (orends) ofthe\ntransmission line.\n10.2.3.8 Receiver Supply Voltage\nThereceiver cansupport operation with asupply aslowas3Vandashigh as3.6V.\n10.2.3.9 Receiver Input Common-Mode Range\nReceiver supports common-mode values intherange of0.05 Vto2.35 V.This isassuming 100mVdifferential\nsignal anda3.3Vsupply.\n24 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nTypical Application (continued)\nThe driver hasanoutput common-mode range of1.2V.Using thereceiver discussed here, weseethat valid\noperation ofthecommunication linkwilloccur when theground difference between transmitter and receiver is\nwithin approximately ±1V.The useofdifferential signaling inLVDS allows operation inanenvironment where\nthecombination ofground difference and common-mode noise result inacommon-mode difference between\ntransmitter andreceiver of1V.This 1-Vpotential difference hints attheintended application ofLVDS circuits.\nStandards such asRS-485 support potential differences ofalmost 10V,allowing forcommunication over\ndistances ofgreater than 1km.The intended application ofLVDS devices ismore moderate distances, such as\nthose from chip tochip onaboard, board toboard inarack, orfrom rack tonearby rack. When the1-Vpotential\ndifference isnotadequate, yetthehigh-speed andlow-voltage features ofLVDS arestillneeded, thedesigner\ncanchoose from either M-LVDS devices available from TI,orfrom LVDS devices with extended common-mode\nranges, such astheSN65LVDS33.\n10.2.3.10 Receiver Input Signal\nThe LVDS receivers herein comply with theLVDS standard and correctly determine thebus state when the\ndifferential input voltage isgreater than 100mV(HIoutput) orless than –100mV(LOoutput).\n10.2.3.11 Receiver Output Signal\nReceiver outputs comply with LVTTL output voltage standards when thesupply voltage iswithin therange of3V\nto3.6V.\n10.2.4 Application Curve\nFigure 40.Typical Driver Output EyePattern inPoint-to-Point System\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nDriver+\n±≈100ΩReceiverMinimize\nStub\nLengthsMinimize\nStub\nLengths\n+ ±\nReceiver+ ±\nReceiver\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n10.3 Multidrop Communications\nAsecond common application ofLVDS buffers isamultidrop topology. Inamultidrop configuration, asingle\ndriver andashared busarepresent, along with twoormore receivers (with amaximum permissible number of\n32receivers). Figure 41shows anexample ofamultidrop system.\nFigure 41.Multidrop Topology\n10.3.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 4\nTable 4.Design Parameters\nDESIGN PARAMETERS EXAMPLE VALUE\nDriver supply voltage (VCCD) 3to3.6V\nDriver input voltage 0.8toVCCDV\nDriver signaling rate DCto400Mbps\nInterconnect characteristic impedance 100Ω\nTermination resistance 100Ω\nNumber ofreceiver nodes 2to32\nReceiver supply voltage (VCCR) 3to3.6V\nReceiver input voltage 0toVCCR –0.8V\nReceiver signaling rate DCto400Mbps\nGround shift between driver andreceiver ±1V\n10.3.2 Detailed Design Procedure\n10.3.2.1 Interconnecting Media\nThe interconnect inamultidrop system differs considerably from apoint-to-point system. While point-to-point\ninterconnects arestraightforward, and well understood, thebus type architecture encountered with multidrop\nsystems requires more careful attention. WewilluseFigure 41toexplore these details.\nThe most basic multidrop system would include asingle driver, located atabusorigin, with multiple receiver\nnodes branching offthemain line, andafinal receiver attheendofthetransmission line, co-located with abus\ntermination resistor. While thiswould bethemost basic multidrop system, ithasseveral considerations notyet\nexplored.\nThe location ofthetransmitter atonebusendallows thedesign concerns tobesimplified, butthiscomes atthe\ncost offlexibility. With atransmitter located attheorigin, asingle bustermination atthefar-end isrequired. The\nfar-end termination absorbs theincident traveling wave. The flexibility lostwith thisarrangement isthus: ifthe\nsingle transmitter needed toberelocated onthebus, atanylocation other than theorigin, wewould befaced\nwith abuswith one open-circuited end, and one properly terminated end. Locating thetransmitter sayinthe\nmiddle ofthebusmay bedesired toreduce (by½)themaximum flight time from thetransmitter toreceiver.\nAnother new feature inFigure 41isclear inthat every node branching offthemain lineresults instubs. The\nstubs must beminimized inanycase, buthave theunintended effect oflocally changing theloaded impedance\nofthebus.\n26 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nToagood approximation, thecharacteristic transmission lineimpedance ofanunloaded multipoint ormultidrop\nbusisdefined by√L/C, where Listheinductance perunitlength andCisthecapacitance perunitlength. As\ncapacitance isadded tothebusintheform ofdevices andinterconnections, thebuscharacteristic impedance is\nlowered. This may result insignal reflections from theimpedance mismatch between theunloaded andloaded\nsegments ofthebus.\nIfthenumber ofloads isconstant and canbedistributed evenly along theline, reflections canbereduced by\nchanging thebustermination resistors tomatch theloaded characteristic impedance. Normally, thenumber of\nloads arenotconstant ordistributed evenly and thereflections resulting from any mismatching must be\naccounted forinthenoise budget.\n11Power Supply Recommendations\n11.1 Coupling Capacitor Recommendations\nTominimize thepower supply noise floor, provide good decoupling near theSN65LVDS10x power pins. Itis\nrecommended toplace one0.01-μFceramic capacitor ateach power pin,andtwo0.1-μFceramic capacitors on\neach power node. Thedistance between thedevice andcapacitors must beminimized toreduce loop inductance\nandprovide optimal noise filtering. Placing thecapacitor underneath thedevice onthebottom ofthePCB isoften\nagood choice. A100-pF ceramic capacitor canbeputateach power pintooptimize theEMI performance.\n12Layout\n12.1 Layout Guidelines\n12.1.1 Microstrip vs.Stripline Topologies\nAsperSLLD009 ,printed-circuit boards usually offer designers twotransmission lineoptions: microstrip and\nstripline. Microstrips aretraces ontheouter layer ofaPCB, asshown inFigure 42.\nFigure 42.Microstrip Topology\nOntheother hand, striplines aretraces between twoground planes. Striplines areless prone toemissions and\nsusceptibility problems because thereference planes effectively shield theembedded traces. However, from the\nstandpoint ofhigh-speed transmission, juxtaposing twoplanes creates additional capacitance. TIrecommends\nrouting LVDS signals onmicrostrip transmission lines, ifpossible. ThePCB traces allow designers tospecify the\nnecessary tolerances forZObased ontheoverall noise budget and reflection allowances. Footnotes(1),(2)and\n(3)provide formulas forZOandtPDfordifferential andsingle-ended traces.\n(1) Howard Johnson &Martin Graham.1993. High Speed Digital Design –AHandbook ofBlack Magic. Prentice HallPRT. ISBN number\n013395724.\n(2) Mark I.Montrose. 1996. Printed Circuit Board Design Techniques forEMC Compliance. IEEE Press. ISBN number 0780311310.\n(3) Clyde F.Coombs, Jr.Ed,Printed Circuits Handbook, McGraw Hill,ISBN number 0070127549.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nLayer 4: Routed Plane (TTL/CMOS Signals)Layer 3: Power PlaneLayer 2: Ground PlaneLayer 1: Routed Plane (LVDS Signals)\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nLayout Guidelines (continued)\nFigure 43.Stripline Topology\n12.1.2 Dielectric Type andBoard Construction\nThespeeds atwhich signals travel across theboard dictates thechoice ofdielectric. FR-4, orequivalent, usually\nprovides adequate performance forusewith LVDS signals. Ifriseorfalltimes ofTTL/CMOS signals areless\nthan 500ps,empirical results indicate thatamaterial with adielectric constant near 3.4,such asRogers ™4350\norNelco N4000-13 isbetter suited. Once thedesigner chooses thedielectric, there areseveral parameters\npertaining totheboard construction thatcanaffect performance. The following setofguidelines were developed\nexperimentally through several designs involving LVDS devices:\n•Copper weight: 15gor1/2ozstart, plated to30gor1oz\n•Allexposed circuitry must besolder-plated (60/40) to7.62μmor0.0003 in.(minimum)\n•Copper must must be25.4μmor0.001 in.(minimum)\n12.1.3 Recommended Stack Layout\nFollowing thechoice ofdielectrics and design specifications, youmust decide how many levels touseinthe\nstack. Toreduce theTTL/CMOS toLVDS crosstalk, itisagood practice tohave atleast twoseparate signal\nplanes asshown inFigure 44.\nFigure 44.Four-Layer PCB Board\nNOTE\nThe separation between layers 2andthree should be127µm(0.005 in).Bykeeping the\npower andground planes tightly coupled, theincreased capacitance acta asabypass for\ntransients.\nOne ofthemost common stack configurations isthesix-layer board asshown inFigure 45\n28 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nt\x032 WWW\nWMinimum spacing as\ndefined by PCB vendorLVDS\nPair\nTTL/CMOS\nTraceDifferential Traces\nSingle-Ended TracesS = \nLayer 4: Routed Plane (TTL Signals)Layer 3: Power PlaneLayer 2: Ground PlaneLayer 1: Routed Plane (LVDS Signals)\nLayer 4: Ground Plane\nLayer 5: Ground Plane\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nLayout Guidelines (continued)\nFigure 45.Six-Layer PCB Board\nInthisparticular configuration, itispossible toisolate each signal layer from thepower plane byatleast one\nground plane. The result isimproved signal integrity; however, fabrication ismore expensive. Using the6-layer\nboard ispreferable, because itoffers thelayout designer more flexibility invarying thedistance between signal\nlayers andreferenced planes, inaddition toensuring reference toaground plane forsignal layers 1and6.\n12.1.4 Separation Between Traces\nThe separation between traces depends onseveral factors. However, theamount ofcoupling that can be\ntolerated usually dictates theactual separation. Low noise coupling requires close coupling between the\ndifferential pairofanLVDS linktobenefit from theelectromagnetic field cancellation. The traces must be100-Ω\ndifferential andthus coupled inthemanner thatbest fitsthisrequirement. Inaddition, differential pairs must have\nthesame electrical length toensure that they arebalanced, thus minimizing problems with skew and signal\nreflection.\nInthecase oftwoadjacent single-ended traces, onemust usethe3-W rule, which stipulates thatthedistance\nbetween twotraces must begreater than twotimes thewidth ofasingle trace, orthree times itswidth measured\nfrom trace center totrace center. This increased separation effectively reduces thepotential forcrosstalk. The\nsame rule must beapplied totheseparation between adjacent LVDS differential pairs, whether thetraces are\nedge-coupled orbroad-side-coupled.\nFigure 46.3-WRule forSingle-Ended andDifferential Traces (Top View)\nYou must exercise caution when using autorouters, because they donotalways account forallfactors affecting\ncrosstalk andsignal reflection. Forinstance, itisbest toavoid sharp 90°turns toprevent discontinuities inthe\nsignal path. Using successive 45°turns tends tominimize reflections.\n12.1.5 Crosstalk andGround Bounce Minimization\nToreduce crosstalk, itisimportant toprovide areturn path tohigh-frequency currents thatisasclose aspossible\ntoitsoriginating trace. Aground plane usually achieves this. Because thereturning currents always choose the\npath oflowest inductance, they aremost likely toreturn directly under theoriginal trace, thus minimizing\ncrosstalk. Lowering thearea ofthecurrent loop lowers thepotential forcrosstalk. Traces kept asshort as\npossible with anuninterrupted ground plane running beneath them emit theminimum amount ofelectromagnetic\nfield strength. Discontinuities intheground plane increase thereturn path inductance andmust beavoided.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nBoard thickness\napproximately 100 mil2 mil\nTypical 12-Layer PCB4 mil4 mil\n6 mil6 milVCC\nViaGND\nVia\nTOP signal layer + GND fill\nVDD 1 plane\nGND plane\nSignal layer Buried capacitor>\nSignal layer\nGND plane\nVDD 2 plane\nBOTTOM signal layer + GND fill Buried capacitor>GND plane\nSignal layers\nVCC plane\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\nLayout Guidelines (continued)\n12.1.6 Decoupling\nEach power orground lead ofahigh-speed device must beconnected tothePCB through alowinductance\npath. Forbest results, oneormore vias areused toconnect apower orground pintothenearby plane. Ideally,\nviaplacement isimmediately adjacent tothepintoavoid adding trace inductance. Placing apower plane closer\ntothetopoftheboard reduces theeffective vialength anditsassociated inductance.\nFigure 47.Low Inductance, High-Capacitance Power Connection\nBypass capacitors must beplaced close toVDD pins. They can beplaced conveniently near thecorners or\nunderneath thepackage tominimize theloop area. This extends theuseful frequency range oftheadded\ncapacitance. Small-physical-size capacitors, such as0402 oreven 0201, orX7R surface-mount capacitors must\nbeused tominimize body inductance ofcapacitors. Each bypass capacitor isconnected tothepower andground\nplane through vias tangent tothepads ofthecapacitor asshown inFigure 48(a).\nAnX7R surface-mount capacitor ofsize 0402 hasabout 0.5nHofbody inductance. Atfrequencies above 30\nMHz orso,X7R capacitors behave aslow-impedance inductors. Toextend theoperating frequency range toa\nfewhundred MHz, anarray ofdifferent capacitor values like100pF,1nF,0.03μF,and0.1μFarecommonly\nused inparallel. The most effective bypass capacitor canbebuilt using sandwiched layers ofpower andground\nataseparation of2to3mils. With a2-mil FR4 dielectric, there isapproximately 500pFpersquare inch ofPCB.\nRefer back toFigure 5-1 forsome examples. Many high-speed devices provide alow-inductance GND\nconnection onthebackside ofthepackage. This center dapmust beconnected toaground plane through an\narray ofvias. Theviaarray reduces theeffective inductance toground andenhances thethermal performance of\nthesmall Surface Mount Technology (SMT) package. Placing vias around theperimeter ofthedapconnection\nensures proper heat spreading and thelowest possible dietemperature. Placing high-performance devices on\nopposing sides ofthePCB using twoGND planes (asshown inFigure 46)creates multiple paths forheat\ntransfer. Often thermal PCB issues aretheresult ofonedevice adding heat toanother, resulting inavery high\nlocal temperature. Multiple paths forheat transfer minimize thispossibility. Inmany cases theGND dapthatisso\nimportant forheat dissipation makes theoptimal decoupling layout impossible toachieve due toinsufficient\npadto- dap spacing asshown inFigure 48(b).When this occurs, placing thedecoupling capacitor onthe\nbackside oftheboard keeps theextra inductance toaminimum. Itisimportant toplace theVDD viaasclose to\nthedevice pinaspossible while stillallowing forsufficient solder mask coverage. Iftheviaisleftopen, solder\nmay flow from thepadandintotheviabarrel. This willresult inapoor solder connection.\n30 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSignal Trace\nUninterrupted Ground Plane\nSignal Trace\nUninterrupted Ground PlaneSignal Via\nGround Via\nLayer 6Layer 1\n0402\n0402VDD\nIN±\nIN+\n(a) (b)\nSN65LVDS104 ,SN65LVDS105\nwww.ti.com SLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015\nLayout Guidelines (continued)\nFigure 48.Typical Decoupling Capacitor Layouts\n12.2 Layout Example\nAtleast twoorthree times thewidth ofanindividual trace must separate single-ended traces and differential\npairs tominimize thepotential forcrosstalk. Single-ended traces thatruninparallel forless than thewavelength\noftherise orfalltimes usually have negligible crosstalk. Increase thespacing between signal paths forlong\nparallel runs toreduce crosstalk. Boards with limited realestate canbenefit from thestaggered trace layout, as\nshown inFigure 49.\nFigure 49.Staggered Trace Layout\nThis configuration lays outalternating signal traces ondifferent layers; thus, thehorizontal separation between\ntraces canbeless than 2or3times thewidth ofindividual traces. Toensure continuity intheground signal path,\nTIrecommends having anadjacent ground viaforevery signal via,asshown inFigure 50.Note thatvias create\nadditional capacitance. Forexample, atypical viahasalumped capacitance effect of1/2pFto1pFinFR4.\nFigure 50.Ground ViaLocation\nShort and low-impedance connection ofthedevice ground pins tothePCB ground plane reduces ground\nbounce. Holes and cutouts intheground planes can adversely affect current return paths ifthey create\ndiscontinuities thatincrease returning current loop areas.\nTominimize EMI problems, TIrecommends avoiding discontinuities below atrace (forexample, holes, slits, and\nsoon)and keeping traces asshort aspossible. Zoning theboard wisely byplacing allsimilar functions inthe\nsame area, asopposed tomixing them together, helps reduce susceptibility issues.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nSN65LVDS104 ,SN65LVDS105\nSLLS396G –SEPTEMBER 1999 –REVISED DECEMBER 2015 www.ti.com\n13Device andDocumentation Support\n13.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN65LVDS104 Click here Click here Click here Click here Click here\nSN65LVDS105 Click here Click here Click here Click here Click here\n13.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n32 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS104 SN65LVDS105\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65LVDS104D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104DG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104PWG4 ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS104PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS104Samples\nSN65LVDS105D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS105Samples\nSN65LVDS105DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS105Samples\nSN65LVDS105PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS105Samples\nSN65LVDS105PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS105Samples\nSN65LVDS105PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS105Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65LVDS104DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN65LVDS104PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN65LVDS105DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN65LVDS105PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65LVDS104DR SOIC D 162500 350.0 350.0 43.0\nSN65LVDS104PWR TSSOP PW 162000 356.0 356.0 35.0\nSN65LVDS105DR SOIC D 162500 350.0 350.0 43.0\nSN65LVDS105PWR TSSOP PW 162000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65LVDS104D D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS104DG4 D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS104PW PW TSSOP 16 90 530 10.2 3600 3.5\nSN65LVDS104PWG4 PW TSSOP 16 90 530 10.2 3600 3.5\nSN65LVDS105D D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS105PW PW TSSOP 16 90 530 10.2 3600 3.5\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65LVDS105PWR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V
  - Input Voltage (A): -0.5V to 6V
  - Output Voltage (Y, Z): -0.5V to 4V

- **Current Ratings:**
  - Supply Current (ICC): 23 mA (enabled), 0.7 mA to 6.4 mA (disabled)
  - Input Current (II): ±20 µA (max)

- **Power Consumption:**
  - Supply current varies based on operation mode; typically around 23 mA when enabled.

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - TSSOP (16 pins)

- **Special Features or Notes:**
  - Supports low-voltage differential signaling (LVDS) and TTL input.
  - Integrated fail-safe feature for open-circuit conditions.
  - High-speed operation with typical data signaling rates up to 400 Mbps.
  - ESD protection exceeds 16 kV (HBM).

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **SN65LVDS105** is a 4-port LVDS repeater designed to convert low-voltage TTL (LVTTL) signals into low-voltage differential signaling (LVDS) outputs. It operates from a single 3.3V supply and is characterized by its ability to transmit data at high speeds while maintaining low power consumption and noise levels. The device is particularly useful in applications requiring point-to-point data transmission over controlled impedance media.

#### Typical Applications:
- **Clock Distribution:** The SN65LVDS105 is ideal for distributing clock signals across a system, ensuring minimal skew and high fidelity.
- **Wireless Base Stations:** Used in communication systems to manage data transmission efficiently.
- **Network Routers:** Facilitates high-speed data transfer between components in networking equipment.
- **Point-to-Point Communications:** Suitable for connecting devices directly, such as between chips on a PCB or between boards in a rack.

This component is particularly advantageous in environments where signal integrity is critical, such as in high-speed digital communications and data processing applications.