<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn220702135523"></A><B><U><big>pn220702135523</big></U></B>
#Start recording tcl command: 7/2/2022 13:55:09
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_project close
#Stop recording: 7/2/2022 13:55:23



<A name="pn220703193645"></A><B><U><big>pn220703193645</big></U></B>
#Start recording tcl command: 7/3/2022 19:27:29
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_project close
#Stop recording: 7/3/2022 19:36:45



<A name="pn220703203357"></A><B><U><big>pn220703203357</big></U></B>
#Start recording tcl command: 7/3/2022 20:27:46
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v"
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter_TB.v"
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter_TB.v"
prj_project save
prj_project close
#Stop recording: 7/3/2022 20:33:57



<A name="pn220703210347"></A><B><U><big>pn220703210347</big></U></B>
#Start recording tcl command: 7/3/2022 20:45:34
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
pgr_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1/impl1.xcf"
pgr_project close
prj_run Export -impl impl1 -task TimingSimFileVHD -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/3/2022 21:03:47



<A name="pn220703220043"></A><B><U><big>pn220703220043</big></U></B>
#Start recording tcl command: 7/3/2022 21:22:34
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task TimingSimFileVHD -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/3/2022 22:00:43



<A name="pn220703221632"></A><B><U><big>pn220703221632</big></U></B>
#Start recording tcl command: 7/3/2022 22:13:20
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/3/2022 22:16:32



<A name="pn220703225708"></A><B><U><big>pn220703225708</big></U></B>
#Start recording tcl command: 7/3/2022 22:18:31
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src remove "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_src add "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
#Stop recording: 7/3/2022 22:57:08



<A name="pn220704151854"></A><B><U><big>pn220704151854</big></U></B>
#Start recording tcl command: 7/4/2022 14:30:58
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/4/2022 15:18:54



<A name="pn220704152116"></A><B><U><big>pn220704152116</big></U></B>
#Start recording tcl command: 7/4/2022 15:18:58
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project close
#Stop recording: 7/4/2022 15:21:16



<A name="pn220704163037"></A><B><U><big>pn220704163037</big></U></B>
#Start recording tcl command: 7/4/2022 15:21:20
#Project Location: C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter; Project name: Counter
prj_project open "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.ldf"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v"
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src exclude "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_src enable "C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v"
prj_run Export -impl impl1 -task Bitgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/4/2022 16:30:37



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
