#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17a3780 .scope module, "alu" "alu" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x18ca1a0/d .functor OR 1, L_0x18ca260, L_0x18cbe30, C4<0>, C4<0>;
L_0x18ca1a0 .delay 1 (5,5,5) L_0x18ca1a0/d;
L_0x18cc0e0/d .functor OR 1, L_0x18ca1a0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18cc0e0 .delay 1 (5,5,5) L_0x18cc0e0/d;
L_0x18cc1f0/d .functor OR 1, L_0x18cc350, L_0x18cc440, C4<0>, C4<0>;
L_0x18cc1f0 .delay 1 (5,5,5) L_0x18cc1f0/d;
L_0x18cdf70/d .functor NOT 1, L_0x18ccc80, C4<0>, C4<0>, C4<0>;
L_0x18cdf70 .delay 1 (5,5,5) L_0x18cdf70/d;
L_0x18ccde0/d .functor NOT 1, L_0x18cdcd0, C4<0>, C4<0>, C4<0>;
L_0x18ccde0 .delay 1 (5,5,5) L_0x18ccde0/d;
L_0x18ccea0/d .functor AND 1, L_0x18cdf70, L_0x18cd000, L_0x18ce790, C4<1>;
L_0x18ccea0 .delay 1 (5,5,5) L_0x18ccea0/d;
L_0x18ce830/d .functor NOT 1, L_0x18ccea0, C4<0>, C4<0>, C4<0>;
L_0x18ce830 .delay 1 (5,5,5) L_0x18ce830/d;
L_0x18c99a0/d .functor AND 1, L_0x18ced00, L_0x18ccde0, L_0x18ccea0, C4<1>;
L_0x18c99a0 .delay 1 (5,5,5) L_0x18c99a0/d;
L_0x18cf9e0/d .functor OR 1, L_0x18cfb40, L_0x18c99a0, C4<0>, C4<0>;
L_0x18cf9e0 .delay 1 (5,5,5) L_0x18cf9e0/d;
L_0x18cee60/d .functor NOR 1, L_0x18cef80, C4<0>, C4<0>, C4<0>;
L_0x18cee60 .delay 1 (5,5,5) L_0x18cee60/d;
v0x183f830_0 .net "SLTval", 0 0, L_0x18c99a0;  1 drivers
v0x183f910_0 .net *"_s321", 0 0, L_0x189c1c0;  1 drivers
v0x183f9f0_0 .net *"_s324", 0 0, L_0x1899590;  1 drivers
v0x183fab0_0 .net *"_s327", 0 0, L_0x18c7b40;  1 drivers
v0x186ded0_0 .net *"_s330", 0 0, L_0x18c7ca0;  1 drivers
v0x186df70_0 .net *"_s333", 0 0, L_0x18c7ee0;  1 drivers
v0x186e050_0 .net *"_s336", 0 0, L_0x18c8ae0;  1 drivers
v0x186e130_0 .net *"_s339", 0 0, L_0x18c8d00;  1 drivers
v0x186e210_0 .net *"_s342", 0 0, L_0x18c4910;  1 drivers
v0x186e380_0 .net *"_s345", 0 0, L_0x18c8710;  1 drivers
v0x186e460_0 .net *"_s348", 0 0, L_0x18c8930;  1 drivers
v0x186e540_0 .net *"_s351", 0 0, L_0x18c96e0;  1 drivers
v0x186e620_0 .net *"_s354", 0 0, L_0x18c9030;  1 drivers
v0x186e700_0 .net *"_s357", 0 0, L_0x18c9250;  1 drivers
v0x186e7e0_0 .net *"_s360", 0 0, L_0x18c9470;  1 drivers
v0x186e8c0_0 .net *"_s363", 0 0, L_0x18c9f80;  1 drivers
v0x186e9a0_0 .net *"_s366", 0 0, L_0x18c8f20;  1 drivers
v0x186eb50_0 .net *"_s369", 0 0, L_0x18c9b10;  1 drivers
v0x186ebf0_0 .net *"_s372", 0 0, L_0x18c9d30;  1 drivers
v0x186ecd0_0 .net *"_s375", 0 0, L_0x18caa50;  1 drivers
v0x186edb0_0 .net *"_s378", 0 0, L_0x18ca3b0;  1 drivers
v0x186ee90_0 .net *"_s381", 0 0, L_0x18ca5d0;  1 drivers
v0x186ef70_0 .net *"_s384", 0 0, L_0x18ca7f0;  1 drivers
v0x186f050_0 .net *"_s387", 0 0, L_0x18cb330;  1 drivers
v0x186f130_0 .net *"_s390", 0 0, L_0x18cac70;  1 drivers
v0x186f210_0 .net *"_s393", 0 0, L_0x18cae90;  1 drivers
v0x186f2f0_0 .net *"_s396", 0 0, L_0x18cb0b0;  1 drivers
v0x186f3d0_0 .net *"_s399", 0 0, L_0x18cb210;  1 drivers
v0x186f4b0_0 .net *"_s402", 0 0, L_0x18cb550;  1 drivers
v0x186f590_0 .net *"_s405", 0 0, L_0x18cb770;  1 drivers
v0x186f670_0 .net *"_s408", 0 0, L_0x18cb990;  1 drivers
v0x186f750_0 .net *"_s411", 0 0, L_0x18cbbb0;  1 drivers
v0x186f830_0 .net *"_s416", 0 0, L_0x18ca260;  1 drivers
v0x186ea80_0 .net *"_s418", 0 0, L_0x18cbe30;  1 drivers
v0x186fb00_0 .net *"_s420", 0 0, L_0x18cc0e0;  1 drivers
v0x186fbe0_0 .net *"_s425", 0 0, L_0x18cc350;  1 drivers
v0x186fcc0_0 .net *"_s427", 0 0, L_0x18cc440;  1 drivers
v0x186fda0_0 .net *"_s436", 0 0, L_0x18ccc80;  1 drivers
v0x186fe80_0 .net *"_s440", 0 0, L_0x18cd000;  1 drivers
v0x186ff60_0 .net *"_s442", 0 0, L_0x18ce790;  1 drivers
v0x1870040_0 .net *"_s446", 0 0, L_0x18ced00;  1 drivers
v0x1870120_0 .net *"_s448", 0 0, L_0x18cf9e0;  1 drivers
v0x1870200_0 .net *"_s452", 0 0, L_0x18cfb40;  1 drivers
v0x18702e0_0 .net *"_s455", 0 0, L_0x18cef80;  1 drivers
v0x18703c0_0 .net "carryOut", 32 0, L_0x18cbf20;  1 drivers
v0x18704a0_0 .net "carryout", 0 0, L_0x18cc1f0;  1 drivers
o0x7f426034b9e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1870560_0 .net "command", 2 0, o0x7f426034b9e8;  0 drivers
v0x1870640_0 .net "initialResult", 31 0, L_0x18c69d0;  1 drivers
v0x1870720_0 .net "isSLT", 0 0, L_0x18ccea0;  1 drivers
v0x18707e0_0 .net "isSLTinv", 0 0, L_0x18ce830;  1 drivers
v0x18708a0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  1 drivers
o0x7f426034baa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1870940_0 .net "operandA", 31 0, o0x7f426034baa8;  0 drivers
o0x7f426034bad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1870a20_0 .net "operandB", 31 0, o0x7f426034bad8;  0 drivers
v0x1870b00_0 .net "overflow", 0 0, L_0x18cdcd0;  1 drivers
v0x1870ba0_0 .net "overflowInv", 0 0, L_0x18ccde0;  1 drivers
v0x1870c40_0 .net "result", 31 0, L_0x18ce030;  1 drivers
v0x1870d20_0 .net "s2inv", 0 0, L_0x18cdf70;  1 drivers
v0x1870de0_0 .net "zero", 0 0, L_0x18cee60;  1 drivers
L_0x18737d0 .part o0x7f426034baa8, 0, 1;
L_0x1873930 .part o0x7f426034bad8, 0, 1;
L_0x1873ae0 .part L_0x18cbf20, 0, 1;
L_0x1873b80 .part o0x7f426034b9e8, 0, 1;
L_0x1873c20 .part o0x7f426034b9e8, 1, 1;
L_0x1873cc0 .part o0x7f426034b9e8, 2, 1;
L_0x1876270 .part o0x7f426034baa8, 1, 1;
L_0x18763d0 .part o0x7f426034bad8, 1, 1;
L_0x18765d0 .part L_0x18cbf20, 1, 1;
L_0x1876700 .part o0x7f426034b9e8, 0, 1;
L_0x1876890 .part o0x7f426034b9e8, 1, 1;
L_0x1876930 .part o0x7f426034b9e8, 2, 1;
L_0x1878dd0 .part o0x7f426034baa8, 2, 1;
L_0x1878f30 .part o0x7f426034bad8, 2, 1;
L_0x18790e0 .part L_0x18cbf20, 2, 1;
L_0x1879180 .part o0x7f426034b9e8, 0, 1;
L_0x18792b0 .part o0x7f426034b9e8, 1, 1;
L_0x1879460 .part o0x7f426034b9e8, 2, 1;
L_0x187b8b0 .part o0x7f426034baa8, 3, 1;
L_0x187baa0 .part o0x7f426034bad8, 3, 1;
L_0x1879500 .part L_0x18cbf20, 3, 1;
L_0x187be20 .part o0x7f426034b9e8, 0, 1;
L_0x187bc50 .part o0x7f426034b9e8, 1, 1;
L_0x187bf80 .part o0x7f426034b9e8, 2, 1;
L_0x187e3e0 .part o0x7f426034baa8, 4, 1;
L_0x187e540 .part o0x7f426034bad8, 4, 1;
L_0x187c020 .part L_0x18cbf20, 4, 1;
L_0x187e7d0 .part o0x7f426034b9e8, 0, 1;
L_0x187e6f0 .part o0x7f426034b9e8, 1, 1;
L_0x187e960 .part o0x7f426034b9e8, 2, 1;
L_0x1880e60 .part o0x7f426034baa8, 5, 1;
L_0x1880fc0 .part o0x7f426034bad8, 5, 1;
L_0x187ea00 .part L_0x18cbf20, 5, 1;
L_0x1881280 .part o0x7f426034b9e8, 0, 1;
L_0x1879350 .part o0x7f426034b9e8, 1, 1;
L_0x1881170 .part o0x7f426034b9e8, 2, 1;
L_0x1883a80 .part o0x7f426034baa8, 6, 1;
L_0x1883be0 .part o0x7f426034bad8, 6, 1;
L_0x1881530 .part L_0x18cbf20, 6, 1;
L_0x1883ed0 .part o0x7f426034b9e8, 0, 1;
L_0x1883d90 .part o0x7f426034b9e8, 1, 1;
L_0x1883e30 .part o0x7f426034b9e8, 2, 1;
L_0x1886590 .part o0x7f426034baa8, 7, 1;
L_0x1886800 .part o0x7f426034bad8, 7, 1;
L_0x1884340 .part L_0x18cbf20, 7, 1;
L_0x1886c30 .part o0x7f426034b9e8, 0, 1;
L_0x1886ac0 .part o0x7f426034b9e8, 1, 1;
L_0x1886b60 .part o0x7f426034b9e8, 2, 1;
L_0x18891b0 .part o0x7f426034baa8, 8, 1;
L_0x1889310 .part o0x7f426034bad8, 8, 1;
L_0x1886cd0 .part L_0x18cbf20, 8, 1;
L_0x1886d70 .part o0x7f426034b9e8, 0, 1;
L_0x1889670 .part o0x7f426034b9e8, 1, 1;
L_0x1889710 .part o0x7f426034b9e8, 2, 1;
L_0x188bc20 .part o0x7f426034baa8, 9, 1;
L_0x188bd80 .part o0x7f426034bad8, 9, 1;
L_0x18897b0 .part L_0x18cbf20, 9, 1;
L_0x1889850 .part o0x7f426034b9e8, 0, 1;
L_0x188c110 .part o0x7f426034b9e8, 1, 1;
L_0x188c1b0 .part o0x7f426034b9e8, 2, 1;
L_0x188e690 .part o0x7f426034baa8, 10, 1;
L_0x188e7f0 .part o0x7f426034bad8, 10, 1;
L_0x188c250 .part L_0x18cbf20, 10, 1;
L_0x188c2f0 .part o0x7f426034b9e8, 0, 1;
L_0x188c390 .part o0x7f426034b9e8, 1, 1;
L_0x1881320 .part o0x7f426034b9e8, 2, 1;
L_0x1891320 .part o0x7f426034baa8, 11, 1;
L_0x1891480 .part o0x7f426034bad8, 11, 1;
L_0x188ea60 .part L_0x18cbf20, 11, 1;
L_0x188f050 .part o0x7f426034b9e8, 0, 1;
L_0x188f0f0 .part o0x7f426034b9e8, 1, 1;
L_0x1891870 .part o0x7f426034b9e8, 2, 1;
L_0x1893d40 .part o0x7f426034baa8, 12, 1;
L_0x1893ea0 .part o0x7f426034bad8, 12, 1;
L_0x1891bb0 .part L_0x18cbf20, 12, 1;
L_0x18919a0 .part o0x7f426034b9e8, 0, 1;
L_0x1891a40 .part o0x7f426034b9e8, 1, 1;
L_0x18942c0 .part o0x7f426034b9e8, 2, 1;
L_0x1896710 .part o0x7f426034baa8, 13, 1;
L_0x1896870 .part o0x7f426034bad8, 13, 1;
L_0x1896a20 .part L_0x18cbf20, 13, 1;
L_0x1896b50 .part o0x7f426034b9e8, 0, 1;
L_0x1894360 .part o0x7f426034b9e8, 1, 1;
L_0x1894400 .part o0x7f426034b9e8, 2, 1;
L_0x1899190 .part o0x7f426034baa8, 14, 1;
L_0x18992f0 .part o0x7f426034bad8, 14, 1;
L_0x1896f60 .part L_0x18cbf20, 14, 1;
L_0x1896c80 .part o0x7f426034b9e8, 0, 1;
L_0x1896d20 .part o0x7f426034b9e8, 1, 1;
L_0x1896dc0 .part o0x7f426034b9e8, 2, 1;
L_0x189bc00 .part o0x7f426034baa8, 15, 1;
L_0x18866f0 .part o0x7f426034bad8, 15, 1;
L_0x18999d0 .part L_0x18cbf20, 15, 1;
L_0x18996b0 .part o0x7f426034b9e8, 0, 1;
L_0x1883f70 .part o0x7f426034b9e8, 1, 1;
L_0x189c590 .part o0x7f426034b9e8, 2, 1;
L_0x189e9b0 .part o0x7f426034baa8, 16, 1;
L_0x189eb10 .part o0x7f426034bad8, 16, 1;
L_0x189ecc0 .part L_0x18cbf20, 16, 1;
L_0x189edf0 .part o0x7f426034b9e8, 0, 1;
L_0x189c630 .part o0x7f426034b9e8, 1, 1;
L_0x189c6d0 .part o0x7f426034b9e8, 2, 1;
L_0x18a13f0 .part o0x7f426034baa8, 17, 1;
L_0x18a1550 .part o0x7f426034bad8, 17, 1;
L_0x189ee90 .part L_0x18cbf20, 17, 1;
L_0x189ef30 .part o0x7f426034b9e8, 0, 1;
L_0x189efd0 .part o0x7f426034b9e8, 1, 1;
L_0x189f070 .part o0x7f426034b9e8, 2, 1;
L_0x18a3e50 .part o0x7f426034baa8, 18, 1;
L_0x18a3fb0 .part o0x7f426034bad8, 18, 1;
L_0x18a1c20 .part L_0x18cbf20, 18, 1;
L_0x18a1790 .part o0x7f426034b9e8, 0, 1;
L_0x18a1830 .part o0x7f426034b9e8, 1, 1;
L_0x18a18d0 .part o0x7f426034b9e8, 2, 1;
L_0x18a6920 .part o0x7f426034baa8, 19, 1;
L_0x18a6a80 .part o0x7f426034bad8, 19, 1;
L_0x18a4160 .part L_0x18cbf20, 19, 1;
L_0x18a4200 .part o0x7f426034b9e8, 0, 1;
L_0x18a42a0 .part o0x7f426034b9e8, 1, 1;
L_0x18a4340 .part o0x7f426034b9e8, 2, 1;
L_0x18a9350 .part o0x7f426034baa8, 20, 1;
L_0x18a94b0 .part o0x7f426034bad8, 20, 1;
L_0x18a6c30 .part L_0x18cbf20, 20, 1;
L_0x18a6cd0 .part o0x7f426034b9e8, 0, 1;
L_0x18a6d70 .part o0x7f426034b9e8, 1, 1;
L_0x18a6e10 .part o0x7f426034b9e8, 2, 1;
L_0x18abdb0 .part o0x7f426034baa8, 21, 1;
L_0x18abf10 .part o0x7f426034bad8, 21, 1;
L_0x18a9660 .part L_0x18cbf20, 21, 1;
L_0x18a9700 .part o0x7f426034b9e8, 0, 1;
L_0x18a97a0 .part o0x7f426034b9e8, 1, 1;
L_0x18a9840 .part o0x7f426034b9e8, 2, 1;
L_0x18aecd0 .part o0x7f426034baa8, 22, 1;
L_0x18aee30 .part o0x7f426034bad8, 22, 1;
L_0x18acce0 .part L_0x18cbf20, 22, 1;
L_0x18acd80 .part o0x7f426034b9e8, 0, 1;
L_0x18ace20 .part o0x7f426034b9e8, 1, 1;
L_0x18acec0 .part o0x7f426034b9e8, 2, 1;
L_0x18b1760 .part o0x7f426034baa8, 23, 1;
L_0x18b18c0 .part o0x7f426034bad8, 23, 1;
L_0x18af490 .part L_0x18cbf20, 23, 1;
L_0x18af070 .part o0x7f426034b9e8, 0, 1;
L_0x18af110 .part o0x7f426034b9e8, 1, 1;
L_0x18af1b0 .part o0x7f426034b9e8, 2, 1;
L_0x18b4220 .part o0x7f426034baa8, 24, 1;
L_0x18b4380 .part o0x7f426034bad8, 24, 1;
L_0x18b1f50 .part L_0x18cbf20, 24, 1;
L_0x18b1b00 .part o0x7f426034b9e8, 0, 1;
L_0x18b1ba0 .part o0x7f426034b9e8, 1, 1;
L_0x18b1c40 .part o0x7f426034b9e8, 2, 1;
L_0x18b6bc0 .part o0x7f426034baa8, 25, 1;
L_0x18b6d20 .part o0x7f426034bad8, 25, 1;
L_0x18b4530 .part L_0x18cbf20, 25, 1;
L_0x18b45d0 .part o0x7f426034b9e8, 0, 1;
L_0x18b4670 .part o0x7f426034b9e8, 1, 1;
L_0x18b4710 .part o0x7f426034b9e8, 2, 1;
L_0x18b9640 .part o0x7f426034baa8, 26, 1;
L_0x18b97a0 .part o0x7f426034bad8, 26, 1;
L_0x18b7410 .part L_0x18cbf20, 26, 1;
L_0x18b6f60 .part o0x7f426034b9e8, 0, 1;
L_0x18b7000 .part o0x7f426034b9e8, 1, 1;
L_0x18b70a0 .part o0x7f426034b9e8, 2, 1;
L_0x18bc020 .part o0x7f426034baa8, 27, 1;
L_0x18bc180 .part o0x7f426034bad8, 27, 1;
L_0x18b9950 .part L_0x18cbf20, 27, 1;
L_0x18b99f0 .part o0x7f426034b9e8, 0, 1;
L_0x18b9a90 .part o0x7f426034b9e8, 1, 1;
L_0x18b9b30 .part o0x7f426034b9e8, 2, 1;
L_0x18bea30 .part o0x7f426034baa8, 28, 1;
L_0x18beb90 .part o0x7f426034bad8, 28, 1;
L_0x18bed40 .part L_0x18cbf20, 28, 1;
L_0x18bee70 .part o0x7f426034b9e8, 0, 1;
L_0x18bc330 .part o0x7f426034b9e8, 1, 1;
L_0x18bc3d0 .part o0x7f426034b9e8, 2, 1;
L_0x18c14c0 .part o0x7f426034baa8, 29, 1;
L_0x18c1620 .part o0x7f426034bad8, 29, 1;
L_0x18bef10 .part L_0x18cbf20, 29, 1;
L_0x18befb0 .part o0x7f426034b9e8, 0, 1;
L_0x18bf050 .part o0x7f426034b9e8, 1, 1;
L_0x18bf0f0 .part o0x7f426034b9e8, 2, 1;
L_0x18c3ee0 .part o0x7f426034baa8, 30, 1;
L_0x18c4040 .part o0x7f426034bad8, 30, 1;
L_0x18c41f0 .part L_0x18cbf20, 30, 1;
L_0x18c4320 .part o0x7f426034b9e8, 0, 1;
L_0x18c17d0 .part o0x7f426034b9e8, 1, 1;
L_0x18c1870 .part o0x7f426034b9e8, 2, 1;
LS_0x18c69d0_0_0 .concat8 [ 1 1 1 1], L_0x18733e0, L_0x1875e80, L_0x18789e0, L_0x187b4c0;
LS_0x18c69d0_0_4 .concat8 [ 1 1 1 1], L_0x187dff0, L_0x1880a70, L_0x1883690, L_0x18861a0;
LS_0x18c69d0_0_8 .concat8 [ 1 1 1 1], L_0x1888dc0, L_0x188b830, L_0x188e2a0, L_0x1890f30;
LS_0x18c69d0_0_12 .concat8 [ 1 1 1 1], L_0x1893950, L_0x1896320, L_0x1898da0, L_0x189b810;
LS_0x18c69d0_0_16 .concat8 [ 1 1 1 1], L_0x189e5c0, L_0x18a1000, L_0x18a3a60, L_0x18a6530;
LS_0x18c69d0_0_20 .concat8 [ 1 1 1 1], L_0x18a8f60, L_0x18ab9c0, L_0x18ae8e0, L_0x18b1370;
LS_0x18c69d0_0_24 .concat8 [ 1 1 1 1], L_0x18b3e30, L_0x18b67d0, L_0x18b9250, L_0x18bbc30;
LS_0x18c69d0_0_28 .concat8 [ 1 1 1 1], L_0x18be640, L_0x18c10d0, L_0x18c3af0, L_0x18c65e0;
LS_0x18c69d0_1_0 .concat8 [ 4 4 4 4], LS_0x18c69d0_0_0, LS_0x18c69d0_0_4, LS_0x18c69d0_0_8, LS_0x18c69d0_0_12;
LS_0x18c69d0_1_4 .concat8 [ 4 4 4 4], LS_0x18c69d0_0_16, LS_0x18c69d0_0_20, LS_0x18c69d0_0_24, LS_0x18c69d0_0_28;
L_0x18c69d0 .concat8 [ 16 16 0 0], LS_0x18c69d0_1_0, LS_0x18c69d0_1_4;
L_0x18c75f0 .part o0x7f426034baa8, 31, 1;
L_0x189bd60 .part o0x7f426034bad8, 31, 1;
L_0x18c47d0 .part L_0x18cbf20, 31, 1;
L_0x18c4870 .part o0x7f426034b9e8, 0, 1;
L_0x189c080 .part o0x7f426034b9e8, 1, 1;
L_0x189c120 .part o0x7f426034b9e8, 2, 1;
L_0x18994a0 .part L_0x18c69d0, 1, 1;
L_0x18c7aa0 .part L_0x18c69d0, 2, 1;
L_0x18c7c00 .part L_0x18c69d0, 3, 1;
L_0x18c7df0 .part L_0x18c69d0, 4, 1;
L_0x18c7fa0 .part L_0x18c69d0, 5, 1;
L_0x18c8ba0 .part L_0x18c69d0, 6, 1;
L_0x18c8dc0 .part L_0x18c69d0, 7, 1;
L_0x18c85b0 .part L_0x18c69d0, 8, 1;
L_0x18c87d0 .part L_0x18c69d0, 9, 1;
L_0x18c8a40 .part L_0x18c69d0, 10, 1;
L_0x18c97a0 .part L_0x18c69d0, 11, 1;
L_0x18c90f0 .part L_0x18c69d0, 12, 1;
L_0x18c9310 .part L_0x18c69d0, 13, 1;
L_0x18c9530 .part L_0x18c69d0, 14, 1;
L_0x18ca040 .part L_0x18c69d0, 15, 1;
L_0x18c84a0 .part L_0x18c69d0, 16, 1;
L_0x18c9bd0 .part L_0x18c69d0, 17, 1;
L_0x18c9df0 .part L_0x18c69d0, 18, 1;
L_0x18cab10 .part L_0x18c69d0, 19, 1;
L_0x18ca470 .part L_0x18c69d0, 20, 1;
L_0x18ca690 .part L_0x18c69d0, 21, 1;
L_0x18ca8b0 .part L_0x18c69d0, 22, 1;
L_0x18cb3f0 .part L_0x18c69d0, 23, 1;
L_0x18cad30 .part L_0x18c69d0, 24, 1;
L_0x18caf50 .part L_0x18c69d0, 25, 1;
L_0x18cb170 .part L_0x18c69d0, 26, 1;
L_0x18cbc80 .part L_0x18c69d0, 27, 1;
L_0x18cb610 .part L_0x18c69d0, 28, 1;
L_0x18cb830 .part L_0x18c69d0, 29, 1;
L_0x18cba50 .part L_0x18c69d0, 30, 1;
L_0x18cc530 .part L_0x18c69d0, 31, 1;
L_0x18ca260 .part o0x7f426034b9e8, 0, 1;
L_0x18cbe30 .part o0x7f426034b9e8, 0, 1;
LS_0x18cbf20_0_0 .concat8 [ 1 1 1 1], L_0x18cc0e0, L_0x1871eb0, L_0x18749f0, L_0x1877590;
LS_0x18cbf20_0_4 .concat8 [ 1 1 1 1], L_0x187a0e0, L_0x187cba0, L_0x187f690, L_0x1882240;
LS_0x18cbf20_0_8 .concat8 [ 1 1 1 1], L_0x1884d80, L_0x1887a10, L_0x188a420, L_0x188cef0;
LS_0x18cbf20_0_12 .concat8 [ 1 1 1 1], L_0x188fb00, L_0x18925a0, L_0x1894f40, L_0x1897950;
LS_0x18cbf20_0_16 .concat8 [ 1 1 1 1], L_0x189a3c0, L_0x189d1e0, L_0x189fbb0, L_0x18a2610;
LS_0x18cbf20_0_20 .concat8 [ 1 1 1 1], L_0x18a5090, L_0x18a7bb0, L_0x18aa610, L_0x18ad440;
LS_0x18cbf20_0_24 .concat8 [ 1 1 1 1], L_0x18afed0, L_0x18b2990, L_0x18b5380, L_0x18b7e00;
LS_0x18cbf20_0_28 .concat8 [ 1 1 1 1], L_0x18ba850, L_0x18bd260, L_0x18bfcf0, L_0x18c2710;
LS_0x18cbf20_0_32 .concat8 [ 1 0 0 0], L_0x18c5140;
LS_0x18cbf20_1_0 .concat8 [ 4 4 4 4], LS_0x18cbf20_0_0, LS_0x18cbf20_0_4, LS_0x18cbf20_0_8, LS_0x18cbf20_0_12;
LS_0x18cbf20_1_4 .concat8 [ 4 4 4 4], LS_0x18cbf20_0_16, LS_0x18cbf20_0_20, LS_0x18cbf20_0_24, LS_0x18cbf20_0_28;
LS_0x18cbf20_1_8 .concat8 [ 1 0 0 0], LS_0x18cbf20_0_32;
L_0x18cbf20 .concat8 [ 16 16 1 0], LS_0x18cbf20_1_0, LS_0x18cbf20_1_4, LS_0x18cbf20_1_8;
L_0x18cc350 .part L_0x18cbf20, 32, 1;
L_0x18cc440 .part L_0x18cbf20, 32, 1;
L_0x18cded0 .part o0x7f426034baa8, 31, 1;
L_0x18ccaa0 .part o0x7f426034bad8, 31, 1;
L_0x18ccb90 .part L_0x18c69d0, 31, 1;
L_0x18ccc80 .part o0x7f426034b9e8, 2, 1;
L_0x18cd000 .part o0x7f426034b9e8, 0, 1;
L_0x18ce790 .part o0x7f426034b9e8, 1, 1;
L_0x18ced00 .part L_0x18c69d0, 31, 1;
LS_0x18ce030_0_0 .concat8 [ 1 1 1 1], L_0x18cf9e0, L_0x189c1c0, L_0x1899590, L_0x18c7b40;
LS_0x18ce030_0_4 .concat8 [ 1 1 1 1], L_0x18c7ca0, L_0x18c7ee0, L_0x18c8ae0, L_0x18c8d00;
LS_0x18ce030_0_8 .concat8 [ 1 1 1 1], L_0x18c4910, L_0x18c8710, L_0x18c8930, L_0x18c96e0;
LS_0x18ce030_0_12 .concat8 [ 1 1 1 1], L_0x18c9030, L_0x18c9250, L_0x18c9470, L_0x18c9f80;
LS_0x18ce030_0_16 .concat8 [ 1 1 1 1], L_0x18c8f20, L_0x18c9b10, L_0x18c9d30, L_0x18caa50;
LS_0x18ce030_0_20 .concat8 [ 1 1 1 1], L_0x18ca3b0, L_0x18ca5d0, L_0x18ca7f0, L_0x18cb330;
LS_0x18ce030_0_24 .concat8 [ 1 1 1 1], L_0x18cac70, L_0x18cae90, L_0x18cb0b0, L_0x18cb210;
LS_0x18ce030_0_28 .concat8 [ 1 1 1 1], L_0x18cb550, L_0x18cb770, L_0x18cb990, L_0x18cbbb0;
LS_0x18ce030_1_0 .concat8 [ 4 4 4 4], LS_0x18ce030_0_0, LS_0x18ce030_0_4, LS_0x18ce030_0_8, LS_0x18ce030_0_12;
LS_0x18ce030_1_4 .concat8 [ 4 4 4 4], LS_0x18ce030_0_16, LS_0x18ce030_0_20, LS_0x18ce030_0_24, LS_0x18ce030_0_28;
L_0x18ce030 .concat8 [ 16 16 0 0], LS_0x18ce030_1_0, LS_0x18ce030_1_4;
L_0x18cfb40 .part L_0x18c69d0, 0, 1;
L_0x18cef80 .part L_0x18ce030, 1, 1;
S_0x178c140 .scope generate, "genblk1[0]" "genblk1[0]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18062d0 .param/l "i" 0 2 141, +C4<00>;
S_0x1786420 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x178c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1870fc0/d .functor AND 1, L_0x18737d0, L_0x1873930, C4<1>, C4<1>;
L_0x1870fc0 .delay 1 (5,5,5) L_0x1870fc0/d;
L_0x1871120/d .functor NAND 1, L_0x18737d0, L_0x1873930, C4<1>, C4<1>;
L_0x1871120 .delay 1 (5,5,5) L_0x1871120/d;
L_0x1871280/d .functor OR 1, L_0x18737d0, L_0x1873930, C4<0>, C4<0>;
L_0x1871280 .delay 1 (5,5,5) L_0x1871280/d;
L_0x1871470/d .functor NOR 1, L_0x18737d0, L_0x1873930, C4<0>, C4<0>;
L_0x1871470 .delay 1 (5,5,5) L_0x1871470/d;
L_0x1871560/d .functor XOR 1, L_0x18737d0, L_0x1873930, C4<0>, C4<0>;
L_0x1871560 .delay 1 (5,5,5) L_0x1871560/d;
L_0x18720b0/d .functor NOT 1, L_0x1873b80, C4<0>, C4<0>, C4<0>;
L_0x18720b0 .delay 1 (5,5,5) L_0x18720b0/d;
L_0x1872210/d .functor NOT 1, L_0x1873c20, C4<0>, C4<0>, C4<0>;
L_0x1872210 .delay 1 (5,5,5) L_0x1872210/d;
L_0x18722d0/d .functor NOT 1, L_0x1873cc0, C4<0>, C4<0>, C4<0>;
L_0x18722d0 .delay 1 (5,5,5) L_0x18722d0/d;
L_0x1872480/d .functor AND 1, L_0x18719f0, L_0x18720b0, L_0x1872210, L_0x18722d0;
L_0x1872480 .delay 1 (5,5,5) L_0x1872480/d;
L_0x1872630/d .functor AND 1, L_0x18719f0, L_0x1873b80, L_0x1872210, L_0x18722d0;
L_0x1872630 .delay 1 (5,5,5) L_0x1872630/d;
L_0x1872840/d .functor AND 1, L_0x1871560, L_0x18720b0, L_0x1873c20, L_0x18722d0;
L_0x1872840 .delay 1 (5,5,5) L_0x1872840/d;
L_0x1872a20/d .functor AND 1, L_0x18719f0, L_0x1873b80, L_0x1873c20, L_0x18722d0;
L_0x1872a20 .delay 1 (5,5,5) L_0x1872a20/d;
L_0x1872bf0/d .functor AND 1, L_0x1870fc0, L_0x18720b0, L_0x1872210, L_0x1873cc0;
L_0x1872bf0 .delay 1 (5,5,5) L_0x1872bf0/d;
L_0x1872e00/d .functor AND 1, L_0x1871120, L_0x1873b80, L_0x1872210, L_0x1873cc0;
L_0x1872e00 .delay 1 (5,5,5) L_0x1872e00/d;
L_0x1872b80/d .functor AND 1, L_0x1871470, L_0x18720b0, L_0x1873c20, L_0x1873cc0;
L_0x1872b80 .delay 1 (5,5,5) L_0x1872b80/d;
L_0x1873210/d .functor AND 1, L_0x1871280, L_0x1873b80, L_0x1873c20, L_0x1873cc0;
L_0x1873210 .delay 1 (5,5,5) L_0x1873210/d;
L_0x18733e0/0/0 .functor OR 1, L_0x1872480, L_0x1872630, L_0x1872840, L_0x1872bf0;
L_0x18733e0/0/4 .functor OR 1, L_0x1872e00, L_0x1872b80, L_0x1873210, L_0x1872a20;
L_0x18733e0/d .functor OR 1, L_0x18733e0/0/0, L_0x18733e0/0/4, C4<0>, C4<0>;
L_0x18733e0 .delay 1 (5,5,5) L_0x18733e0/d;
v0x1818ed0_0 .net "a", 0 0, L_0x18737d0;  1 drivers
v0x1818f90_0 .net "addSub", 0 0, L_0x18719f0;  1 drivers
v0x1819060_0 .net "andRes", 0 0, L_0x1870fc0;  1 drivers
v0x1819130_0 .net "b", 0 0, L_0x1873930;  1 drivers
v0x1819200_0 .net "carryIn", 0 0, L_0x1873ae0;  1 drivers
v0x18192a0_0 .net "carryOut", 0 0, L_0x1871eb0;  1 drivers
v0x1819370_0 .net "initialResult", 0 0, L_0x18733e0;  1 drivers
v0x1819410_0 .net "isAdd", 0 0, L_0x1872480;  1 drivers
v0x18194b0_0 .net "isAnd", 0 0, L_0x1872bf0;  1 drivers
v0x18195e0_0 .net "isNand", 0 0, L_0x1872e00;  1 drivers
v0x1819680_0 .net "isNor", 0 0, L_0x1872b80;  1 drivers
v0x1819720_0 .net "isOr", 0 0, L_0x1873210;  1 drivers
v0x18197e0_0 .net "isSLT", 0 0, L_0x1872a20;  1 drivers
v0x18198a0_0 .net "isSub", 0 0, L_0x1872630;  1 drivers
v0x1819960_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1819a30_0 .net "isXor", 0 0, L_0x1872840;  1 drivers
v0x1819ad0_0 .net "nandRes", 0 0, L_0x1871120;  1 drivers
v0x1819c80_0 .net "norRes", 0 0, L_0x1871470;  1 drivers
v0x1819d20_0 .net "orRes", 0 0, L_0x1871280;  1 drivers
v0x1819dc0_0 .net "s0", 0 0, L_0x1873b80;  1 drivers
v0x1819e60_0 .net "s0inv", 0 0, L_0x18720b0;  1 drivers
v0x1819f20_0 .net "s1", 0 0, L_0x1873c20;  1 drivers
v0x1819fe0_0 .net "s1inv", 0 0, L_0x1872210;  1 drivers
v0x181a0a0_0 .net "s2", 0 0, L_0x1873cc0;  1 drivers
v0x181a160_0 .net "s2inv", 0 0, L_0x18722d0;  1 drivers
v0x181a220_0 .net "xorRes", 0 0, L_0x1871560;  1 drivers
S_0x176ed90 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1786420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18716e0/d .functor XOR 1, L_0x1873930, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18716e0 .delay 1 (5,5,5) L_0x18716e0/d;
L_0x1871840/d .functor XOR 1, L_0x18737d0, L_0x18716e0, C4<0>, C4<0>;
L_0x1871840 .delay 1 (5,5,5) L_0x1871840/d;
L_0x18719f0/d .functor XOR 1, L_0x1871840, L_0x1873ae0, C4<0>, C4<0>;
L_0x18719f0 .delay 1 (5,5,5) L_0x18719f0/d;
L_0x1871bf0/d .functor AND 1, L_0x18737d0, L_0x18716e0, C4<1>, C4<1>;
L_0x1871bf0 .delay 1 (5,5,5) L_0x1871bf0/d;
L_0x18712f0/d .functor AND 1, L_0x1871840, L_0x1873ae0, C4<1>, C4<1>;
L_0x18712f0 .delay 1 (5,5,5) L_0x18712f0/d;
L_0x1871eb0/d .functor OR 1, L_0x1871bf0, L_0x18712f0, C4<0>, C4<0>;
L_0x1871eb0 .delay 1 (5,5,5) L_0x1871eb0/d;
v0x180f330_0 .net "AandB", 0 0, L_0x1871bf0;  1 drivers
v0x1818620_0 .net "BxorSub", 0 0, L_0x18716e0;  1 drivers
v0x18186e0_0 .net "a", 0 0, L_0x18737d0;  alias, 1 drivers
v0x18187b0_0 .net "b", 0 0, L_0x1873930;  alias, 1 drivers
v0x1818870_0 .net "carryin", 0 0, L_0x1873ae0;  alias, 1 drivers
v0x1818980_0 .net "carryout", 0 0, L_0x1871eb0;  alias, 1 drivers
v0x1818a40_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1818b00_0 .net "res", 0 0, L_0x18719f0;  alias, 1 drivers
v0x1818bc0_0 .net "xAorB", 0 0, L_0x1871840;  1 drivers
v0x1818d10_0 .net "xAorBandCin", 0 0, L_0x18712f0;  1 drivers
S_0x181a400 .scope generate, "genblk1[1]" "genblk1[1]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x181a5c0 .param/l "i" 0 2 141, +C4<01>;
S_0x181a680 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x181a400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1873870/d .functor AND 1, L_0x1876270, L_0x18763d0, C4<1>, C4<1>;
L_0x1873870 .delay 1 (5,5,5) L_0x1873870/d;
L_0x1873e50/d .functor NAND 1, L_0x1876270, L_0x18763d0, C4<1>, C4<1>;
L_0x1873e50 .delay 1 (5,5,5) L_0x1873e50/d;
L_0x1872ff0/d .functor OR 1, L_0x1876270, L_0x18763d0, C4<0>, C4<0>;
L_0x1872ff0 .delay 1 (5,5,5) L_0x1872ff0/d;
L_0x18740d0/d .functor NOR 1, L_0x1876270, L_0x18763d0, C4<0>, C4<0>;
L_0x18740d0 .delay 1 (5,5,5) L_0x18740d0/d;
L_0x1874140/d .functor XOR 1, L_0x1876270, L_0x18763d0, C4<0>, C4<0>;
L_0x1874140 .delay 1 (5,5,5) L_0x1874140/d;
L_0x1874bf0/d .functor NOT 1, L_0x1876700, C4<0>, C4<0>, C4<0>;
L_0x1874bf0 .delay 1 (5,5,5) L_0x1874bf0/d;
L_0x181bc40/d .functor NOT 1, L_0x1876890, C4<0>, C4<0>, C4<0>;
L_0x181bc40 .delay 1 (5,5,5) L_0x181bc40/d;
L_0x1874da0/d .functor NOT 1, L_0x1876930, C4<0>, C4<0>, C4<0>;
L_0x1874da0 .delay 1 (5,5,5) L_0x1874da0/d;
L_0x1874f50/d .functor AND 1, L_0x1874510, L_0x1874bf0, L_0x181bc40, L_0x1874da0;
L_0x1874f50 .delay 1 (5,5,5) L_0x1874f50/d;
L_0x1875160/d .functor AND 1, L_0x1874510, L_0x1876700, L_0x181bc40, L_0x1874da0;
L_0x1875160 .delay 1 (5,5,5) L_0x1875160/d;
L_0x1875370/d .functor AND 1, L_0x1874140, L_0x1874bf0, L_0x1876890, L_0x1874da0;
L_0x1875370 .delay 1 (5,5,5) L_0x1875370/d;
L_0x1875550/d .functor AND 1, L_0x1874510, L_0x1876700, L_0x1876890, L_0x1874da0;
L_0x1875550 .delay 1 (5,5,5) L_0x1875550/d;
L_0x1875720/d .functor AND 1, L_0x1873870, L_0x1874bf0, L_0x181bc40, L_0x1876930;
L_0x1875720 .delay 1 (5,5,5) L_0x1875720/d;
L_0x1875900/d .functor AND 1, L_0x1873e50, L_0x1876700, L_0x181bc40, L_0x1876930;
L_0x1875900 .delay 1 (5,5,5) L_0x1875900/d;
L_0x18756b0/d .functor AND 1, L_0x18740d0, L_0x1874bf0, L_0x1876890, L_0x1876930;
L_0x18756b0 .delay 1 (5,5,5) L_0x18756b0/d;
L_0x1875ce0/d .functor AND 1, L_0x1872ff0, L_0x1876700, L_0x1876890, L_0x1876930;
L_0x1875ce0 .delay 1 (5,5,5) L_0x1875ce0/d;
L_0x1875e80/0/0 .functor OR 1, L_0x1874f50, L_0x1875160, L_0x1875370, L_0x1875720;
L_0x1875e80/0/4 .functor OR 1, L_0x1875900, L_0x18756b0, L_0x1875ce0, L_0x1875550;
L_0x1875e80/d .functor OR 1, L_0x1875e80/0/0, L_0x1875e80/0/4, C4<0>, C4<0>;
L_0x1875e80 .delay 1 (5,5,5) L_0x1875e80/d;
v0x181b5d0_0 .net "a", 0 0, L_0x1876270;  1 drivers
v0x181b690_0 .net "addSub", 0 0, L_0x1874510;  1 drivers
v0x181b730_0 .net "andRes", 0 0, L_0x1873870;  1 drivers
v0x181b800_0 .net "b", 0 0, L_0x18763d0;  1 drivers
v0x181b8d0_0 .net "carryIn", 0 0, L_0x18765d0;  1 drivers
v0x181b970_0 .net "carryOut", 0 0, L_0x18749f0;  1 drivers
v0x181ba40_0 .net "initialResult", 0 0, L_0x1875e80;  1 drivers
v0x181bae0_0 .net "isAdd", 0 0, L_0x1874f50;  1 drivers
v0x181bb80_0 .net "isAnd", 0 0, L_0x1875720;  1 drivers
v0x181bcb0_0 .net "isNand", 0 0, L_0x1875900;  1 drivers
v0x181bd50_0 .net "isNor", 0 0, L_0x18756b0;  1 drivers
v0x181bdf0_0 .net "isOr", 0 0, L_0x1875ce0;  1 drivers
v0x181beb0_0 .net "isSLT", 0 0, L_0x1875550;  1 drivers
v0x181bf70_0 .net "isSub", 0 0, L_0x1875160;  1 drivers
v0x181c030_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x181c0d0_0 .net "isXor", 0 0, L_0x1875370;  1 drivers
v0x181c190_0 .net "nandRes", 0 0, L_0x1873e50;  1 drivers
v0x181c340_0 .net "norRes", 0 0, L_0x18740d0;  1 drivers
v0x181c3e0_0 .net "orRes", 0 0, L_0x1872ff0;  1 drivers
v0x181c480_0 .net "s0", 0 0, L_0x1876700;  1 drivers
v0x181c520_0 .net "s0inv", 0 0, L_0x1874bf0;  1 drivers
v0x181c5e0_0 .net "s1", 0 0, L_0x1876890;  1 drivers
v0x181c6a0_0 .net "s1inv", 0 0, L_0x181bc40;  1 drivers
v0x181c760_0 .net "s2", 0 0, L_0x1876930;  1 drivers
v0x181c820_0 .net "s2inv", 0 0, L_0x1874da0;  1 drivers
v0x181c8e0_0 .net "xorRes", 0 0, L_0x1874140;  1 drivers
S_0x181a980 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x181a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18742a0/d .functor XOR 1, L_0x18763d0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18742a0 .delay 1 (5,5,5) L_0x18742a0/d;
L_0x1874360/d .functor XOR 1, L_0x1876270, L_0x18742a0, C4<0>, C4<0>;
L_0x1874360 .delay 1 (5,5,5) L_0x1874360/d;
L_0x1874510/d .functor XOR 1, L_0x1874360, L_0x18765d0, C4<0>, C4<0>;
L_0x1874510 .delay 1 (5,5,5) L_0x1874510/d;
L_0x1874710/d .functor AND 1, L_0x1876270, L_0x18742a0, C4<1>, C4<1>;
L_0x1874710 .delay 1 (5,5,5) L_0x1874710/d;
L_0x1874980/d .functor AND 1, L_0x1874360, L_0x18765d0, C4<1>, C4<1>;
L_0x1874980 .delay 1 (5,5,5) L_0x1874980/d;
L_0x18749f0/d .functor OR 1, L_0x1874710, L_0x1874980, C4<0>, C4<0>;
L_0x18749f0 .delay 1 (5,5,5) L_0x18749f0/d;
v0x181ac10_0 .net "AandB", 0 0, L_0x1874710;  1 drivers
v0x181acf0_0 .net "BxorSub", 0 0, L_0x18742a0;  1 drivers
v0x181adb0_0 .net "a", 0 0, L_0x1876270;  alias, 1 drivers
v0x181ae80_0 .net "b", 0 0, L_0x18763d0;  alias, 1 drivers
v0x181af40_0 .net "carryin", 0 0, L_0x18765d0;  alias, 1 drivers
v0x181b050_0 .net "carryout", 0 0, L_0x18749f0;  alias, 1 drivers
v0x181b110_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x181b200_0 .net "res", 0 0, L_0x1874510;  alias, 1 drivers
v0x181b2c0_0 .net "xAorB", 0 0, L_0x1874360;  1 drivers
v0x181b410_0 .net "xAorBandCin", 0 0, L_0x1874980;  1 drivers
S_0x181cac0 .scope generate, "genblk1[2]" "genblk1[2]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x181ccb0 .param/l "i" 0 2 141, +C4<010>;
S_0x181cd50 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x181cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1876a40/d .functor AND 1, L_0x1878dd0, L_0x1878f30, C4<1>, C4<1>;
L_0x1876a40 .delay 1 (5,5,5) L_0x1876a40/d;
L_0x1876b00/d .functor NAND 1, L_0x1878dd0, L_0x1878f30, C4<1>, C4<1>;
L_0x1876b00 .delay 1 (5,5,5) L_0x1876b00/d;
L_0x18715d0/d .functor OR 1, L_0x1878dd0, L_0x1878f30, C4<0>, C4<0>;
L_0x18715d0 .delay 1 (5,5,5) L_0x18715d0/d;
L_0x1875af0/d .functor NOR 1, L_0x1878dd0, L_0x1878f30, C4<0>, C4<0>;
L_0x1875af0 .delay 1 (5,5,5) L_0x1875af0/d;
L_0x1876d80/d .functor XOR 1, L_0x1878dd0, L_0x1878f30, C4<0>, C4<0>;
L_0x1876d80 .delay 1 (5,5,5) L_0x1876d80/d;
L_0x1877790/d .functor NOT 1, L_0x1879180, C4<0>, C4<0>, C4<0>;
L_0x1877790 .delay 1 (5,5,5) L_0x1877790/d;
L_0x18778f0/d .functor NOT 1, L_0x18792b0, C4<0>, C4<0>, C4<0>;
L_0x18778f0 .delay 1 (5,5,5) L_0x18778f0/d;
L_0x18779b0/d .functor NOT 1, L_0x1879460, C4<0>, C4<0>, C4<0>;
L_0x18779b0 .delay 1 (5,5,5) L_0x18779b0/d;
L_0x1877b60/d .functor AND 1, L_0x18770b0, L_0x1877790, L_0x18778f0, L_0x18779b0;
L_0x1877b60 .delay 1 (5,5,5) L_0x1877b60/d;
L_0x1877d10/d .functor AND 1, L_0x18770b0, L_0x1879180, L_0x18778f0, L_0x18779b0;
L_0x1877d10 .delay 1 (5,5,5) L_0x1877d10/d;
L_0x1877f20/d .functor AND 1, L_0x1876d80, L_0x1877790, L_0x18792b0, L_0x18779b0;
L_0x1877f20 .delay 1 (5,5,5) L_0x1877f20/d;
L_0x1878100/d .functor AND 1, L_0x18770b0, L_0x1879180, L_0x18792b0, L_0x18779b0;
L_0x1878100 .delay 1 (5,5,5) L_0x1878100/d;
L_0x18782d0/d .functor AND 1, L_0x1876a40, L_0x1877790, L_0x18778f0, L_0x1879460;
L_0x18782d0 .delay 1 (5,5,5) L_0x18782d0/d;
L_0x18784b0/d .functor AND 1, L_0x1876b00, L_0x1879180, L_0x18778f0, L_0x1879460;
L_0x18784b0 .delay 1 (5,5,5) L_0x18784b0/d;
L_0x1878260/d .functor AND 1, L_0x1875af0, L_0x1877790, L_0x18792b0, L_0x1879460;
L_0x1878260 .delay 1 (5,5,5) L_0x1878260/d;
L_0x1878840/d .functor AND 1, L_0x18715d0, L_0x1879180, L_0x18792b0, L_0x1879460;
L_0x1878840 .delay 1 (5,5,5) L_0x1878840/d;
L_0x18789e0/0/0 .functor OR 1, L_0x1877b60, L_0x1877d10, L_0x1877f20, L_0x18782d0;
L_0x18789e0/0/4 .functor OR 1, L_0x18784b0, L_0x1878260, L_0x1878840, L_0x1878100;
L_0x18789e0/d .functor OR 1, L_0x18789e0/0/0, L_0x18789e0/0/4, C4<0>, C4<0>;
L_0x18789e0 .delay 1 (5,5,5) L_0x18789e0/d;
v0x181dce0_0 .net "a", 0 0, L_0x1878dd0;  1 drivers
v0x181dda0_0 .net "addSub", 0 0, L_0x18770b0;  1 drivers
v0x181de70_0 .net "andRes", 0 0, L_0x1876a40;  1 drivers
v0x181df40_0 .net "b", 0 0, L_0x1878f30;  1 drivers
v0x181e010_0 .net "carryIn", 0 0, L_0x18790e0;  1 drivers
v0x181e0b0_0 .net "carryOut", 0 0, L_0x1877590;  1 drivers
v0x181e180_0 .net "initialResult", 0 0, L_0x18789e0;  1 drivers
v0x181e220_0 .net "isAdd", 0 0, L_0x1877b60;  1 drivers
v0x181e2c0_0 .net "isAnd", 0 0, L_0x18782d0;  1 drivers
v0x181e3f0_0 .net "isNand", 0 0, L_0x18784b0;  1 drivers
v0x181e490_0 .net "isNor", 0 0, L_0x1878260;  1 drivers
v0x181e530_0 .net "isOr", 0 0, L_0x1878840;  1 drivers
v0x181e5f0_0 .net "isSLT", 0 0, L_0x1878100;  1 drivers
v0x181e6b0_0 .net "isSub", 0 0, L_0x1877d10;  1 drivers
v0x181e770_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x181e810_0 .net "isXor", 0 0, L_0x1877f20;  1 drivers
v0x181e8d0_0 .net "nandRes", 0 0, L_0x1876b00;  1 drivers
v0x181ea80_0 .net "norRes", 0 0, L_0x1875af0;  1 drivers
v0x181eb20_0 .net "orRes", 0 0, L_0x18715d0;  1 drivers
v0x181ebc0_0 .net "s0", 0 0, L_0x1879180;  1 drivers
v0x181ec60_0 .net "s0inv", 0 0, L_0x1877790;  1 drivers
v0x181ed20_0 .net "s1", 0 0, L_0x18792b0;  1 drivers
v0x181ede0_0 .net "s1inv", 0 0, L_0x18778f0;  1 drivers
v0x181eea0_0 .net "s2", 0 0, L_0x1879460;  1 drivers
v0x181ef60_0 .net "s2inv", 0 0, L_0x18779b0;  1 drivers
v0x181f020_0 .net "xorRes", 0 0, L_0x1876d80;  1 drivers
S_0x181d050 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x181cd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1876ee0/d .functor XOR 1, L_0x1878f30, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1876ee0 .delay 1 (5,5,5) L_0x1876ee0/d;
L_0x1876f50/d .functor XOR 1, L_0x1878dd0, L_0x1876ee0, C4<0>, C4<0>;
L_0x1876f50 .delay 1 (5,5,5) L_0x1876f50/d;
L_0x18770b0/d .functor XOR 1, L_0x1876f50, L_0x18790e0, C4<0>, C4<0>;
L_0x18770b0 .delay 1 (5,5,5) L_0x18770b0/d;
L_0x18772b0/d .functor AND 1, L_0x1878dd0, L_0x1876ee0, C4<1>, C4<1>;
L_0x18772b0 .delay 1 (5,5,5) L_0x18772b0/d;
L_0x1877520/d .functor AND 1, L_0x1876f50, L_0x18790e0, C4<1>, C4<1>;
L_0x1877520 .delay 1 (5,5,5) L_0x1877520/d;
L_0x1877590/d .functor OR 1, L_0x18772b0, L_0x1877520, C4<0>, C4<0>;
L_0x1877590 .delay 1 (5,5,5) L_0x1877590/d;
v0x181d2e0_0 .net "AandB", 0 0, L_0x18772b0;  1 drivers
v0x181d3c0_0 .net "BxorSub", 0 0, L_0x1876ee0;  1 drivers
v0x181d480_0 .net "a", 0 0, L_0x1878dd0;  alias, 1 drivers
v0x181d550_0 .net "b", 0 0, L_0x1878f30;  alias, 1 drivers
v0x181d610_0 .net "carryin", 0 0, L_0x18790e0;  alias, 1 drivers
v0x181d720_0 .net "carryout", 0 0, L_0x1877590;  alias, 1 drivers
v0x181d7e0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x181d910_0 .net "res", 0 0, L_0x18770b0;  alias, 1 drivers
v0x181d9d0_0 .net "xAorB", 0 0, L_0x1876f50;  1 drivers
v0x181db20_0 .net "xAorBandCin", 0 0, L_0x1877520;  1 drivers
S_0x181f200 .scope generate, "genblk1[3]" "genblk1[3]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x181b1b0 .param/l "i" 0 2 141, +C4<011>;
S_0x181f430 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x181f200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18769d0/d .functor AND 1, L_0x187b8b0, L_0x187baa0, C4<1>, C4<1>;
L_0x18769d0 .delay 1 (5,5,5) L_0x18769d0/d;
L_0x18786a0/d .functor NAND 1, L_0x187b8b0, L_0x187baa0, C4<1>, C4<1>;
L_0x18786a0 .delay 1 (5,5,5) L_0x18786a0/d;
L_0x18795f0/d .functor OR 1, L_0x187b8b0, L_0x187baa0, C4<0>, C4<0>;
L_0x18795f0 .delay 1 (5,5,5) L_0x18795f0/d;
L_0x18797e0/d .functor NOR 1, L_0x187b8b0, L_0x187baa0, C4<0>, C4<0>;
L_0x18797e0 .delay 1 (5,5,5) L_0x18797e0/d;
L_0x18798a0/d .functor XOR 1, L_0x187b8b0, L_0x187baa0, C4<0>, C4<0>;
L_0x18798a0 .delay 1 (5,5,5) L_0x18798a0/d;
L_0x187a2e0/d .functor NOT 1, L_0x187be20, C4<0>, C4<0>, C4<0>;
L_0x187a2e0 .delay 1 (5,5,5) L_0x187a2e0/d;
L_0x18209d0/d .functor NOT 1, L_0x187bc50, C4<0>, C4<0>, C4<0>;
L_0x18209d0 .delay 1 (5,5,5) L_0x18209d0/d;
L_0x187a490/d .functor NOT 1, L_0x187bf80, C4<0>, C4<0>, C4<0>;
L_0x187a490 .delay 1 (5,5,5) L_0x187a490/d;
L_0x187a640/d .functor AND 1, L_0x1879c20, L_0x187a2e0, L_0x18209d0, L_0x187a490;
L_0x187a640 .delay 1 (5,5,5) L_0x187a640/d;
L_0x187a7f0/d .functor AND 1, L_0x1879c20, L_0x187be20, L_0x18209d0, L_0x187a490;
L_0x187a7f0 .delay 1 (5,5,5) L_0x187a7f0/d;
L_0x187aa00/d .functor AND 1, L_0x18798a0, L_0x187a2e0, L_0x187bc50, L_0x187a490;
L_0x187aa00 .delay 1 (5,5,5) L_0x187aa00/d;
L_0x187abe0/d .functor AND 1, L_0x1879c20, L_0x187be20, L_0x187bc50, L_0x187a490;
L_0x187abe0 .delay 1 (5,5,5) L_0x187abe0/d;
L_0x187adb0/d .functor AND 1, L_0x18769d0, L_0x187a2e0, L_0x18209d0, L_0x187bf80;
L_0x187adb0 .delay 1 (5,5,5) L_0x187adb0/d;
L_0x187af90/d .functor AND 1, L_0x18786a0, L_0x187be20, L_0x18209d0, L_0x187bf80;
L_0x187af90 .delay 1 (5,5,5) L_0x187af90/d;
L_0x187ad40/d .functor AND 1, L_0x18797e0, L_0x187a2e0, L_0x187bc50, L_0x187bf80;
L_0x187ad40 .delay 1 (5,5,5) L_0x187ad40/d;
L_0x187b320/d .functor AND 1, L_0x18795f0, L_0x187be20, L_0x187bc50, L_0x187bf80;
L_0x187b320 .delay 1 (5,5,5) L_0x187b320/d;
L_0x187b4c0/0/0 .functor OR 1, L_0x187a640, L_0x187a7f0, L_0x187aa00, L_0x187adb0;
L_0x187b4c0/0/4 .functor OR 1, L_0x187af90, L_0x187ad40, L_0x187b320, L_0x187abe0;
L_0x187b4c0/d .functor OR 1, L_0x187b4c0/0/0, L_0x187b4c0/0/4, C4<0>, C4<0>;
L_0x187b4c0 .delay 1 (5,5,5) L_0x187b4c0/d;
v0x1820330_0 .net "a", 0 0, L_0x187b8b0;  1 drivers
v0x18203f0_0 .net "addSub", 0 0, L_0x1879c20;  1 drivers
v0x18204c0_0 .net "andRes", 0 0, L_0x18769d0;  1 drivers
v0x1820590_0 .net "b", 0 0, L_0x187baa0;  1 drivers
v0x1820660_0 .net "carryIn", 0 0, L_0x1879500;  1 drivers
v0x1820700_0 .net "carryOut", 0 0, L_0x187a0e0;  1 drivers
v0x18207d0_0 .net "initialResult", 0 0, L_0x187b4c0;  1 drivers
v0x1820870_0 .net "isAdd", 0 0, L_0x187a640;  1 drivers
v0x1820910_0 .net "isAnd", 0 0, L_0x187adb0;  1 drivers
v0x1820a40_0 .net "isNand", 0 0, L_0x187af90;  1 drivers
v0x1820ae0_0 .net "isNor", 0 0, L_0x187ad40;  1 drivers
v0x1820b80_0 .net "isOr", 0 0, L_0x187b320;  1 drivers
v0x1820c40_0 .net "isSLT", 0 0, L_0x187abe0;  1 drivers
v0x1820d00_0 .net "isSub", 0 0, L_0x187a7f0;  1 drivers
v0x1820dc0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1820e60_0 .net "isXor", 0 0, L_0x187aa00;  1 drivers
v0x1820f20_0 .net "nandRes", 0 0, L_0x18786a0;  1 drivers
v0x18210d0_0 .net "norRes", 0 0, L_0x18797e0;  1 drivers
v0x1821170_0 .net "orRes", 0 0, L_0x18795f0;  1 drivers
v0x1821210_0 .net "s0", 0 0, L_0x187be20;  1 drivers
v0x18212b0_0 .net "s0inv", 0 0, L_0x187a2e0;  1 drivers
v0x1821370_0 .net "s1", 0 0, L_0x187bc50;  1 drivers
v0x1821430_0 .net "s1inv", 0 0, L_0x18209d0;  1 drivers
v0x18214f0_0 .net "s2", 0 0, L_0x187bf80;  1 drivers
v0x18215b0_0 .net "s2inv", 0 0, L_0x187a490;  1 drivers
v0x1821670_0 .net "xorRes", 0 0, L_0x18798a0;  1 drivers
S_0x181f730 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x181f430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1879a00/d .functor XOR 1, L_0x187baa0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1879a00 .delay 1 (5,5,5) L_0x1879a00/d;
L_0x1879ac0/d .functor XOR 1, L_0x187b8b0, L_0x1879a00, C4<0>, C4<0>;
L_0x1879ac0 .delay 1 (5,5,5) L_0x1879ac0/d;
L_0x1879c20/d .functor XOR 1, L_0x1879ac0, L_0x1879500, C4<0>, C4<0>;
L_0x1879c20 .delay 1 (5,5,5) L_0x1879c20/d;
L_0x1879e20/d .functor AND 1, L_0x187b8b0, L_0x1879a00, C4<1>, C4<1>;
L_0x1879e20 .delay 1 (5,5,5) L_0x1879e20/d;
L_0x1879660/d .functor AND 1, L_0x1879ac0, L_0x1879500, C4<1>, C4<1>;
L_0x1879660 .delay 1 (5,5,5) L_0x1879660/d;
L_0x187a0e0/d .functor OR 1, L_0x1879e20, L_0x1879660, C4<0>, C4<0>;
L_0x187a0e0 .delay 1 (5,5,5) L_0x187a0e0/d;
v0x181f9c0_0 .net "AandB", 0 0, L_0x1879e20;  1 drivers
v0x181faa0_0 .net "BxorSub", 0 0, L_0x1879a00;  1 drivers
v0x181fb60_0 .net "a", 0 0, L_0x187b8b0;  alias, 1 drivers
v0x181fc30_0 .net "b", 0 0, L_0x187baa0;  alias, 1 drivers
v0x181fcf0_0 .net "carryin", 0 0, L_0x1879500;  alias, 1 drivers
v0x181fe00_0 .net "carryout", 0 0, L_0x187a0e0;  alias, 1 drivers
v0x181fec0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x181ff60_0 .net "res", 0 0, L_0x1879c20;  alias, 1 drivers
v0x1820020_0 .net "xAorB", 0 0, L_0x1879ac0;  1 drivers
v0x1820170_0 .net "xAorBandCin", 0 0, L_0x1879660;  1 drivers
S_0x1821850 .scope generate, "genblk1[4]" "genblk1[4]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1821a60 .param/l "i" 0 2 141, +C4<0100>;
S_0x1821b20 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1821850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x187b950/d .functor AND 1, L_0x187e3e0, L_0x187e540, C4<1>, C4<1>;
L_0x187b950 .delay 1 (5,5,5) L_0x187b950/d;
L_0x187b180/d .functor NAND 1, L_0x187e3e0, L_0x187e540, C4<1>, C4<1>;
L_0x187b180 .delay 1 (5,5,5) L_0x187b180/d;
L_0x187c0f0/d .functor OR 1, L_0x187e3e0, L_0x187e540, C4<0>, C4<0>;
L_0x187c0f0 .delay 1 (5,5,5) L_0x187c0f0/d;
L_0x187c280/d .functor NOR 1, L_0x187e3e0, L_0x187e540, C4<0>, C4<0>;
L_0x187c280 .delay 1 (5,5,5) L_0x187c280/d;
L_0x187c340/d .functor XOR 1, L_0x187e3e0, L_0x187e540, C4<0>, C4<0>;
L_0x187c340 .delay 1 (5,5,5) L_0x187c340/d;
L_0x187cda0/d .functor NOT 1, L_0x187e7d0, C4<0>, C4<0>, C4<0>;
L_0x187cda0 .delay 1 (5,5,5) L_0x187cda0/d;
L_0x187cf00/d .functor NOT 1, L_0x187e6f0, C4<0>, C4<0>, C4<0>;
L_0x187cf00 .delay 1 (5,5,5) L_0x187cf00/d;
L_0x187cfc0/d .functor NOT 1, L_0x187e960, C4<0>, C4<0>, C4<0>;
L_0x187cfc0 .delay 1 (5,5,5) L_0x187cfc0/d;
L_0x187d170/d .functor AND 1, L_0x187c6c0, L_0x187cda0, L_0x187cf00, L_0x187cfc0;
L_0x187d170 .delay 1 (5,5,5) L_0x187d170/d;
L_0x187d320/d .functor AND 1, L_0x187c6c0, L_0x187e7d0, L_0x187cf00, L_0x187cfc0;
L_0x187d320 .delay 1 (5,5,5) L_0x187d320/d;
L_0x187d530/d .functor AND 1, L_0x187c340, L_0x187cda0, L_0x187e6f0, L_0x187cfc0;
L_0x187d530 .delay 1 (5,5,5) L_0x187d530/d;
L_0x187d710/d .functor AND 1, L_0x187c6c0, L_0x187e7d0, L_0x187e6f0, L_0x187cfc0;
L_0x187d710 .delay 1 (5,5,5) L_0x187d710/d;
L_0x187d8e0/d .functor AND 1, L_0x187b950, L_0x187cda0, L_0x187cf00, L_0x187e960;
L_0x187d8e0 .delay 1 (5,5,5) L_0x187d8e0/d;
L_0x187dac0/d .functor AND 1, L_0x187b180, L_0x187e7d0, L_0x187cf00, L_0x187e960;
L_0x187dac0 .delay 1 (5,5,5) L_0x187dac0/d;
L_0x187d870/d .functor AND 1, L_0x187c280, L_0x187cda0, L_0x187e6f0, L_0x187e960;
L_0x187d870 .delay 1 (5,5,5) L_0x187d870/d;
L_0x187de50/d .functor AND 1, L_0x187c0f0, L_0x187e7d0, L_0x187e6f0, L_0x187e960;
L_0x187de50 .delay 1 (5,5,5) L_0x187de50/d;
L_0x187dff0/0/0 .functor OR 1, L_0x187d170, L_0x187d320, L_0x187d530, L_0x187d8e0;
L_0x187dff0/0/4 .functor OR 1, L_0x187dac0, L_0x187d870, L_0x187de50, L_0x187d710;
L_0x187dff0/d .functor OR 1, L_0x187dff0/0/0, L_0x187dff0/0/4, C4<0>, C4<0>;
L_0x187dff0 .delay 1 (5,5,5) L_0x187dff0/d;
v0x1822a80_0 .net "a", 0 0, L_0x187e3e0;  1 drivers
v0x1822b40_0 .net "addSub", 0 0, L_0x187c6c0;  1 drivers
v0x1822c10_0 .net "andRes", 0 0, L_0x187b950;  1 drivers
v0x1822ce0_0 .net "b", 0 0, L_0x187e540;  1 drivers
v0x1822db0_0 .net "carryIn", 0 0, L_0x187c020;  1 drivers
v0x1822e50_0 .net "carryOut", 0 0, L_0x187cba0;  1 drivers
v0x1822f20_0 .net "initialResult", 0 0, L_0x187dff0;  1 drivers
v0x1822fc0_0 .net "isAdd", 0 0, L_0x187d170;  1 drivers
v0x1823060_0 .net "isAnd", 0 0, L_0x187d8e0;  1 drivers
v0x1823190_0 .net "isNand", 0 0, L_0x187dac0;  1 drivers
v0x1823230_0 .net "isNor", 0 0, L_0x187d870;  1 drivers
v0x18232d0_0 .net "isOr", 0 0, L_0x187de50;  1 drivers
v0x1823390_0 .net "isSLT", 0 0, L_0x187d710;  1 drivers
v0x1823450_0 .net "isSub", 0 0, L_0x187d320;  1 drivers
v0x1823510_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18235b0_0 .net "isXor", 0 0, L_0x187d530;  1 drivers
v0x1823670_0 .net "nandRes", 0 0, L_0x187b180;  1 drivers
v0x1823820_0 .net "norRes", 0 0, L_0x187c280;  1 drivers
v0x18238c0_0 .net "orRes", 0 0, L_0x187c0f0;  1 drivers
v0x1823960_0 .net "s0", 0 0, L_0x187e7d0;  1 drivers
v0x1823a00_0 .net "s0inv", 0 0, L_0x187cda0;  1 drivers
v0x1823ac0_0 .net "s1", 0 0, L_0x187e6f0;  1 drivers
v0x1823b80_0 .net "s1inv", 0 0, L_0x187cf00;  1 drivers
v0x1823c40_0 .net "s2", 0 0, L_0x187e960;  1 drivers
v0x1823d00_0 .net "s2inv", 0 0, L_0x187cfc0;  1 drivers
v0x1823dc0_0 .net "xorRes", 0 0, L_0x187c340;  1 drivers
S_0x1821e20 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1821b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x187c4a0/d .functor XOR 1, L_0x187e540, L_0x18ca1a0, C4<0>, C4<0>;
L_0x187c4a0 .delay 1 (5,5,5) L_0x187c4a0/d;
L_0x187c510/d .functor XOR 1, L_0x187e3e0, L_0x187c4a0, C4<0>, C4<0>;
L_0x187c510 .delay 1 (5,5,5) L_0x187c510/d;
L_0x187c6c0/d .functor XOR 1, L_0x187c510, L_0x187c020, C4<0>, C4<0>;
L_0x187c6c0 .delay 1 (5,5,5) L_0x187c6c0/d;
L_0x187c8c0/d .functor AND 1, L_0x187e3e0, L_0x187c4a0, C4<1>, C4<1>;
L_0x187c8c0 .delay 1 (5,5,5) L_0x187c8c0/d;
L_0x187cb30/d .functor AND 1, L_0x187c510, L_0x187c020, C4<1>, C4<1>;
L_0x187cb30 .delay 1 (5,5,5) L_0x187cb30/d;
L_0x187cba0/d .functor OR 1, L_0x187c8c0, L_0x187cb30, C4<0>, C4<0>;
L_0x187cba0 .delay 1 (5,5,5) L_0x187cba0/d;
v0x18220b0_0 .net "AandB", 0 0, L_0x187c8c0;  1 drivers
v0x1822190_0 .net "BxorSub", 0 0, L_0x187c4a0;  1 drivers
v0x1822250_0 .net "a", 0 0, L_0x187e3e0;  alias, 1 drivers
v0x18222f0_0 .net "b", 0 0, L_0x187e540;  alias, 1 drivers
v0x18223b0_0 .net "carryin", 0 0, L_0x187c020;  alias, 1 drivers
v0x18224c0_0 .net "carryout", 0 0, L_0x187cba0;  alias, 1 drivers
v0x1822580_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1822730_0 .net "res", 0 0, L_0x187c6c0;  alias, 1 drivers
v0x18227d0_0 .net "xAorB", 0 0, L_0x187c510;  1 drivers
v0x1822900_0 .net "xAorBandCin", 0 0, L_0x187cb30;  1 drivers
S_0x1823fa0 .scope generate, "genblk1[5]" "genblk1[5]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1824160 .param/l "i" 0 2 141, +C4<0101>;
S_0x1824220 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1823fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x187e480/d .functor AND 1, L_0x1880e60, L_0x1880fc0, C4<1>, C4<1>;
L_0x187e480 .delay 1 (5,5,5) L_0x187e480/d;
L_0x187dcb0/d .functor NAND 1, L_0x1880e60, L_0x1880fc0, C4<1>, C4<1>;
L_0x187dcb0 .delay 1 (5,5,5) L_0x187dcb0/d;
L_0x187eb50/d .functor OR 1, L_0x1880e60, L_0x1880fc0, C4<0>, C4<0>;
L_0x187eb50 .delay 1 (5,5,5) L_0x187eb50/d;
L_0x187ed40/d .functor NOR 1, L_0x1880e60, L_0x1880fc0, C4<0>, C4<0>;
L_0x187ed40 .delay 1 (5,5,5) L_0x187ed40/d;
L_0x187ee00/d .functor XOR 1, L_0x1880e60, L_0x1880fc0, C4<0>, C4<0>;
L_0x187ee00 .delay 1 (5,5,5) L_0x187ee00/d;
L_0x187f890/d .functor NOT 1, L_0x1881280, C4<0>, C4<0>, C4<0>;
L_0x187f890 .delay 1 (5,5,5) L_0x187f890/d;
L_0x18257c0/d .functor NOT 1, L_0x1879350, C4<0>, C4<0>, C4<0>;
L_0x18257c0 .delay 1 (5,5,5) L_0x18257c0/d;
L_0x187fa40/d .functor NOT 1, L_0x1881170, C4<0>, C4<0>, C4<0>;
L_0x187fa40 .delay 1 (5,5,5) L_0x187fa40/d;
L_0x187fbf0/d .functor AND 1, L_0x187f1d0, L_0x187f890, L_0x18257c0, L_0x187fa40;
L_0x187fbf0 .delay 1 (5,5,5) L_0x187fbf0/d;
L_0x187fda0/d .functor AND 1, L_0x187f1d0, L_0x1881280, L_0x18257c0, L_0x187fa40;
L_0x187fda0 .delay 1 (5,5,5) L_0x187fda0/d;
L_0x187ffb0/d .functor AND 1, L_0x187ee00, L_0x187f890, L_0x1879350, L_0x187fa40;
L_0x187ffb0 .delay 1 (5,5,5) L_0x187ffb0/d;
L_0x1880190/d .functor AND 1, L_0x187f1d0, L_0x1881280, L_0x1879350, L_0x187fa40;
L_0x1880190 .delay 1 (5,5,5) L_0x1880190/d;
L_0x1880360/d .functor AND 1, L_0x187e480, L_0x187f890, L_0x18257c0, L_0x1881170;
L_0x1880360 .delay 1 (5,5,5) L_0x1880360/d;
L_0x1880540/d .functor AND 1, L_0x187dcb0, L_0x1881280, L_0x18257c0, L_0x1881170;
L_0x1880540 .delay 1 (5,5,5) L_0x1880540/d;
L_0x18802f0/d .functor AND 1, L_0x187ed40, L_0x187f890, L_0x1879350, L_0x1881170;
L_0x18802f0 .delay 1 (5,5,5) L_0x18802f0/d;
L_0x18808d0/d .functor AND 1, L_0x187eb50, L_0x1881280, L_0x1879350, L_0x1881170;
L_0x18808d0 .delay 1 (5,5,5) L_0x18808d0/d;
L_0x1880a70/0/0 .functor OR 1, L_0x187fbf0, L_0x187fda0, L_0x187ffb0, L_0x1880360;
L_0x1880a70/0/4 .functor OR 1, L_0x1880540, L_0x18802f0, L_0x18808d0, L_0x1880190;
L_0x1880a70/d .functor OR 1, L_0x1880a70/0/0, L_0x1880a70/0/4, C4<0>, C4<0>;
L_0x1880a70 .delay 1 (5,5,5) L_0x1880a70/d;
v0x1825120_0 .net "a", 0 0, L_0x1880e60;  1 drivers
v0x18251e0_0 .net "addSub", 0 0, L_0x187f1d0;  1 drivers
v0x18252b0_0 .net "andRes", 0 0, L_0x187e480;  1 drivers
v0x1825380_0 .net "b", 0 0, L_0x1880fc0;  1 drivers
v0x1825450_0 .net "carryIn", 0 0, L_0x187ea00;  1 drivers
v0x18254f0_0 .net "carryOut", 0 0, L_0x187f690;  1 drivers
v0x18255c0_0 .net "initialResult", 0 0, L_0x1880a70;  1 drivers
v0x1825660_0 .net "isAdd", 0 0, L_0x187fbf0;  1 drivers
v0x1825700_0 .net "isAnd", 0 0, L_0x1880360;  1 drivers
v0x1825830_0 .net "isNand", 0 0, L_0x1880540;  1 drivers
v0x18258d0_0 .net "isNor", 0 0, L_0x18802f0;  1 drivers
v0x1825970_0 .net "isOr", 0 0, L_0x18808d0;  1 drivers
v0x1825a30_0 .net "isSLT", 0 0, L_0x1880190;  1 drivers
v0x1825af0_0 .net "isSub", 0 0, L_0x187fda0;  1 drivers
v0x1825bb0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1825c50_0 .net "isXor", 0 0, L_0x187ffb0;  1 drivers
v0x1825d10_0 .net "nandRes", 0 0, L_0x187dcb0;  1 drivers
v0x1825ec0_0 .net "norRes", 0 0, L_0x187ed40;  1 drivers
v0x1825f60_0 .net "orRes", 0 0, L_0x187eb50;  1 drivers
v0x1826000_0 .net "s0", 0 0, L_0x1881280;  1 drivers
v0x18260a0_0 .net "s0inv", 0 0, L_0x187f890;  1 drivers
v0x1826160_0 .net "s1", 0 0, L_0x1879350;  1 drivers
v0x1826220_0 .net "s1inv", 0 0, L_0x18257c0;  1 drivers
v0x18262e0_0 .net "s2", 0 0, L_0x1881170;  1 drivers
v0x18263a0_0 .net "s2inv", 0 0, L_0x187fa40;  1 drivers
v0x1826460_0 .net "xorRes", 0 0, L_0x187ee00;  1 drivers
S_0x1824520 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1824220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x187ef60/d .functor XOR 1, L_0x1880fc0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x187ef60 .delay 1 (5,5,5) L_0x187ef60/d;
L_0x187f020/d .functor XOR 1, L_0x1880e60, L_0x187ef60, C4<0>, C4<0>;
L_0x187f020 .delay 1 (5,5,5) L_0x187f020/d;
L_0x187f1d0/d .functor XOR 1, L_0x187f020, L_0x187ea00, C4<0>, C4<0>;
L_0x187f1d0 .delay 1 (5,5,5) L_0x187f1d0/d;
L_0x187f3d0/d .functor AND 1, L_0x1880e60, L_0x187ef60, C4<1>, C4<1>;
L_0x187f3d0 .delay 1 (5,5,5) L_0x187f3d0/d;
L_0x187ebc0/d .functor AND 1, L_0x187f020, L_0x187ea00, C4<1>, C4<1>;
L_0x187ebc0 .delay 1 (5,5,5) L_0x187ebc0/d;
L_0x187f690/d .functor OR 1, L_0x187f3d0, L_0x187ebc0, C4<0>, C4<0>;
L_0x187f690 .delay 1 (5,5,5) L_0x187f690/d;
v0x18247b0_0 .net "AandB", 0 0, L_0x187f3d0;  1 drivers
v0x1824890_0 .net "BxorSub", 0 0, L_0x187ef60;  1 drivers
v0x1824950_0 .net "a", 0 0, L_0x1880e60;  alias, 1 drivers
v0x1824a20_0 .net "b", 0 0, L_0x1880fc0;  alias, 1 drivers
v0x1824ae0_0 .net "carryin", 0 0, L_0x187ea00;  alias, 1 drivers
v0x1824bf0_0 .net "carryout", 0 0, L_0x187f690;  alias, 1 drivers
v0x1824cb0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1824d50_0 .net "res", 0 0, L_0x187f1d0;  alias, 1 drivers
v0x1824e10_0 .net "xAorB", 0 0, L_0x187f020;  1 drivers
v0x1824f60_0 .net "xAorBandCin", 0 0, L_0x187ebc0;  1 drivers
S_0x1826640 .scope generate, "genblk1[6]" "genblk1[6]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1826800 .param/l "i" 0 2 141, +C4<0110>;
S_0x18268c0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1826640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1880f00/d .functor AND 1, L_0x1883a80, L_0x1883be0, C4<1>, C4<1>;
L_0x1880f00 .delay 1 (5,5,5) L_0x1880f00/d;
L_0x1880730/d .functor NAND 1, L_0x1883a80, L_0x1883be0, C4<1>, C4<1>;
L_0x1880730 .delay 1 (5,5,5) L_0x1880730/d;
L_0x18816b0/d .functor OR 1, L_0x1883a80, L_0x1883be0, C4<0>, C4<0>;
L_0x18816b0 .delay 1 (5,5,5) L_0x18816b0/d;
L_0x18818a0/d .functor NOR 1, L_0x1883a80, L_0x1883be0, C4<0>, C4<0>;
L_0x18818a0 .delay 1 (5,5,5) L_0x18818a0/d;
L_0x1881a00/d .functor XOR 1, L_0x1883a80, L_0x1883be0, C4<0>, C4<0>;
L_0x1881a00 .delay 1 (5,5,5) L_0x1881a00/d;
L_0x1882440/d .functor NOT 1, L_0x1883ed0, C4<0>, C4<0>, C4<0>;
L_0x1882440 .delay 1 (5,5,5) L_0x1882440/d;
L_0x18825a0/d .functor NOT 1, L_0x1883d90, C4<0>, C4<0>, C4<0>;
L_0x18825a0 .delay 1 (5,5,5) L_0x18825a0/d;
L_0x1882660/d .functor NOT 1, L_0x1883e30, C4<0>, C4<0>, C4<0>;
L_0x1882660 .delay 1 (5,5,5) L_0x1882660/d;
L_0x1882810/d .functor AND 1, L_0x1881d80, L_0x1882440, L_0x18825a0, L_0x1882660;
L_0x1882810 .delay 1 (5,5,5) L_0x1882810/d;
L_0x18829c0/d .functor AND 1, L_0x1881d80, L_0x1883ed0, L_0x18825a0, L_0x1882660;
L_0x18829c0 .delay 1 (5,5,5) L_0x18829c0/d;
L_0x1882bd0/d .functor AND 1, L_0x1881a00, L_0x1882440, L_0x1883d90, L_0x1882660;
L_0x1882bd0 .delay 1 (5,5,5) L_0x1882bd0/d;
L_0x1882db0/d .functor AND 1, L_0x1881d80, L_0x1883ed0, L_0x1883d90, L_0x1882660;
L_0x1882db0 .delay 1 (5,5,5) L_0x1882db0/d;
L_0x1882f80/d .functor AND 1, L_0x1880f00, L_0x1882440, L_0x18825a0, L_0x1883e30;
L_0x1882f80 .delay 1 (5,5,5) L_0x1882f80/d;
L_0x1883160/d .functor AND 1, L_0x1880730, L_0x1883ed0, L_0x18825a0, L_0x1883e30;
L_0x1883160 .delay 1 (5,5,5) L_0x1883160/d;
L_0x1882f10/d .functor AND 1, L_0x18818a0, L_0x1882440, L_0x1883d90, L_0x1883e30;
L_0x1882f10 .delay 1 (5,5,5) L_0x1882f10/d;
L_0x18834f0/d .functor AND 1, L_0x18816b0, L_0x1883ed0, L_0x1883d90, L_0x1883e30;
L_0x18834f0 .delay 1 (5,5,5) L_0x18834f0/d;
L_0x1883690/0/0 .functor OR 1, L_0x1882810, L_0x18829c0, L_0x1882bd0, L_0x1882f80;
L_0x1883690/0/4 .functor OR 1, L_0x1883160, L_0x1882f10, L_0x18834f0, L_0x1882db0;
L_0x1883690/d .functor OR 1, L_0x1883690/0/0, L_0x1883690/0/4, C4<0>, C4<0>;
L_0x1883690 .delay 1 (5,5,5) L_0x1883690/d;
v0x18277c0_0 .net "a", 0 0, L_0x1883a80;  1 drivers
v0x1827880_0 .net "addSub", 0 0, L_0x1881d80;  1 drivers
v0x1827950_0 .net "andRes", 0 0, L_0x1880f00;  1 drivers
v0x1827a20_0 .net "b", 0 0, L_0x1883be0;  1 drivers
v0x1827af0_0 .net "carryIn", 0 0, L_0x1881530;  1 drivers
v0x1827b90_0 .net "carryOut", 0 0, L_0x1882240;  1 drivers
v0x1827c60_0 .net "initialResult", 0 0, L_0x1883690;  1 drivers
v0x1827d00_0 .net "isAdd", 0 0, L_0x1882810;  1 drivers
v0x1827da0_0 .net "isAnd", 0 0, L_0x1882f80;  1 drivers
v0x1827ed0_0 .net "isNand", 0 0, L_0x1883160;  1 drivers
v0x1827f70_0 .net "isNor", 0 0, L_0x1882f10;  1 drivers
v0x1828010_0 .net "isOr", 0 0, L_0x18834f0;  1 drivers
v0x18280d0_0 .net "isSLT", 0 0, L_0x1882db0;  1 drivers
v0x1828190_0 .net "isSub", 0 0, L_0x18829c0;  1 drivers
v0x1828250_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18282f0_0 .net "isXor", 0 0, L_0x1882bd0;  1 drivers
v0x18283b0_0 .net "nandRes", 0 0, L_0x1880730;  1 drivers
v0x1828560_0 .net "norRes", 0 0, L_0x18818a0;  1 drivers
v0x1828600_0 .net "orRes", 0 0, L_0x18816b0;  1 drivers
v0x18286a0_0 .net "s0", 0 0, L_0x1883ed0;  1 drivers
v0x1828740_0 .net "s0inv", 0 0, L_0x1882440;  1 drivers
v0x1828800_0 .net "s1", 0 0, L_0x1883d90;  1 drivers
v0x18288c0_0 .net "s1inv", 0 0, L_0x18825a0;  1 drivers
v0x1828980_0 .net "s2", 0 0, L_0x1883e30;  1 drivers
v0x1828a40_0 .net "s2inv", 0 0, L_0x1882660;  1 drivers
v0x1828b00_0 .net "xorRes", 0 0, L_0x1881a00;  1 drivers
S_0x1826bc0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x18268c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1881a70/d .functor XOR 1, L_0x1883be0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1881a70 .delay 1 (5,5,5) L_0x1881a70/d;
L_0x1881bd0/d .functor XOR 1, L_0x1883a80, L_0x1881a70, C4<0>, C4<0>;
L_0x1881bd0 .delay 1 (5,5,5) L_0x1881bd0/d;
L_0x1881d80/d .functor XOR 1, L_0x1881bd0, L_0x1881530, C4<0>, C4<0>;
L_0x1881d80 .delay 1 (5,5,5) L_0x1881d80/d;
L_0x1881f80/d .functor AND 1, L_0x1883a80, L_0x1881a70, C4<1>, C4<1>;
L_0x1881f80 .delay 1 (5,5,5) L_0x1881f80/d;
L_0x1881720/d .functor AND 1, L_0x1881bd0, L_0x1881530, C4<1>, C4<1>;
L_0x1881720 .delay 1 (5,5,5) L_0x1881720/d;
L_0x1882240/d .functor OR 1, L_0x1881f80, L_0x1881720, C4<0>, C4<0>;
L_0x1882240 .delay 1 (5,5,5) L_0x1882240/d;
v0x1826e50_0 .net "AandB", 0 0, L_0x1881f80;  1 drivers
v0x1826f30_0 .net "BxorSub", 0 0, L_0x1881a70;  1 drivers
v0x1826ff0_0 .net "a", 0 0, L_0x1883a80;  alias, 1 drivers
v0x18270c0_0 .net "b", 0 0, L_0x1883be0;  alias, 1 drivers
v0x1827180_0 .net "carryin", 0 0, L_0x1881530;  alias, 1 drivers
v0x1827290_0 .net "carryout", 0 0, L_0x1882240;  alias, 1 drivers
v0x1827350_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18273f0_0 .net "res", 0 0, L_0x1881d80;  alias, 1 drivers
v0x18274b0_0 .net "xAorB", 0 0, L_0x1881bd0;  1 drivers
v0x1827600_0 .net "xAorBandCin", 0 0, L_0x1881720;  1 drivers
S_0x1828ce0 .scope generate, "genblk1[7]" "genblk1[7]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1828ea0 .param/l "i" 0 2 141, +C4<0111>;
S_0x1828f60 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1828ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1883b20/d .functor AND 1, L_0x1886590, L_0x1886800, C4<1>, C4<1>;
L_0x1883b20 .delay 1 (5,5,5) L_0x1883b20/d;
L_0x1884120/d .functor NAND 1, L_0x1886590, L_0x1886800, C4<1>, C4<1>;
L_0x1884120 .delay 1 (5,5,5) L_0x1884120/d;
L_0x1884280/d .functor OR 1, L_0x1886590, L_0x1886800, C4<0>, C4<0>;
L_0x1884280 .delay 1 (5,5,5) L_0x1884280/d;
L_0x1884410/d .functor NOR 1, L_0x1886590, L_0x1886800, C4<0>, C4<0>;
L_0x1884410 .delay 1 (5,5,5) L_0x1884410/d;
L_0x18844d0/d .functor XOR 1, L_0x1886590, L_0x1886800, C4<0>, C4<0>;
L_0x18844d0 .delay 1 (5,5,5) L_0x18844d0/d;
L_0x1884f80/d .functor NOT 1, L_0x1886c30, C4<0>, C4<0>, C4<0>;
L_0x1884f80 .delay 1 (5,5,5) L_0x1884f80/d;
L_0x18850e0/d .functor NOT 1, L_0x1886ac0, C4<0>, C4<0>, C4<0>;
L_0x18850e0 .delay 1 (5,5,5) L_0x18850e0/d;
L_0x18851a0/d .functor NOT 1, L_0x1886b60, C4<0>, C4<0>, C4<0>;
L_0x18851a0 .delay 1 (5,5,5) L_0x18851a0/d;
L_0x1885350/d .functor AND 1, L_0x18848a0, L_0x1884f80, L_0x18850e0, L_0x18851a0;
L_0x1885350 .delay 1 (5,5,5) L_0x1885350/d;
L_0x1885500/d .functor AND 1, L_0x18848a0, L_0x1886c30, L_0x18850e0, L_0x18851a0;
L_0x1885500 .delay 1 (5,5,5) L_0x1885500/d;
L_0x1885710/d .functor AND 1, L_0x18844d0, L_0x1884f80, L_0x1886ac0, L_0x18851a0;
L_0x1885710 .delay 1 (5,5,5) L_0x1885710/d;
L_0x18858f0/d .functor AND 1, L_0x18848a0, L_0x1886c30, L_0x1886ac0, L_0x18851a0;
L_0x18858f0 .delay 1 (5,5,5) L_0x18858f0/d;
L_0x1885ac0/d .functor AND 1, L_0x1883b20, L_0x1884f80, L_0x18850e0, L_0x1886b60;
L_0x1885ac0 .delay 1 (5,5,5) L_0x1885ac0/d;
L_0x1885ca0/d .functor AND 1, L_0x1884120, L_0x1886c30, L_0x18850e0, L_0x1886b60;
L_0x1885ca0 .delay 1 (5,5,5) L_0x1885ca0/d;
L_0x1885a50/d .functor AND 1, L_0x1884410, L_0x1884f80, L_0x1886ac0, L_0x1886b60;
L_0x1885a50 .delay 1 (5,5,5) L_0x1885a50/d;
L_0x1886000/d .functor AND 1, L_0x1884280, L_0x1886c30, L_0x1886ac0, L_0x1886b60;
L_0x1886000 .delay 1 (5,5,5) L_0x1886000/d;
L_0x18861a0/0/0 .functor OR 1, L_0x1885350, L_0x1885500, L_0x1885710, L_0x1885ac0;
L_0x18861a0/0/4 .functor OR 1, L_0x1885ca0, L_0x1885a50, L_0x1886000, L_0x18858f0;
L_0x18861a0/d .functor OR 1, L_0x18861a0/0/0, L_0x18861a0/0/4, C4<0>, C4<0>;
L_0x18861a0 .delay 1 (5,5,5) L_0x18861a0/d;
v0x1829e60_0 .net "a", 0 0, L_0x1886590;  1 drivers
v0x1829f20_0 .net "addSub", 0 0, L_0x18848a0;  1 drivers
v0x1829ff0_0 .net "andRes", 0 0, L_0x1883b20;  1 drivers
v0x182a0c0_0 .net "b", 0 0, L_0x1886800;  1 drivers
v0x182a190_0 .net "carryIn", 0 0, L_0x1884340;  1 drivers
v0x182a230_0 .net "carryOut", 0 0, L_0x1884d80;  1 drivers
v0x182a300_0 .net "initialResult", 0 0, L_0x18861a0;  1 drivers
v0x182a3a0_0 .net "isAdd", 0 0, L_0x1885350;  1 drivers
v0x182a440_0 .net "isAnd", 0 0, L_0x1885ac0;  1 drivers
v0x182a570_0 .net "isNand", 0 0, L_0x1885ca0;  1 drivers
v0x182a610_0 .net "isNor", 0 0, L_0x1885a50;  1 drivers
v0x182a6b0_0 .net "isOr", 0 0, L_0x1886000;  1 drivers
v0x182a770_0 .net "isSLT", 0 0, L_0x18858f0;  1 drivers
v0x182a830_0 .net "isSub", 0 0, L_0x1885500;  1 drivers
v0x182a8f0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x182a990_0 .net "isXor", 0 0, L_0x1885710;  1 drivers
v0x182aa50_0 .net "nandRes", 0 0, L_0x1884120;  1 drivers
v0x182ac00_0 .net "norRes", 0 0, L_0x1884410;  1 drivers
v0x182aca0_0 .net "orRes", 0 0, L_0x1884280;  1 drivers
v0x182ad40_0 .net "s0", 0 0, L_0x1886c30;  1 drivers
v0x182ade0_0 .net "s0inv", 0 0, L_0x1884f80;  1 drivers
v0x182aea0_0 .net "s1", 0 0, L_0x1886ac0;  1 drivers
v0x182af60_0 .net "s1inv", 0 0, L_0x18850e0;  1 drivers
v0x182b020_0 .net "s2", 0 0, L_0x1886b60;  1 drivers
v0x182b0e0_0 .net "s2inv", 0 0, L_0x18851a0;  1 drivers
v0x182b1a0_0 .net "xorRes", 0 0, L_0x18844d0;  1 drivers
S_0x1829260 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1828f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1884630/d .functor XOR 1, L_0x1886800, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1884630 .delay 1 (5,5,5) L_0x1884630/d;
L_0x18846f0/d .functor XOR 1, L_0x1886590, L_0x1884630, C4<0>, C4<0>;
L_0x18846f0 .delay 1 (5,5,5) L_0x18846f0/d;
L_0x18848a0/d .functor XOR 1, L_0x18846f0, L_0x1884340, C4<0>, C4<0>;
L_0x18848a0 .delay 1 (5,5,5) L_0x18848a0/d;
L_0x1884aa0/d .functor AND 1, L_0x1886590, L_0x1884630, C4<1>, C4<1>;
L_0x1884aa0 .delay 1 (5,5,5) L_0x1884aa0/d;
L_0x1884d10/d .functor AND 1, L_0x18846f0, L_0x1884340, C4<1>, C4<1>;
L_0x1884d10 .delay 1 (5,5,5) L_0x1884d10/d;
L_0x1884d80/d .functor OR 1, L_0x1884aa0, L_0x1884d10, C4<0>, C4<0>;
L_0x1884d80 .delay 1 (5,5,5) L_0x1884d80/d;
v0x18294f0_0 .net "AandB", 0 0, L_0x1884aa0;  1 drivers
v0x18295d0_0 .net "BxorSub", 0 0, L_0x1884630;  1 drivers
v0x1829690_0 .net "a", 0 0, L_0x1886590;  alias, 1 drivers
v0x1829760_0 .net "b", 0 0, L_0x1886800;  alias, 1 drivers
v0x1829820_0 .net "carryin", 0 0, L_0x1884340;  alias, 1 drivers
v0x1829930_0 .net "carryout", 0 0, L_0x1884d80;  alias, 1 drivers
v0x18299f0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1829a90_0 .net "res", 0 0, L_0x18848a0;  alias, 1 drivers
v0x1829b50_0 .net "xAorB", 0 0, L_0x18846f0;  1 drivers
v0x1829ca0_0 .net "xAorBandCin", 0 0, L_0x1884d10;  1 drivers
S_0x182b380 .scope generate, "genblk1[8]" "genblk1[8]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1821a10 .param/l "i" 0 2 141, +C4<01000>;
S_0x182b640 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x182b380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1886630/d .functor AND 1, L_0x18891b0, L_0x1889310, C4<1>, C4<1>;
L_0x1886630 .delay 1 (5,5,5) L_0x1886630/d;
L_0x1886e60/d .functor NAND 1, L_0x18891b0, L_0x1889310, C4<1>, C4<1>;
L_0x1886e60 .delay 1 (5,5,5) L_0x1886e60/d;
L_0x1886f20/d .functor OR 1, L_0x18891b0, L_0x1889310, C4<0>, C4<0>;
L_0x1886f20 .delay 1 (5,5,5) L_0x1886f20/d;
L_0x1887110/d .functor NOR 1, L_0x18891b0, L_0x1889310, C4<0>, C4<0>;
L_0x1887110 .delay 1 (5,5,5) L_0x1887110/d;
L_0x18871d0/d .functor XOR 1, L_0x18891b0, L_0x1889310, C4<0>, C4<0>;
L_0x18871d0 .delay 1 (5,5,5) L_0x18871d0/d;
L_0x1887c10/d .functor NOT 1, L_0x1886d70, C4<0>, C4<0>, C4<0>;
L_0x1887c10 .delay 1 (5,5,5) L_0x1887c10/d;
L_0x1887d70/d .functor NOT 1, L_0x1889670, C4<0>, C4<0>, C4<0>;
L_0x1887d70 .delay 1 (5,5,5) L_0x1887d70/d;
L_0x1887e30/d .functor NOT 1, L_0x1889710, C4<0>, C4<0>, C4<0>;
L_0x1887e30 .delay 1 (5,5,5) L_0x1887e30/d;
L_0x1887fe0/d .functor AND 1, L_0x1887550, L_0x1887c10, L_0x1887d70, L_0x1887e30;
L_0x1887fe0 .delay 1 (5,5,5) L_0x1887fe0/d;
L_0x1888190/d .functor AND 1, L_0x1887550, L_0x1886d70, L_0x1887d70, L_0x1887e30;
L_0x1888190 .delay 1 (5,5,5) L_0x1888190/d;
L_0x1888340/d .functor AND 1, L_0x18871d0, L_0x1887c10, L_0x1889670, L_0x1887e30;
L_0x1888340 .delay 1 (5,5,5) L_0x1888340/d;
L_0x1888530/d .functor AND 1, L_0x1887550, L_0x1886d70, L_0x1889670, L_0x1887e30;
L_0x1888530 .delay 1 (5,5,5) L_0x1888530/d;
L_0x1888660/d .functor AND 1, L_0x1886630, L_0x1887c10, L_0x1887d70, L_0x1889710;
L_0x1888660 .delay 1 (5,5,5) L_0x1888660/d;
L_0x18888c0/d .functor AND 1, L_0x1886e60, L_0x1886d70, L_0x1887d70, L_0x1889710;
L_0x18888c0 .delay 1 (5,5,5) L_0x18888c0/d;
L_0x18885f0/d .functor AND 1, L_0x1887110, L_0x1887c10, L_0x1889670, L_0x1889710;
L_0x18885f0 .delay 1 (5,5,5) L_0x18885f0/d;
L_0x1888c20/d .functor AND 1, L_0x1886f20, L_0x1886d70, L_0x1889670, L_0x1889710;
L_0x1888c20 .delay 1 (5,5,5) L_0x1888c20/d;
L_0x1888dc0/0/0 .functor OR 1, L_0x1887fe0, L_0x1888190, L_0x1888340, L_0x1888660;
L_0x1888dc0/0/4 .functor OR 1, L_0x18888c0, L_0x18885f0, L_0x1888c20, L_0x1888530;
L_0x1888dc0/d .functor OR 1, L_0x1888dc0/0/0, L_0x1888dc0/0/4, C4<0>, C4<0>;
L_0x1888dc0 .delay 1 (5,5,5) L_0x1888dc0/d;
v0x182c650_0 .net "a", 0 0, L_0x18891b0;  1 drivers
v0x182c710_0 .net "addSub", 0 0, L_0x1887550;  1 drivers
v0x182c7e0_0 .net "andRes", 0 0, L_0x1886630;  1 drivers
v0x182c8b0_0 .net "b", 0 0, L_0x1889310;  1 drivers
v0x182c980_0 .net "carryIn", 0 0, L_0x1886cd0;  1 drivers
v0x182ca20_0 .net "carryOut", 0 0, L_0x1887a10;  1 drivers
v0x182caf0_0 .net "initialResult", 0 0, L_0x1888dc0;  1 drivers
v0x182cb90_0 .net "isAdd", 0 0, L_0x1887fe0;  1 drivers
v0x182cc30_0 .net "isAnd", 0 0, L_0x1888660;  1 drivers
v0x182cd60_0 .net "isNand", 0 0, L_0x18888c0;  1 drivers
v0x182ce00_0 .net "isNor", 0 0, L_0x18885f0;  1 drivers
v0x182cea0_0 .net "isOr", 0 0, L_0x1888c20;  1 drivers
v0x182cf60_0 .net "isSLT", 0 0, L_0x1888530;  1 drivers
v0x182d020_0 .net "isSub", 0 0, L_0x1888190;  1 drivers
v0x182d0e0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x182d180_0 .net "isXor", 0 0, L_0x1888340;  1 drivers
v0x182d240_0 .net "nandRes", 0 0, L_0x1886e60;  1 drivers
v0x182d3f0_0 .net "norRes", 0 0, L_0x1887110;  1 drivers
v0x182d490_0 .net "orRes", 0 0, L_0x1886f20;  1 drivers
v0x182d530_0 .net "s0", 0 0, L_0x1886d70;  1 drivers
v0x182d5d0_0 .net "s0inv", 0 0, L_0x1887c10;  1 drivers
v0x182d690_0 .net "s1", 0 0, L_0x1889670;  1 drivers
v0x182d750_0 .net "s1inv", 0 0, L_0x1887d70;  1 drivers
v0x182d810_0 .net "s2", 0 0, L_0x1889710;  1 drivers
v0x182d8d0_0 .net "s2inv", 0 0, L_0x1887e30;  1 drivers
v0x182d990_0 .net "xorRes", 0 0, L_0x18871d0;  1 drivers
S_0x182b940 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x182b640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1887330/d .functor XOR 1, L_0x1889310, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1887330 .delay 1 (5,5,5) L_0x1887330/d;
L_0x18873f0/d .functor XOR 1, L_0x18891b0, L_0x1887330, C4<0>, C4<0>;
L_0x18873f0 .delay 1 (5,5,5) L_0x18873f0/d;
L_0x1887550/d .functor XOR 1, L_0x18873f0, L_0x1886cd0, C4<0>, C4<0>;
L_0x1887550 .delay 1 (5,5,5) L_0x1887550/d;
L_0x1887750/d .functor AND 1, L_0x18891b0, L_0x1887330, C4<1>, C4<1>;
L_0x1887750 .delay 1 (5,5,5) L_0x1887750/d;
L_0x1886f90/d .functor AND 1, L_0x18873f0, L_0x1886cd0, C4<1>, C4<1>;
L_0x1886f90 .delay 1 (5,5,5) L_0x1886f90/d;
L_0x1887a10/d .functor OR 1, L_0x1887750, L_0x1886f90, C4<0>, C4<0>;
L_0x1887a10 .delay 1 (5,5,5) L_0x1887a10/d;
v0x182bbd0_0 .net "AandB", 0 0, L_0x1887750;  1 drivers
v0x182bcb0_0 .net "BxorSub", 0 0, L_0x1887330;  1 drivers
v0x182bd70_0 .net "a", 0 0, L_0x18891b0;  alias, 1 drivers
v0x182be40_0 .net "b", 0 0, L_0x1889310;  alias, 1 drivers
v0x182bf00_0 .net "carryin", 0 0, L_0x1886cd0;  alias, 1 drivers
v0x182c010_0 .net "carryout", 0 0, L_0x1887a10;  alias, 1 drivers
v0x182c0d0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1822620_0 .net "res", 0 0, L_0x1887550;  alias, 1 drivers
v0x182c380_0 .net "xAorB", 0 0, L_0x18873f0;  1 drivers
v0x182c4b0_0 .net "xAorBandCin", 0 0, L_0x1886f90;  1 drivers
S_0x182db70 .scope generate, "genblk1[9]" "genblk1[9]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x182dd30 .param/l "i" 0 2 141, +C4<01001>;
S_0x182ddf0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x182db70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1889250/d .functor AND 1, L_0x188bc20, L_0x188bd80, C4<1>, C4<1>;
L_0x1889250 .delay 1 (5,5,5) L_0x1889250/d;
L_0x1889510/d .functor NAND 1, L_0x188bc20, L_0x188bd80, C4<1>, C4<1>;
L_0x1889510 .delay 1 (5,5,5) L_0x1889510/d;
L_0x1889970/d .functor OR 1, L_0x188bc20, L_0x188bd80, C4<0>, C4<0>;
L_0x1889970 .delay 1 (5,5,5) L_0x1889970/d;
L_0x1889b00/d .functor NOR 1, L_0x188bc20, L_0x188bd80, C4<0>, C4<0>;
L_0x1889b00 .delay 1 (5,5,5) L_0x1889b00/d;
L_0x1889bc0/d .functor XOR 1, L_0x188bc20, L_0x188bd80, C4<0>, C4<0>;
L_0x1889bc0 .delay 1 (5,5,5) L_0x1889bc0/d;
L_0x188a620/d .functor NOT 1, L_0x1889850, C4<0>, C4<0>, C4<0>;
L_0x188a620 .delay 1 (5,5,5) L_0x188a620/d;
L_0x188a780/d .functor NOT 1, L_0x188c110, C4<0>, C4<0>, C4<0>;
L_0x188a780 .delay 1 (5,5,5) L_0x188a780/d;
L_0x188a840/d .functor NOT 1, L_0x188c1b0, C4<0>, C4<0>, C4<0>;
L_0x188a840 .delay 1 (5,5,5) L_0x188a840/d;
L_0x188a9f0/d .functor AND 1, L_0x1889f40, L_0x188a620, L_0x188a780, L_0x188a840;
L_0x188a9f0 .delay 1 (5,5,5) L_0x188a9f0/d;
L_0x188aba0/d .functor AND 1, L_0x1889f40, L_0x1889850, L_0x188a780, L_0x188a840;
L_0x188aba0 .delay 1 (5,5,5) L_0x188aba0/d;
L_0x188ad50/d .functor AND 1, L_0x1889bc0, L_0x188a620, L_0x188c110, L_0x188a840;
L_0x188ad50 .delay 1 (5,5,5) L_0x188ad50/d;
L_0x188af40/d .functor AND 1, L_0x1889f40, L_0x1889850, L_0x188c110, L_0x188a840;
L_0x188af40 .delay 1 (5,5,5) L_0x188af40/d;
L_0x188b070/d .functor AND 1, L_0x1889250, L_0x188a620, L_0x188a780, L_0x188c1b0;
L_0x188b070 .delay 1 (5,5,5) L_0x188b070/d;
L_0x188b2d0/d .functor AND 1, L_0x1889510, L_0x1889850, L_0x188a780, L_0x188c1b0;
L_0x188b2d0 .delay 1 (5,5,5) L_0x188b2d0/d;
L_0x188b000/d .functor AND 1, L_0x1889b00, L_0x188a620, L_0x188c110, L_0x188c1b0;
L_0x188b000 .delay 1 (5,5,5) L_0x188b000/d;
L_0x188b660/d .functor AND 1, L_0x1889970, L_0x1889850, L_0x188c110, L_0x188c1b0;
L_0x188b660 .delay 1 (5,5,5) L_0x188b660/d;
L_0x188b830/0/0 .functor OR 1, L_0x188a9f0, L_0x188aba0, L_0x188ad50, L_0x188b070;
L_0x188b830/0/4 .functor OR 1, L_0x188b2d0, L_0x188b000, L_0x188b660, L_0x188af40;
L_0x188b830/d .functor OR 1, L_0x188b830/0/0, L_0x188b830/0/4, C4<0>, C4<0>;
L_0x188b830 .delay 1 (5,5,5) L_0x188b830/d;
v0x182ecf0_0 .net "a", 0 0, L_0x188bc20;  1 drivers
v0x182edb0_0 .net "addSub", 0 0, L_0x1889f40;  1 drivers
v0x182ee80_0 .net "andRes", 0 0, L_0x1889250;  1 drivers
v0x182ef50_0 .net "b", 0 0, L_0x188bd80;  1 drivers
v0x182f020_0 .net "carryIn", 0 0, L_0x18897b0;  1 drivers
v0x182f0c0_0 .net "carryOut", 0 0, L_0x188a420;  1 drivers
v0x182f190_0 .net "initialResult", 0 0, L_0x188b830;  1 drivers
v0x182f230_0 .net "isAdd", 0 0, L_0x188a9f0;  1 drivers
v0x182f2d0_0 .net "isAnd", 0 0, L_0x188b070;  1 drivers
v0x182f400_0 .net "isNand", 0 0, L_0x188b2d0;  1 drivers
v0x182f4a0_0 .net "isNor", 0 0, L_0x188b000;  1 drivers
v0x182f540_0 .net "isOr", 0 0, L_0x188b660;  1 drivers
v0x182f600_0 .net "isSLT", 0 0, L_0x188af40;  1 drivers
v0x182f6c0_0 .net "isSub", 0 0, L_0x188aba0;  1 drivers
v0x182f780_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x182f820_0 .net "isXor", 0 0, L_0x188ad50;  1 drivers
v0x182f8e0_0 .net "nandRes", 0 0, L_0x1889510;  1 drivers
v0x182fa90_0 .net "norRes", 0 0, L_0x1889b00;  1 drivers
v0x182fb30_0 .net "orRes", 0 0, L_0x1889970;  1 drivers
v0x182fbd0_0 .net "s0", 0 0, L_0x1889850;  1 drivers
v0x182fc70_0 .net "s0inv", 0 0, L_0x188a620;  1 drivers
v0x182fd30_0 .net "s1", 0 0, L_0x188c110;  1 drivers
v0x182fdf0_0 .net "s1inv", 0 0, L_0x188a780;  1 drivers
v0x182feb0_0 .net "s2", 0 0, L_0x188c1b0;  1 drivers
v0x182ff70_0 .net "s2inv", 0 0, L_0x188a840;  1 drivers
v0x1830030_0 .net "xorRes", 0 0, L_0x1889bc0;  1 drivers
S_0x182e0f0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x182ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1889d20/d .functor XOR 1, L_0x188bd80, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1889d20 .delay 1 (5,5,5) L_0x1889d20/d;
L_0x1889de0/d .functor XOR 1, L_0x188bc20, L_0x1889d20, C4<0>, C4<0>;
L_0x1889de0 .delay 1 (5,5,5) L_0x1889de0/d;
L_0x1889f40/d .functor XOR 1, L_0x1889de0, L_0x18897b0, C4<0>, C4<0>;
L_0x1889f40 .delay 1 (5,5,5) L_0x1889f40/d;
L_0x188a140/d .functor AND 1, L_0x188bc20, L_0x1889d20, C4<1>, C4<1>;
L_0x188a140 .delay 1 (5,5,5) L_0x188a140/d;
L_0x188a3b0/d .functor AND 1, L_0x1889de0, L_0x18897b0, C4<1>, C4<1>;
L_0x188a3b0 .delay 1 (5,5,5) L_0x188a3b0/d;
L_0x188a420/d .functor OR 1, L_0x188a140, L_0x188a3b0, C4<0>, C4<0>;
L_0x188a420 .delay 1 (5,5,5) L_0x188a420/d;
v0x182e380_0 .net "AandB", 0 0, L_0x188a140;  1 drivers
v0x182e460_0 .net "BxorSub", 0 0, L_0x1889d20;  1 drivers
v0x182e520_0 .net "a", 0 0, L_0x188bc20;  alias, 1 drivers
v0x182e5f0_0 .net "b", 0 0, L_0x188bd80;  alias, 1 drivers
v0x182e6b0_0 .net "carryin", 0 0, L_0x18897b0;  alias, 1 drivers
v0x182e7c0_0 .net "carryout", 0 0, L_0x188a420;  alias, 1 drivers
v0x182e880_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x182e920_0 .net "res", 0 0, L_0x1889f40;  alias, 1 drivers
v0x182e9e0_0 .net "xAorB", 0 0, L_0x1889de0;  1 drivers
v0x182eb30_0 .net "xAorBandCin", 0 0, L_0x188a3b0;  1 drivers
S_0x1830210 .scope generate, "genblk1[10]" "genblk1[10]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18303d0 .param/l "i" 0 2 141, +C4<01010>;
S_0x1830490 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1830210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x188bcc0/d .functor AND 1, L_0x188e690, L_0x188e7f0, C4<1>, C4<1>;
L_0x188bcc0 .delay 1 (5,5,5) L_0x188bcc0/d;
L_0x188bf80/d .functor NAND 1, L_0x188e690, L_0x188e7f0, C4<1>, C4<1>;
L_0x188bf80 .delay 1 (5,5,5) L_0x188bf80/d;
L_0x188c440/d .functor OR 1, L_0x188e690, L_0x188e7f0, C4<0>, C4<0>;
L_0x188c440 .delay 1 (5,5,5) L_0x188c440/d;
L_0x188c5d0/d .functor NOR 1, L_0x188e690, L_0x188e7f0, C4<0>, C4<0>;
L_0x188c5d0 .delay 1 (5,5,5) L_0x188c5d0/d;
L_0x188c690/d .functor XOR 1, L_0x188e690, L_0x188e7f0, C4<0>, C4<0>;
L_0x188c690 .delay 1 (5,5,5) L_0x188c690/d;
L_0x188d0f0/d .functor NOT 1, L_0x188c2f0, C4<0>, C4<0>, C4<0>;
L_0x188d0f0 .delay 1 (5,5,5) L_0x188d0f0/d;
L_0x188d250/d .functor NOT 1, L_0x188c390, C4<0>, C4<0>, C4<0>;
L_0x188d250 .delay 1 (5,5,5) L_0x188d250/d;
L_0x188d310/d .functor NOT 1, L_0x1881320, C4<0>, C4<0>, C4<0>;
L_0x188d310 .delay 1 (5,5,5) L_0x188d310/d;
L_0x188d4c0/d .functor AND 1, L_0x188ca10, L_0x188d0f0, L_0x188d250, L_0x188d310;
L_0x188d4c0 .delay 1 (5,5,5) L_0x188d4c0/d;
L_0x188d670/d .functor AND 1, L_0x188ca10, L_0x188c2f0, L_0x188d250, L_0x188d310;
L_0x188d670 .delay 1 (5,5,5) L_0x188d670/d;
L_0x188d820/d .functor AND 1, L_0x188c690, L_0x188d0f0, L_0x188c390, L_0x188d310;
L_0x188d820 .delay 1 (5,5,5) L_0x188d820/d;
L_0x188da10/d .functor AND 1, L_0x188ca10, L_0x188c2f0, L_0x188c390, L_0x188d310;
L_0x188da10 .delay 1 (5,5,5) L_0x188da10/d;
L_0x188db40/d .functor AND 1, L_0x188bcc0, L_0x188d0f0, L_0x188d250, L_0x1881320;
L_0x188db40 .delay 1 (5,5,5) L_0x188db40/d;
L_0x188dda0/d .functor AND 1, L_0x188bf80, L_0x188c2f0, L_0x188d250, L_0x1881320;
L_0x188dda0 .delay 1 (5,5,5) L_0x188dda0/d;
L_0x188dad0/d .functor AND 1, L_0x188c5d0, L_0x188d0f0, L_0x188c390, L_0x1881320;
L_0x188dad0 .delay 1 (5,5,5) L_0x188dad0/d;
L_0x188e100/d .functor AND 1, L_0x188c440, L_0x188c2f0, L_0x188c390, L_0x1881320;
L_0x188e100 .delay 1 (5,5,5) L_0x188e100/d;
L_0x188e2a0/0/0 .functor OR 1, L_0x188d4c0, L_0x188d670, L_0x188d820, L_0x188db40;
L_0x188e2a0/0/4 .functor OR 1, L_0x188dda0, L_0x188dad0, L_0x188e100, L_0x188da10;
L_0x188e2a0/d .functor OR 1, L_0x188e2a0/0/0, L_0x188e2a0/0/4, C4<0>, C4<0>;
L_0x188e2a0 .delay 1 (5,5,5) L_0x188e2a0/d;
v0x1831390_0 .net "a", 0 0, L_0x188e690;  1 drivers
v0x1831450_0 .net "addSub", 0 0, L_0x188ca10;  1 drivers
v0x1831520_0 .net "andRes", 0 0, L_0x188bcc0;  1 drivers
v0x18315f0_0 .net "b", 0 0, L_0x188e7f0;  1 drivers
v0x18316c0_0 .net "carryIn", 0 0, L_0x188c250;  1 drivers
v0x1831760_0 .net "carryOut", 0 0, L_0x188cef0;  1 drivers
v0x1831830_0 .net "initialResult", 0 0, L_0x188e2a0;  1 drivers
v0x18318d0_0 .net "isAdd", 0 0, L_0x188d4c0;  1 drivers
v0x1831970_0 .net "isAnd", 0 0, L_0x188db40;  1 drivers
v0x1831aa0_0 .net "isNand", 0 0, L_0x188dda0;  1 drivers
v0x1831b40_0 .net "isNor", 0 0, L_0x188dad0;  1 drivers
v0x1831be0_0 .net "isOr", 0 0, L_0x188e100;  1 drivers
v0x1831ca0_0 .net "isSLT", 0 0, L_0x188da10;  1 drivers
v0x1831d60_0 .net "isSub", 0 0, L_0x188d670;  1 drivers
v0x1831e20_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1831ec0_0 .net "isXor", 0 0, L_0x188d820;  1 drivers
v0x1831f80_0 .net "nandRes", 0 0, L_0x188bf80;  1 drivers
v0x1832130_0 .net "norRes", 0 0, L_0x188c5d0;  1 drivers
v0x18321d0_0 .net "orRes", 0 0, L_0x188c440;  1 drivers
v0x1832270_0 .net "s0", 0 0, L_0x188c2f0;  1 drivers
v0x1832310_0 .net "s0inv", 0 0, L_0x188d0f0;  1 drivers
v0x18323b0_0 .net "s1", 0 0, L_0x188c390;  1 drivers
v0x1832450_0 .net "s1inv", 0 0, L_0x188d250;  1 drivers
v0x18324f0_0 .net "s2", 0 0, L_0x1881320;  1 drivers
v0x1832590_0 .net "s2inv", 0 0, L_0x188d310;  1 drivers
v0x1832650_0 .net "xorRes", 0 0, L_0x188c690;  1 drivers
S_0x1830790 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1830490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x188c7f0/d .functor XOR 1, L_0x188e7f0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x188c7f0 .delay 1 (5,5,5) L_0x188c7f0/d;
L_0x188c8b0/d .functor XOR 1, L_0x188e690, L_0x188c7f0, C4<0>, C4<0>;
L_0x188c8b0 .delay 1 (5,5,5) L_0x188c8b0/d;
L_0x188ca10/d .functor XOR 1, L_0x188c8b0, L_0x188c250, C4<0>, C4<0>;
L_0x188ca10 .delay 1 (5,5,5) L_0x188ca10/d;
L_0x188cc10/d .functor AND 1, L_0x188e690, L_0x188c7f0, C4<1>, C4<1>;
L_0x188cc10 .delay 1 (5,5,5) L_0x188cc10/d;
L_0x188ce80/d .functor AND 1, L_0x188c8b0, L_0x188c250, C4<1>, C4<1>;
L_0x188ce80 .delay 1 (5,5,5) L_0x188ce80/d;
L_0x188cef0/d .functor OR 1, L_0x188cc10, L_0x188ce80, C4<0>, C4<0>;
L_0x188cef0 .delay 1 (5,5,5) L_0x188cef0/d;
v0x1830a20_0 .net "AandB", 0 0, L_0x188cc10;  1 drivers
v0x1830b00_0 .net "BxorSub", 0 0, L_0x188c7f0;  1 drivers
v0x1830bc0_0 .net "a", 0 0, L_0x188e690;  alias, 1 drivers
v0x1830c90_0 .net "b", 0 0, L_0x188e7f0;  alias, 1 drivers
v0x1830d50_0 .net "carryin", 0 0, L_0x188c250;  alias, 1 drivers
v0x1830e60_0 .net "carryout", 0 0, L_0x188cef0;  alias, 1 drivers
v0x1830f20_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1830fc0_0 .net "res", 0 0, L_0x188ca10;  alias, 1 drivers
v0x1831080_0 .net "xAorB", 0 0, L_0x188c8b0;  1 drivers
v0x18311d0_0 .net "xAorBandCin", 0 0, L_0x188ce80;  1 drivers
S_0x1832880 .scope generate, "genblk1[11]" "genblk1[11]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1832a40 .param/l "i" 0 2 141, +C4<01011>;
S_0x1832b00 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1832880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x188e730/d .functor AND 1, L_0x1891320, L_0x1891480, C4<1>, C4<1>;
L_0x188e730 .delay 1 (5,5,5) L_0x188e730/d;
L_0x18813c0/d .functor NAND 1, L_0x1891320, L_0x1891480, C4<1>, C4<1>;
L_0x18813c0 .delay 1 (5,5,5) L_0x18813c0/d;
L_0x188e9a0/d .functor OR 1, L_0x1891320, L_0x1891480, C4<0>, C4<0>;
L_0x188e9a0 .delay 1 (5,5,5) L_0x188e9a0/d;
L_0x188f1e0/d .functor NOR 1, L_0x1891320, L_0x1891480, C4<0>, C4<0>;
L_0x188f1e0 .delay 1 (5,5,5) L_0x188f1e0/d;
L_0x188f2a0/d .functor XOR 1, L_0x1891320, L_0x1891480, C4<0>, C4<0>;
L_0x188f2a0 .delay 1 (5,5,5) L_0x188f2a0/d;
L_0x188fd00/d .functor NOT 1, L_0x188f050, C4<0>, C4<0>, C4<0>;
L_0x188fd00 .delay 1 (5,5,5) L_0x188fd00/d;
L_0x188fe60/d .functor NOT 1, L_0x188f0f0, C4<0>, C4<0>, C4<0>;
L_0x188fe60 .delay 1 (5,5,5) L_0x188fe60/d;
L_0x188ff20/d .functor NOT 1, L_0x1891870, C4<0>, C4<0>, C4<0>;
L_0x188ff20 .delay 1 (5,5,5) L_0x188ff20/d;
L_0x18900d0/d .functor AND 1, L_0x188f620, L_0x188fd00, L_0x188fe60, L_0x188ff20;
L_0x18900d0 .delay 1 (5,5,5) L_0x18900d0/d;
L_0x1890280/d .functor AND 1, L_0x188f620, L_0x188f050, L_0x188fe60, L_0x188ff20;
L_0x1890280 .delay 1 (5,5,5) L_0x1890280/d;
L_0x1890430/d .functor AND 1, L_0x188f2a0, L_0x188fd00, L_0x188f0f0, L_0x188ff20;
L_0x1890430 .delay 1 (5,5,5) L_0x1890430/d;
L_0x1890620/d .functor AND 1, L_0x188f620, L_0x188f050, L_0x188f0f0, L_0x188ff20;
L_0x1890620 .delay 1 (5,5,5) L_0x1890620/d;
L_0x1890750/d .functor AND 1, L_0x188e730, L_0x188fd00, L_0x188fe60, L_0x1891870;
L_0x1890750 .delay 1 (5,5,5) L_0x1890750/d;
L_0x18909b0/d .functor AND 1, L_0x18813c0, L_0x188f050, L_0x188fe60, L_0x1891870;
L_0x18909b0 .delay 1 (5,5,5) L_0x18909b0/d;
L_0x18906e0/d .functor AND 1, L_0x188f1e0, L_0x188fd00, L_0x188f0f0, L_0x1891870;
L_0x18906e0 .delay 1 (5,5,5) L_0x18906e0/d;
L_0x1890d90/d .functor AND 1, L_0x188e9a0, L_0x188f050, L_0x188f0f0, L_0x1891870;
L_0x1890d90 .delay 1 (5,5,5) L_0x1890d90/d;
L_0x1890f30/0/0 .functor OR 1, L_0x18900d0, L_0x1890280, L_0x1890430, L_0x1890750;
L_0x1890f30/0/4 .functor OR 1, L_0x18909b0, L_0x18906e0, L_0x1890d90, L_0x1890620;
L_0x1890f30/d .functor OR 1, L_0x1890f30/0/0, L_0x1890f30/0/4, C4<0>, C4<0>;
L_0x1890f30 .delay 1 (5,5,5) L_0x1890f30/d;
v0x1833a40_0 .net "a", 0 0, L_0x1891320;  1 drivers
v0x1833b00_0 .net "addSub", 0 0, L_0x188f620;  1 drivers
v0x1833bd0_0 .net "andRes", 0 0, L_0x188e730;  1 drivers
v0x1833ca0_0 .net "b", 0 0, L_0x1891480;  1 drivers
v0x1833d70_0 .net "carryIn", 0 0, L_0x188ea60;  1 drivers
v0x1833e10_0 .net "carryOut", 0 0, L_0x188fb00;  1 drivers
v0x1833ee0_0 .net "initialResult", 0 0, L_0x1890f30;  1 drivers
v0x1833f80_0 .net "isAdd", 0 0, L_0x18900d0;  1 drivers
v0x1834020_0 .net "isAnd", 0 0, L_0x1890750;  1 drivers
v0x1834150_0 .net "isNand", 0 0, L_0x18909b0;  1 drivers
v0x18341f0_0 .net "isNor", 0 0, L_0x18906e0;  1 drivers
v0x1834290_0 .net "isOr", 0 0, L_0x1890d90;  1 drivers
v0x1834350_0 .net "isSLT", 0 0, L_0x1890620;  1 drivers
v0x1834410_0 .net "isSub", 0 0, L_0x1890280;  1 drivers
v0x18344d0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1834570_0 .net "isXor", 0 0, L_0x1890430;  1 drivers
v0x1834630_0 .net "nandRes", 0 0, L_0x18813c0;  1 drivers
v0x18347e0_0 .net "norRes", 0 0, L_0x188f1e0;  1 drivers
v0x1834880_0 .net "orRes", 0 0, L_0x188e9a0;  1 drivers
v0x1834920_0 .net "s0", 0 0, L_0x188f050;  1 drivers
v0x18349c0_0 .net "s0inv", 0 0, L_0x188fd00;  1 drivers
v0x1834a80_0 .net "s1", 0 0, L_0x188f0f0;  1 drivers
v0x1834b40_0 .net "s1inv", 0 0, L_0x188fe60;  1 drivers
v0x1834c00_0 .net "s2", 0 0, L_0x1891870;  1 drivers
v0x1834cc0_0 .net "s2inv", 0 0, L_0x188ff20;  1 drivers
v0x1834d80_0 .net "xorRes", 0 0, L_0x188f2a0;  1 drivers
S_0x1832e00 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1832b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x188f400/d .functor XOR 1, L_0x1891480, L_0x18ca1a0, C4<0>, C4<0>;
L_0x188f400 .delay 1 (5,5,5) L_0x188f400/d;
L_0x188f4c0/d .functor XOR 1, L_0x1891320, L_0x188f400, C4<0>, C4<0>;
L_0x188f4c0 .delay 1 (5,5,5) L_0x188f4c0/d;
L_0x188f620/d .functor XOR 1, L_0x188f4c0, L_0x188ea60, C4<0>, C4<0>;
L_0x188f620 .delay 1 (5,5,5) L_0x188f620/d;
L_0x188f820/d .functor AND 1, L_0x1891320, L_0x188f400, C4<1>, C4<1>;
L_0x188f820 .delay 1 (5,5,5) L_0x188f820/d;
L_0x188fa90/d .functor AND 1, L_0x188f4c0, L_0x188ea60, C4<1>, C4<1>;
L_0x188fa90 .delay 1 (5,5,5) L_0x188fa90/d;
L_0x188fb00/d .functor OR 1, L_0x188f820, L_0x188fa90, C4<0>, C4<0>;
L_0x188fb00 .delay 1 (5,5,5) L_0x188fb00/d;
v0x18330d0_0 .net "AandB", 0 0, L_0x188f820;  1 drivers
v0x18331b0_0 .net "BxorSub", 0 0, L_0x188f400;  1 drivers
v0x1833270_0 .net "a", 0 0, L_0x1891320;  alias, 1 drivers
v0x1833340_0 .net "b", 0 0, L_0x1891480;  alias, 1 drivers
v0x1833400_0 .net "carryin", 0 0, L_0x188ea60;  alias, 1 drivers
v0x1833510_0 .net "carryout", 0 0, L_0x188fb00;  alias, 1 drivers
v0x18335d0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1833670_0 .net "res", 0 0, L_0x188f620;  alias, 1 drivers
v0x1833730_0 .net "xAorB", 0 0, L_0x188f4c0;  1 drivers
v0x1833880_0 .net "xAorBandCin", 0 0, L_0x188fa90;  1 drivers
S_0x1834f60 .scope generate, "genblk1[12]" "genblk1[12]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1835120 .param/l "i" 0 2 141, +C4<01100>;
S_0x18351e0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1834f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18913c0/d .functor AND 1, L_0x1893d40, L_0x1893ea0, C4<1>, C4<1>;
L_0x18913c0 .delay 1 (5,5,5) L_0x18913c0/d;
L_0x18917e0/d .functor NAND 1, L_0x1893d40, L_0x1893ea0, C4<1>, C4<1>;
L_0x18917e0 .delay 1 (5,5,5) L_0x18917e0/d;
L_0x1891720/d .functor OR 1, L_0x1893d40, L_0x1893ea0, C4<0>, C4<0>;
L_0x1891720 .delay 1 (5,5,5) L_0x1891720/d;
L_0x1891c80/d .functor NOR 1, L_0x1893d40, L_0x1893ea0, C4<0>, C4<0>;
L_0x1891c80 .delay 1 (5,5,5) L_0x1891c80/d;
L_0x1891d40/d .functor XOR 1, L_0x1893d40, L_0x1893ea0, C4<0>, C4<0>;
L_0x1891d40 .delay 1 (5,5,5) L_0x1891d40/d;
L_0x18927a0/d .functor NOT 1, L_0x18919a0, C4<0>, C4<0>, C4<0>;
L_0x18927a0 .delay 1 (5,5,5) L_0x18927a0/d;
L_0x1892900/d .functor NOT 1, L_0x1891a40, C4<0>, C4<0>, C4<0>;
L_0x1892900 .delay 1 (5,5,5) L_0x1892900/d;
L_0x18929c0/d .functor NOT 1, L_0x18942c0, C4<0>, C4<0>, C4<0>;
L_0x18929c0 .delay 1 (5,5,5) L_0x18929c0/d;
L_0x1892b70/d .functor AND 1, L_0x18920c0, L_0x18927a0, L_0x1892900, L_0x18929c0;
L_0x1892b70 .delay 1 (5,5,5) L_0x1892b70/d;
L_0x1892d20/d .functor AND 1, L_0x18920c0, L_0x18919a0, L_0x1892900, L_0x18929c0;
L_0x1892d20 .delay 1 (5,5,5) L_0x1892d20/d;
L_0x1892ed0/d .functor AND 1, L_0x1891d40, L_0x18927a0, L_0x1891a40, L_0x18929c0;
L_0x1892ed0 .delay 1 (5,5,5) L_0x1892ed0/d;
L_0x18930c0/d .functor AND 1, L_0x18920c0, L_0x18919a0, L_0x1891a40, L_0x18929c0;
L_0x18930c0 .delay 1 (5,5,5) L_0x18930c0/d;
L_0x18931f0/d .functor AND 1, L_0x18913c0, L_0x18927a0, L_0x1892900, L_0x18942c0;
L_0x18931f0 .delay 1 (5,5,5) L_0x18931f0/d;
L_0x1893450/d .functor AND 1, L_0x18917e0, L_0x18919a0, L_0x1892900, L_0x18942c0;
L_0x1893450 .delay 1 (5,5,5) L_0x1893450/d;
L_0x1893180/d .functor AND 1, L_0x1891c80, L_0x18927a0, L_0x1891a40, L_0x18942c0;
L_0x1893180 .delay 1 (5,5,5) L_0x1893180/d;
L_0x18937b0/d .functor AND 1, L_0x1891720, L_0x18919a0, L_0x1891a40, L_0x18942c0;
L_0x18937b0 .delay 1 (5,5,5) L_0x18937b0/d;
L_0x1893950/0/0 .functor OR 1, L_0x1892b70, L_0x1892d20, L_0x1892ed0, L_0x18931f0;
L_0x1893950/0/4 .functor OR 1, L_0x1893450, L_0x1893180, L_0x18937b0, L_0x18930c0;
L_0x1893950/d .functor OR 1, L_0x1893950/0/0, L_0x1893950/0/4, C4<0>, C4<0>;
L_0x1893950 .delay 1 (5,5,5) L_0x1893950/d;
v0x18360e0_0 .net "a", 0 0, L_0x1893d40;  1 drivers
v0x18361a0_0 .net "addSub", 0 0, L_0x18920c0;  1 drivers
v0x1836270_0 .net "andRes", 0 0, L_0x18913c0;  1 drivers
v0x1836340_0 .net "b", 0 0, L_0x1893ea0;  1 drivers
v0x1836410_0 .net "carryIn", 0 0, L_0x1891bb0;  1 drivers
v0x18364b0_0 .net "carryOut", 0 0, L_0x18925a0;  1 drivers
v0x1836580_0 .net "initialResult", 0 0, L_0x1893950;  1 drivers
v0x1836620_0 .net "isAdd", 0 0, L_0x1892b70;  1 drivers
v0x18366c0_0 .net "isAnd", 0 0, L_0x18931f0;  1 drivers
v0x18367f0_0 .net "isNand", 0 0, L_0x1893450;  1 drivers
v0x1836890_0 .net "isNor", 0 0, L_0x1893180;  1 drivers
v0x1836930_0 .net "isOr", 0 0, L_0x18937b0;  1 drivers
v0x18369f0_0 .net "isSLT", 0 0, L_0x18930c0;  1 drivers
v0x1836ab0_0 .net "isSub", 0 0, L_0x1892d20;  1 drivers
v0x1836b70_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1836c10_0 .net "isXor", 0 0, L_0x1892ed0;  1 drivers
v0x1836cd0_0 .net "nandRes", 0 0, L_0x18917e0;  1 drivers
v0x1836e80_0 .net "norRes", 0 0, L_0x1891c80;  1 drivers
v0x1836f20_0 .net "orRes", 0 0, L_0x1891720;  1 drivers
v0x1836fc0_0 .net "s0", 0 0, L_0x18919a0;  1 drivers
v0x1837060_0 .net "s0inv", 0 0, L_0x18927a0;  1 drivers
v0x1837120_0 .net "s1", 0 0, L_0x1891a40;  1 drivers
v0x18371e0_0 .net "s1inv", 0 0, L_0x1892900;  1 drivers
v0x18372a0_0 .net "s2", 0 0, L_0x18942c0;  1 drivers
v0x1837360_0 .net "s2inv", 0 0, L_0x18929c0;  1 drivers
v0x1837420_0 .net "xorRes", 0 0, L_0x1891d40;  1 drivers
S_0x18354e0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x18351e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1891ea0/d .functor XOR 1, L_0x1893ea0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1891ea0 .delay 1 (5,5,5) L_0x1891ea0/d;
L_0x1891f60/d .functor XOR 1, L_0x1893d40, L_0x1891ea0, C4<0>, C4<0>;
L_0x1891f60 .delay 1 (5,5,5) L_0x1891f60/d;
L_0x18920c0/d .functor XOR 1, L_0x1891f60, L_0x1891bb0, C4<0>, C4<0>;
L_0x18920c0 .delay 1 (5,5,5) L_0x18920c0/d;
L_0x18922c0/d .functor AND 1, L_0x1893d40, L_0x1891ea0, C4<1>, C4<1>;
L_0x18922c0 .delay 1 (5,5,5) L_0x18922c0/d;
L_0x1892530/d .functor AND 1, L_0x1891f60, L_0x1891bb0, C4<1>, C4<1>;
L_0x1892530 .delay 1 (5,5,5) L_0x1892530/d;
L_0x18925a0/d .functor OR 1, L_0x18922c0, L_0x1892530, C4<0>, C4<0>;
L_0x18925a0 .delay 1 (5,5,5) L_0x18925a0/d;
v0x1835770_0 .net "AandB", 0 0, L_0x18922c0;  1 drivers
v0x1835850_0 .net "BxorSub", 0 0, L_0x1891ea0;  1 drivers
v0x1835910_0 .net "a", 0 0, L_0x1893d40;  alias, 1 drivers
v0x18359e0_0 .net "b", 0 0, L_0x1893ea0;  alias, 1 drivers
v0x1835aa0_0 .net "carryin", 0 0, L_0x1891bb0;  alias, 1 drivers
v0x1835bb0_0 .net "carryout", 0 0, L_0x18925a0;  alias, 1 drivers
v0x1835c70_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1835d10_0 .net "res", 0 0, L_0x18920c0;  alias, 1 drivers
v0x1835dd0_0 .net "xAorB", 0 0, L_0x1891f60;  1 drivers
v0x1835f20_0 .net "xAorBandCin", 0 0, L_0x1892530;  1 drivers
S_0x1837600 .scope generate, "genblk1[13]" "genblk1[13]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18377c0 .param/l "i" 0 2 141, +C4<01101>;
S_0x1837880 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1837600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1893de0/d .functor AND 1, L_0x1896710, L_0x1896870, C4<1>, C4<1>;
L_0x1893de0 .delay 1 (5,5,5) L_0x1893de0/d;
L_0x1891ae0/d .functor NAND 1, L_0x1896710, L_0x1896870, C4<1>, C4<1>;
L_0x1891ae0 .delay 1 (5,5,5) L_0x1891ae0/d;
L_0x1894250/d .functor OR 1, L_0x1896710, L_0x1896870, C4<0>, C4<0>;
L_0x1894250 .delay 1 (5,5,5) L_0x1894250/d;
L_0x1894670/d .functor NOR 1, L_0x1896710, L_0x1896870, C4<0>, C4<0>;
L_0x1894670 .delay 1 (5,5,5) L_0x1894670/d;
L_0x18946e0/d .functor XOR 1, L_0x1896710, L_0x1896870, C4<0>, C4<0>;
L_0x18946e0 .delay 1 (5,5,5) L_0x18946e0/d;
L_0x1895140/d .functor NOT 1, L_0x1896b50, C4<0>, C4<0>, C4<0>;
L_0x1895140 .delay 1 (5,5,5) L_0x1895140/d;
L_0x1838e20/d .functor NOT 1, L_0x1894360, C4<0>, C4<0>, C4<0>;
L_0x1838e20 .delay 1 (5,5,5) L_0x1838e20/d;
L_0x18952f0/d .functor NOT 1, L_0x1894400, C4<0>, C4<0>, C4<0>;
L_0x18952f0 .delay 1 (5,5,5) L_0x18952f0/d;
L_0x18954a0/d .functor AND 1, L_0x1894a60, L_0x1895140, L_0x1838e20, L_0x18952f0;
L_0x18954a0 .delay 1 (5,5,5) L_0x18954a0/d;
L_0x1895650/d .functor AND 1, L_0x1894a60, L_0x1896b50, L_0x1838e20, L_0x18952f0;
L_0x1895650 .delay 1 (5,5,5) L_0x1895650/d;
L_0x1895860/d .functor AND 1, L_0x18946e0, L_0x1895140, L_0x1894360, L_0x18952f0;
L_0x1895860 .delay 1 (5,5,5) L_0x1895860/d;
L_0x1895a40/d .functor AND 1, L_0x1894a60, L_0x1896b50, L_0x1894360, L_0x18952f0;
L_0x1895a40 .delay 1 (5,5,5) L_0x1895a40/d;
L_0x1895c10/d .functor AND 1, L_0x1893de0, L_0x1895140, L_0x1838e20, L_0x1894400;
L_0x1895c10 .delay 1 (5,5,5) L_0x1895c10/d;
L_0x1895df0/d .functor AND 1, L_0x1891ae0, L_0x1896b50, L_0x1838e20, L_0x1894400;
L_0x1895df0 .delay 1 (5,5,5) L_0x1895df0/d;
L_0x1895ba0/d .functor AND 1, L_0x1894670, L_0x1895140, L_0x1894360, L_0x1894400;
L_0x1895ba0 .delay 1 (5,5,5) L_0x1895ba0/d;
L_0x1896180/d .functor AND 1, L_0x1894250, L_0x1896b50, L_0x1894360, L_0x1894400;
L_0x1896180 .delay 1 (5,5,5) L_0x1896180/d;
L_0x1896320/0/0 .functor OR 1, L_0x18954a0, L_0x1895650, L_0x1895860, L_0x1895c10;
L_0x1896320/0/4 .functor OR 1, L_0x1895df0, L_0x1895ba0, L_0x1896180, L_0x1895a40;
L_0x1896320/d .functor OR 1, L_0x1896320/0/0, L_0x1896320/0/4, C4<0>, C4<0>;
L_0x1896320 .delay 1 (5,5,5) L_0x1896320/d;
v0x1838780_0 .net "a", 0 0, L_0x1896710;  1 drivers
v0x1838840_0 .net "addSub", 0 0, L_0x1894a60;  1 drivers
v0x1838910_0 .net "andRes", 0 0, L_0x1893de0;  1 drivers
v0x18389e0_0 .net "b", 0 0, L_0x1896870;  1 drivers
v0x1838ab0_0 .net "carryIn", 0 0, L_0x1896a20;  1 drivers
v0x1838b50_0 .net "carryOut", 0 0, L_0x1894f40;  1 drivers
v0x1838c20_0 .net "initialResult", 0 0, L_0x1896320;  1 drivers
v0x1838cc0_0 .net "isAdd", 0 0, L_0x18954a0;  1 drivers
v0x1838d60_0 .net "isAnd", 0 0, L_0x1895c10;  1 drivers
v0x1838e90_0 .net "isNand", 0 0, L_0x1895df0;  1 drivers
v0x1838f30_0 .net "isNor", 0 0, L_0x1895ba0;  1 drivers
v0x1838fd0_0 .net "isOr", 0 0, L_0x1896180;  1 drivers
v0x1839090_0 .net "isSLT", 0 0, L_0x1895a40;  1 drivers
v0x1839150_0 .net "isSub", 0 0, L_0x1895650;  1 drivers
v0x1839210_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18392b0_0 .net "isXor", 0 0, L_0x1895860;  1 drivers
v0x1839370_0 .net "nandRes", 0 0, L_0x1891ae0;  1 drivers
v0x1839520_0 .net "norRes", 0 0, L_0x1894670;  1 drivers
v0x18395c0_0 .net "orRes", 0 0, L_0x1894250;  1 drivers
v0x1839660_0 .net "s0", 0 0, L_0x1896b50;  1 drivers
v0x1839700_0 .net "s0inv", 0 0, L_0x1895140;  1 drivers
v0x18397c0_0 .net "s1", 0 0, L_0x1894360;  1 drivers
v0x1839880_0 .net "s1inv", 0 0, L_0x1838e20;  1 drivers
v0x1839940_0 .net "s2", 0 0, L_0x1894400;  1 drivers
v0x1839a00_0 .net "s2inv", 0 0, L_0x18952f0;  1 drivers
v0x1839ac0_0 .net "xorRes", 0 0, L_0x18946e0;  1 drivers
S_0x1837b80 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1837880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1894840/d .functor XOR 1, L_0x1896870, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1894840 .delay 1 (5,5,5) L_0x1894840/d;
L_0x1894900/d .functor XOR 1, L_0x1896710, L_0x1894840, C4<0>, C4<0>;
L_0x1894900 .delay 1 (5,5,5) L_0x1894900/d;
L_0x1894a60/d .functor XOR 1, L_0x1894900, L_0x1896a20, C4<0>, C4<0>;
L_0x1894a60 .delay 1 (5,5,5) L_0x1894a60/d;
L_0x1894c60/d .functor AND 1, L_0x1896710, L_0x1894840, C4<1>, C4<1>;
L_0x1894c60 .delay 1 (5,5,5) L_0x1894c60/d;
L_0x1894ed0/d .functor AND 1, L_0x1894900, L_0x1896a20, C4<1>, C4<1>;
L_0x1894ed0 .delay 1 (5,5,5) L_0x1894ed0/d;
L_0x1894f40/d .functor OR 1, L_0x1894c60, L_0x1894ed0, C4<0>, C4<0>;
L_0x1894f40 .delay 1 (5,5,5) L_0x1894f40/d;
v0x1837e10_0 .net "AandB", 0 0, L_0x1894c60;  1 drivers
v0x1837ef0_0 .net "BxorSub", 0 0, L_0x1894840;  1 drivers
v0x1837fb0_0 .net "a", 0 0, L_0x1896710;  alias, 1 drivers
v0x1838080_0 .net "b", 0 0, L_0x1896870;  alias, 1 drivers
v0x1838140_0 .net "carryin", 0 0, L_0x1896a20;  alias, 1 drivers
v0x1838250_0 .net "carryout", 0 0, L_0x1894f40;  alias, 1 drivers
v0x1838310_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18383b0_0 .net "res", 0 0, L_0x1894a60;  alias, 1 drivers
v0x1838470_0 .net "xAorB", 0 0, L_0x1894900;  1 drivers
v0x18385c0_0 .net "xAorBandCin", 0 0, L_0x1894ed0;  1 drivers
S_0x1839ca0 .scope generate, "genblk1[14]" "genblk1[14]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1839e60 .param/l "i" 0 2 141, +C4<01110>;
S_0x1839f20 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1839ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18967b0/d .functor AND 1, L_0x1899190, L_0x18992f0, C4<1>, C4<1>;
L_0x18967b0 .delay 1 (5,5,5) L_0x18967b0/d;
L_0x1895fe0/d .functor NAND 1, L_0x1899190, L_0x18992f0, C4<1>, C4<1>;
L_0x1895fe0 .delay 1 (5,5,5) L_0x1895fe0/d;
L_0x1896ea0/d .functor OR 1, L_0x1899190, L_0x18992f0, C4<0>, C4<0>;
L_0x1896ea0 .delay 1 (5,5,5) L_0x1896ea0/d;
L_0x1897030/d .functor NOR 1, L_0x1899190, L_0x18992f0, C4<0>, C4<0>;
L_0x1897030 .delay 1 (5,5,5) L_0x1897030/d;
L_0x18970f0/d .functor XOR 1, L_0x1899190, L_0x18992f0, C4<0>, C4<0>;
L_0x18970f0 .delay 1 (5,5,5) L_0x18970f0/d;
L_0x1897b50/d .functor NOT 1, L_0x1896c80, C4<0>, C4<0>, C4<0>;
L_0x1897b50 .delay 1 (5,5,5) L_0x1897b50/d;
L_0x1897cb0/d .functor NOT 1, L_0x1896d20, C4<0>, C4<0>, C4<0>;
L_0x1897cb0 .delay 1 (5,5,5) L_0x1897cb0/d;
L_0x1897d70/d .functor NOT 1, L_0x1896dc0, C4<0>, C4<0>, C4<0>;
L_0x1897d70 .delay 1 (5,5,5) L_0x1897d70/d;
L_0x1897f20/d .functor AND 1, L_0x1897470, L_0x1897b50, L_0x1897cb0, L_0x1897d70;
L_0x1897f20 .delay 1 (5,5,5) L_0x1897f20/d;
L_0x18980d0/d .functor AND 1, L_0x1897470, L_0x1896c80, L_0x1897cb0, L_0x1897d70;
L_0x18980d0 .delay 1 (5,5,5) L_0x18980d0/d;
L_0x18982e0/d .functor AND 1, L_0x18970f0, L_0x1897b50, L_0x1896d20, L_0x1897d70;
L_0x18982e0 .delay 1 (5,5,5) L_0x18982e0/d;
L_0x18984c0/d .functor AND 1, L_0x1897470, L_0x1896c80, L_0x1896d20, L_0x1897d70;
L_0x18984c0 .delay 1 (5,5,5) L_0x18984c0/d;
L_0x1898690/d .functor AND 1, L_0x18967b0, L_0x1897b50, L_0x1897cb0, L_0x1896dc0;
L_0x1898690 .delay 1 (5,5,5) L_0x1898690/d;
L_0x1898870/d .functor AND 1, L_0x1895fe0, L_0x1896c80, L_0x1897cb0, L_0x1896dc0;
L_0x1898870 .delay 1 (5,5,5) L_0x1898870/d;
L_0x1898620/d .functor AND 1, L_0x1897030, L_0x1897b50, L_0x1896d20, L_0x1896dc0;
L_0x1898620 .delay 1 (5,5,5) L_0x1898620/d;
L_0x1898c00/d .functor AND 1, L_0x1896ea0, L_0x1896c80, L_0x1896d20, L_0x1896dc0;
L_0x1898c00 .delay 1 (5,5,5) L_0x1898c00/d;
L_0x1898da0/0/0 .functor OR 1, L_0x1897f20, L_0x18980d0, L_0x18982e0, L_0x1898690;
L_0x1898da0/0/4 .functor OR 1, L_0x1898870, L_0x1898620, L_0x1898c00, L_0x18984c0;
L_0x1898da0/d .functor OR 1, L_0x1898da0/0/0, L_0x1898da0/0/4, C4<0>, C4<0>;
L_0x1898da0 .delay 1 (5,5,5) L_0x1898da0/d;
v0x183ae20_0 .net "a", 0 0, L_0x1899190;  1 drivers
v0x183aee0_0 .net "addSub", 0 0, L_0x1897470;  1 drivers
v0x183afb0_0 .net "andRes", 0 0, L_0x18967b0;  1 drivers
v0x183b080_0 .net "b", 0 0, L_0x18992f0;  1 drivers
v0x183b150_0 .net "carryIn", 0 0, L_0x1896f60;  1 drivers
v0x183b1f0_0 .net "carryOut", 0 0, L_0x1897950;  1 drivers
v0x183b2c0_0 .net "initialResult", 0 0, L_0x1898da0;  1 drivers
v0x183b360_0 .net "isAdd", 0 0, L_0x1897f20;  1 drivers
v0x183b400_0 .net "isAnd", 0 0, L_0x1898690;  1 drivers
v0x183b530_0 .net "isNand", 0 0, L_0x1898870;  1 drivers
v0x183b5d0_0 .net "isNor", 0 0, L_0x1898620;  1 drivers
v0x183b670_0 .net "isOr", 0 0, L_0x1898c00;  1 drivers
v0x183b730_0 .net "isSLT", 0 0, L_0x18984c0;  1 drivers
v0x183b7f0_0 .net "isSub", 0 0, L_0x18980d0;  1 drivers
v0x183b8b0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x183b950_0 .net "isXor", 0 0, L_0x18982e0;  1 drivers
v0x183ba10_0 .net "nandRes", 0 0, L_0x1895fe0;  1 drivers
v0x183bbc0_0 .net "norRes", 0 0, L_0x1897030;  1 drivers
v0x183bc60_0 .net "orRes", 0 0, L_0x1896ea0;  1 drivers
v0x183bd00_0 .net "s0", 0 0, L_0x1896c80;  1 drivers
v0x183bda0_0 .net "s0inv", 0 0, L_0x1897b50;  1 drivers
v0x183be60_0 .net "s1", 0 0, L_0x1896d20;  1 drivers
v0x183bf20_0 .net "s1inv", 0 0, L_0x1897cb0;  1 drivers
v0x183bfe0_0 .net "s2", 0 0, L_0x1896dc0;  1 drivers
v0x183c0a0_0 .net "s2inv", 0 0, L_0x1897d70;  1 drivers
v0x183c160_0 .net "xorRes", 0 0, L_0x18970f0;  1 drivers
S_0x183a220 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1839f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1897250/d .functor XOR 1, L_0x18992f0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1897250 .delay 1 (5,5,5) L_0x1897250/d;
L_0x18972c0/d .functor XOR 1, L_0x1899190, L_0x1897250, C4<0>, C4<0>;
L_0x18972c0 .delay 1 (5,5,5) L_0x18972c0/d;
L_0x1897470/d .functor XOR 1, L_0x18972c0, L_0x1896f60, C4<0>, C4<0>;
L_0x1897470 .delay 1 (5,5,5) L_0x1897470/d;
L_0x1897670/d .functor AND 1, L_0x1899190, L_0x1897250, C4<1>, C4<1>;
L_0x1897670 .delay 1 (5,5,5) L_0x1897670/d;
L_0x18978e0/d .functor AND 1, L_0x18972c0, L_0x1896f60, C4<1>, C4<1>;
L_0x18978e0 .delay 1 (5,5,5) L_0x18978e0/d;
L_0x1897950/d .functor OR 1, L_0x1897670, L_0x18978e0, C4<0>, C4<0>;
L_0x1897950 .delay 1 (5,5,5) L_0x1897950/d;
v0x183a4b0_0 .net "AandB", 0 0, L_0x1897670;  1 drivers
v0x183a590_0 .net "BxorSub", 0 0, L_0x1897250;  1 drivers
v0x183a650_0 .net "a", 0 0, L_0x1899190;  alias, 1 drivers
v0x183a720_0 .net "b", 0 0, L_0x18992f0;  alias, 1 drivers
v0x183a7e0_0 .net "carryin", 0 0, L_0x1896f60;  alias, 1 drivers
v0x183a8f0_0 .net "carryout", 0 0, L_0x1897950;  alias, 1 drivers
v0x183a9b0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x183aa50_0 .net "res", 0 0, L_0x1897470;  alias, 1 drivers
v0x183ab10_0 .net "xAorB", 0 0, L_0x18972c0;  1 drivers
v0x183ac60_0 .net "xAorBandCin", 0 0, L_0x18978e0;  1 drivers
S_0x183c340 .scope generate, "genblk1[15]" "genblk1[15]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x183c500 .param/l "i" 0 2 141, +C4<01111>;
S_0x183c5c0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x183c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1899230/d .functor AND 1, L_0x189bc00, L_0x18866f0, C4<1>, C4<1>;
L_0x1899230 .delay 1 (5,5,5) L_0x1899230/d;
L_0x1899820/d .functor NAND 1, L_0x189bc00, L_0x18866f0, C4<1>, C4<1>;
L_0x1899820 .delay 1 (5,5,5) L_0x1899820/d;
L_0x1898a60/d .functor OR 1, L_0x189bc00, L_0x18866f0, C4<0>, C4<0>;
L_0x1898a60 .delay 1 (5,5,5) L_0x1898a60/d;
L_0x1899aa0/d .functor NOR 1, L_0x189bc00, L_0x18866f0, C4<0>, C4<0>;
L_0x1899aa0 .delay 1 (5,5,5) L_0x1899aa0/d;
L_0x1899b60/d .functor XOR 1, L_0x189bc00, L_0x18866f0, C4<0>, C4<0>;
L_0x1899b60 .delay 1 (5,5,5) L_0x1899b60/d;
L_0x189a5c0/d .functor NOT 1, L_0x18996b0, C4<0>, C4<0>, C4<0>;
L_0x189a5c0 .delay 1 (5,5,5) L_0x189a5c0/d;
L_0x189a720/d .functor NOT 1, L_0x1883f70, C4<0>, C4<0>, C4<0>;
L_0x189a720 .delay 1 (5,5,5) L_0x189a720/d;
L_0x189a7e0/d .functor NOT 1, L_0x189c590, C4<0>, C4<0>, C4<0>;
L_0x189a7e0 .delay 1 (5,5,5) L_0x189a7e0/d;
L_0x189a990/d .functor AND 1, L_0x1899ee0, L_0x189a5c0, L_0x189a720, L_0x189a7e0;
L_0x189a990 .delay 1 (5,5,5) L_0x189a990/d;
L_0x189ab40/d .functor AND 1, L_0x1899ee0, L_0x18996b0, L_0x189a720, L_0x189a7e0;
L_0x189ab40 .delay 1 (5,5,5) L_0x189ab40/d;
L_0x189ad50/d .functor AND 1, L_0x1899b60, L_0x189a5c0, L_0x1883f70, L_0x189a7e0;
L_0x189ad50 .delay 1 (5,5,5) L_0x189ad50/d;
L_0x189af30/d .functor AND 1, L_0x1899ee0, L_0x18996b0, L_0x1883f70, L_0x189a7e0;
L_0x189af30 .delay 1 (5,5,5) L_0x189af30/d;
L_0x189b100/d .functor AND 1, L_0x1899230, L_0x189a5c0, L_0x189a720, L_0x189c590;
L_0x189b100 .delay 1 (5,5,5) L_0x189b100/d;
L_0x189b2e0/d .functor AND 1, L_0x1899820, L_0x18996b0, L_0x189a720, L_0x189c590;
L_0x189b2e0 .delay 1 (5,5,5) L_0x189b2e0/d;
L_0x189b090/d .functor AND 1, L_0x1899aa0, L_0x189a5c0, L_0x1883f70, L_0x189c590;
L_0x189b090 .delay 1 (5,5,5) L_0x189b090/d;
L_0x189b670/d .functor AND 1, L_0x1898a60, L_0x18996b0, L_0x1883f70, L_0x189c590;
L_0x189b670 .delay 1 (5,5,5) L_0x189b670/d;
L_0x189b810/0/0 .functor OR 1, L_0x189a990, L_0x189ab40, L_0x189ad50, L_0x189b100;
L_0x189b810/0/4 .functor OR 1, L_0x189b2e0, L_0x189b090, L_0x189b670, L_0x189af30;
L_0x189b810/d .functor OR 1, L_0x189b810/0/0, L_0x189b810/0/4, C4<0>, C4<0>;
L_0x189b810 .delay 1 (5,5,5) L_0x189b810/d;
v0x183d4c0_0 .net "a", 0 0, L_0x189bc00;  1 drivers
v0x183d580_0 .net "addSub", 0 0, L_0x1899ee0;  1 drivers
v0x183d650_0 .net "andRes", 0 0, L_0x1899230;  1 drivers
v0x183d720_0 .net "b", 0 0, L_0x18866f0;  1 drivers
v0x183d7f0_0 .net "carryIn", 0 0, L_0x18999d0;  1 drivers
v0x183d890_0 .net "carryOut", 0 0, L_0x189a3c0;  1 drivers
v0x183d960_0 .net "initialResult", 0 0, L_0x189b810;  1 drivers
v0x183da00_0 .net "isAdd", 0 0, L_0x189a990;  1 drivers
v0x183daa0_0 .net "isAnd", 0 0, L_0x189b100;  1 drivers
v0x183dbd0_0 .net "isNand", 0 0, L_0x189b2e0;  1 drivers
v0x183dc70_0 .net "isNor", 0 0, L_0x189b090;  1 drivers
v0x183dd10_0 .net "isOr", 0 0, L_0x189b670;  1 drivers
v0x183ddd0_0 .net "isSLT", 0 0, L_0x189af30;  1 drivers
v0x183de90_0 .net "isSub", 0 0, L_0x189ab40;  1 drivers
v0x183df50_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x183dff0_0 .net "isXor", 0 0, L_0x189ad50;  1 drivers
v0x183e0b0_0 .net "nandRes", 0 0, L_0x1899820;  1 drivers
v0x183e260_0 .net "norRes", 0 0, L_0x1899aa0;  1 drivers
v0x183e300_0 .net "orRes", 0 0, L_0x1898a60;  1 drivers
v0x183e3a0_0 .net "s0", 0 0, L_0x18996b0;  1 drivers
v0x183e440_0 .net "s0inv", 0 0, L_0x189a5c0;  1 drivers
v0x183e500_0 .net "s1", 0 0, L_0x1883f70;  1 drivers
v0x183e5c0_0 .net "s1inv", 0 0, L_0x189a720;  1 drivers
v0x183e680_0 .net "s2", 0 0, L_0x189c590;  1 drivers
v0x183e740_0 .net "s2inv", 0 0, L_0x189a7e0;  1 drivers
v0x183e800_0 .net "xorRes", 0 0, L_0x1899b60;  1 drivers
S_0x183c8c0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x183c5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1899cc0/d .functor XOR 1, L_0x18866f0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x1899cc0 .delay 1 (5,5,5) L_0x1899cc0/d;
L_0x1899d30/d .functor XOR 1, L_0x189bc00, L_0x1899cc0, C4<0>, C4<0>;
L_0x1899d30 .delay 1 (5,5,5) L_0x1899d30/d;
L_0x1899ee0/d .functor XOR 1, L_0x1899d30, L_0x18999d0, C4<0>, C4<0>;
L_0x1899ee0 .delay 1 (5,5,5) L_0x1899ee0/d;
L_0x189a0e0/d .functor AND 1, L_0x189bc00, L_0x1899cc0, C4<1>, C4<1>;
L_0x189a0e0 .delay 1 (5,5,5) L_0x189a0e0/d;
L_0x189a350/d .functor AND 1, L_0x1899d30, L_0x18999d0, C4<1>, C4<1>;
L_0x189a350 .delay 1 (5,5,5) L_0x189a350/d;
L_0x189a3c0/d .functor OR 1, L_0x189a0e0, L_0x189a350, C4<0>, C4<0>;
L_0x189a3c0 .delay 1 (5,5,5) L_0x189a3c0/d;
v0x183cb50_0 .net "AandB", 0 0, L_0x189a0e0;  1 drivers
v0x183cc30_0 .net "BxorSub", 0 0, L_0x1899cc0;  1 drivers
v0x183ccf0_0 .net "a", 0 0, L_0x189bc00;  alias, 1 drivers
v0x183cdc0_0 .net "b", 0 0, L_0x18866f0;  alias, 1 drivers
v0x183ce80_0 .net "carryin", 0 0, L_0x18999d0;  alias, 1 drivers
v0x183cf90_0 .net "carryout", 0 0, L_0x189a3c0;  alias, 1 drivers
v0x183d050_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x183d0f0_0 .net "res", 0 0, L_0x1899ee0;  alias, 1 drivers
v0x183d1b0_0 .net "xAorB", 0 0, L_0x1899d30;  1 drivers
v0x183d300_0 .net "xAorBandCin", 0 0, L_0x189a350;  1 drivers
S_0x183e9e0 .scope generate, "genblk1[16]" "genblk1[16]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x182b540 .param/l "i" 0 2 141, +C4<010000>;
S_0x183ed00 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x183e9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x189bca0/d .functor AND 1, L_0x189e9b0, L_0x189eb10, C4<1>, C4<1>;
L_0x189bca0 .delay 1 (5,5,5) L_0x189bca0/d;
L_0x1886a40/d .functor NAND 1, L_0x189e9b0, L_0x189eb10, C4<1>, C4<1>;
L_0x1886a40 .delay 1 (5,5,5) L_0x1886a40/d;
L_0x189c2e0/d .functor OR 1, L_0x189e9b0, L_0x189eb10, C4<0>, C4<0>;
L_0x189c2e0 .delay 1 (5,5,5) L_0x189c2e0/d;
L_0x189c480/d .functor NOR 1, L_0x189e9b0, L_0x189eb10, C4<0>, C4<0>;
L_0x189c480 .delay 1 (5,5,5) L_0x189c480/d;
L_0x189c9d0/d .functor XOR 1, L_0x189e9b0, L_0x189eb10, C4<0>, C4<0>;
L_0x189c9d0 .delay 1 (5,5,5) L_0x189c9d0/d;
L_0x189d3e0/d .functor NOT 1, L_0x189edf0, C4<0>, C4<0>, C4<0>;
L_0x189d3e0 .delay 1 (5,5,5) L_0x189d3e0/d;
L_0x1840490/d .functor NOT 1, L_0x189c630, C4<0>, C4<0>, C4<0>;
L_0x1840490 .delay 1 (5,5,5) L_0x1840490/d;
L_0x189d590/d .functor NOT 1, L_0x189c6d0, C4<0>, C4<0>, C4<0>;
L_0x189d590 .delay 1 (5,5,5) L_0x189d590/d;
L_0x189d740/d .functor AND 1, L_0x189cd00, L_0x189d3e0, L_0x1840490, L_0x189d590;
L_0x189d740 .delay 1 (5,5,5) L_0x189d740/d;
L_0x189d8f0/d .functor AND 1, L_0x189cd00, L_0x189edf0, L_0x1840490, L_0x189d590;
L_0x189d8f0 .delay 1 (5,5,5) L_0x189d8f0/d;
L_0x189db00/d .functor AND 1, L_0x189c9d0, L_0x189d3e0, L_0x189c630, L_0x189d590;
L_0x189db00 .delay 1 (5,5,5) L_0x189db00/d;
L_0x189dce0/d .functor AND 1, L_0x189cd00, L_0x189edf0, L_0x189c630, L_0x189d590;
L_0x189dce0 .delay 1 (5,5,5) L_0x189dce0/d;
L_0x189deb0/d .functor AND 1, L_0x189bca0, L_0x189d3e0, L_0x1840490, L_0x189c6d0;
L_0x189deb0 .delay 1 (5,5,5) L_0x189deb0/d;
L_0x189e090/d .functor AND 1, L_0x1886a40, L_0x189edf0, L_0x1840490, L_0x189c6d0;
L_0x189e090 .delay 1 (5,5,5) L_0x189e090/d;
L_0x189de40/d .functor AND 1, L_0x189c480, L_0x189d3e0, L_0x189c630, L_0x189c6d0;
L_0x189de40 .delay 1 (5,5,5) L_0x189de40/d;
L_0x189e420/d .functor AND 1, L_0x189c2e0, L_0x189edf0, L_0x189c630, L_0x189c6d0;
L_0x189e420 .delay 1 (5,5,5) L_0x189e420/d;
L_0x189e5c0/0/0 .functor OR 1, L_0x189d740, L_0x189d8f0, L_0x189db00, L_0x189deb0;
L_0x189e5c0/0/4 .functor OR 1, L_0x189e090, L_0x189de40, L_0x189e420, L_0x189dce0;
L_0x189e5c0/d .functor OR 1, L_0x189e5c0/0/0, L_0x189e5c0/0/4, C4<0>, C4<0>;
L_0x189e5c0 .delay 1 (5,5,5) L_0x189e5c0/d;
v0x183fdc0_0 .net "a", 0 0, L_0x189e9b0;  1 drivers
v0x183feb0_0 .net "addSub", 0 0, L_0x189cd00;  1 drivers
v0x183ff80_0 .net "andRes", 0 0, L_0x189bca0;  1 drivers
v0x1840050_0 .net "b", 0 0, L_0x189eb10;  1 drivers
v0x1840120_0 .net "carryIn", 0 0, L_0x189ecc0;  1 drivers
v0x18401c0_0 .net "carryOut", 0 0, L_0x189d1e0;  1 drivers
v0x1840290_0 .net "initialResult", 0 0, L_0x189e5c0;  1 drivers
v0x1840330_0 .net "isAdd", 0 0, L_0x189d740;  1 drivers
v0x18403d0_0 .net "isAnd", 0 0, L_0x189deb0;  1 drivers
v0x1840500_0 .net "isNand", 0 0, L_0x189e090;  1 drivers
v0x18405a0_0 .net "isNor", 0 0, L_0x189de40;  1 drivers
v0x1840640_0 .net "isOr", 0 0, L_0x189e420;  1 drivers
v0x1840700_0 .net "isSLT", 0 0, L_0x189dce0;  1 drivers
v0x18407c0_0 .net "isSub", 0 0, L_0x189d8f0;  1 drivers
v0x1840880_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1840920_0 .net "isXor", 0 0, L_0x189db00;  1 drivers
v0x18409e0_0 .net "nandRes", 0 0, L_0x1886a40;  1 drivers
v0x1840b90_0 .net "norRes", 0 0, L_0x189c480;  1 drivers
v0x1840c30_0 .net "orRes", 0 0, L_0x189c2e0;  1 drivers
v0x1840cd0_0 .net "s0", 0 0, L_0x189edf0;  1 drivers
v0x1840d70_0 .net "s0inv", 0 0, L_0x189d3e0;  1 drivers
v0x1840e30_0 .net "s1", 0 0, L_0x189c630;  1 drivers
v0x1840ef0_0 .net "s1inv", 0 0, L_0x1840490;  1 drivers
v0x1840fb0_0 .net "s2", 0 0, L_0x189c6d0;  1 drivers
v0x1841070_0 .net "s2inv", 0 0, L_0x189d590;  1 drivers
v0x1841130_0 .net "xorRes", 0 0, L_0x189c9d0;  1 drivers
S_0x183f000 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x183ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x189ca90/d .functor XOR 1, L_0x189eb10, L_0x18ca1a0, C4<0>, C4<0>;
L_0x189ca90 .delay 1 (5,5,5) L_0x189ca90/d;
L_0x189cbf0/d .functor XOR 1, L_0x189e9b0, L_0x189ca90, C4<0>, C4<0>;
L_0x189cbf0 .delay 1 (5,5,5) L_0x189cbf0/d;
L_0x189cd00/d .functor XOR 1, L_0x189cbf0, L_0x189ecc0, C4<0>, C4<0>;
L_0x189cd00 .delay 1 (5,5,5) L_0x189cd00/d;
L_0x189cf00/d .functor AND 1, L_0x189e9b0, L_0x189ca90, C4<1>, C4<1>;
L_0x189cf00 .delay 1 (5,5,5) L_0x189cf00/d;
L_0x189d170/d .functor AND 1, L_0x189cbf0, L_0x189ecc0, C4<1>, C4<1>;
L_0x189d170 .delay 1 (5,5,5) L_0x189d170/d;
L_0x189d1e0/d .functor OR 1, L_0x189cf00, L_0x189d170, C4<0>, C4<0>;
L_0x189d1e0 .delay 1 (5,5,5) L_0x189d1e0/d;
v0x183f270_0 .net "AandB", 0 0, L_0x189cf00;  1 drivers
v0x183f350_0 .net "BxorSub", 0 0, L_0x189ca90;  1 drivers
v0x183f410_0 .net "a", 0 0, L_0x189e9b0;  alias, 1 drivers
v0x183f4e0_0 .net "b", 0 0, L_0x189eb10;  alias, 1 drivers
v0x183f5a0_0 .net "carryin", 0 0, L_0x189ecc0;  alias, 1 drivers
v0x183f6b0_0 .net "carryout", 0 0, L_0x189d1e0;  alias, 1 drivers
v0x183f770_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x182c170_0 .net "res", 0 0, L_0x189cd00;  alias, 1 drivers
v0x182c230_0 .net "xAorB", 0 0, L_0x189cbf0;  1 drivers
v0x183fc20_0 .net "xAorBandCin", 0 0, L_0x189d170;  1 drivers
S_0x1841310 .scope generate, "genblk1[17]" "genblk1[17]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18414d0 .param/l "i" 0 2 141, +C4<010001>;
S_0x1841590 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1841310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x189ea50/d .functor AND 1, L_0x18a13f0, L_0x18a1550, C4<1>, C4<1>;
L_0x189ea50 .delay 1 (5,5,5) L_0x189ea50/d;
L_0x189c810/d .functor NAND 1, L_0x18a13f0, L_0x18a1550, C4<1>, C4<1>;
L_0x189c810 .delay 1 (5,5,5) L_0x189c810/d;
L_0x189e280/d .functor OR 1, L_0x18a13f0, L_0x18a1550, C4<0>, C4<0>;
L_0x189e280 .delay 1 (5,5,5) L_0x189e280/d;
L_0x189f2b0/d .functor NOR 1, L_0x18a13f0, L_0x18a1550, C4<0>, C4<0>;
L_0x189f2b0 .delay 1 (5,5,5) L_0x189f2b0/d;
L_0x189f370/d .functor XOR 1, L_0x18a13f0, L_0x18a1550, C4<0>, C4<0>;
L_0x189f370 .delay 1 (5,5,5) L_0x189f370/d;
L_0x189fdb0/d .functor NOT 1, L_0x189ef30, C4<0>, C4<0>, C4<0>;
L_0x189fdb0 .delay 1 (5,5,5) L_0x189fdb0/d;
L_0x189ff10/d .functor NOT 1, L_0x189efd0, C4<0>, C4<0>, C4<0>;
L_0x189ff10 .delay 1 (5,5,5) L_0x189ff10/d;
L_0x189ffd0/d .functor NOT 1, L_0x189f070, C4<0>, C4<0>, C4<0>;
L_0x189ffd0 .delay 1 (5,5,5) L_0x189ffd0/d;
L_0x18a0180/d .functor AND 1, L_0x189f6f0, L_0x189fdb0, L_0x189ff10, L_0x189ffd0;
L_0x18a0180 .delay 1 (5,5,5) L_0x18a0180/d;
L_0x18a0330/d .functor AND 1, L_0x189f6f0, L_0x189ef30, L_0x189ff10, L_0x189ffd0;
L_0x18a0330 .delay 1 (5,5,5) L_0x18a0330/d;
L_0x18a0540/d .functor AND 1, L_0x189f370, L_0x189fdb0, L_0x189efd0, L_0x189ffd0;
L_0x18a0540 .delay 1 (5,5,5) L_0x18a0540/d;
L_0x18a0720/d .functor AND 1, L_0x189f6f0, L_0x189ef30, L_0x189efd0, L_0x189ffd0;
L_0x18a0720 .delay 1 (5,5,5) L_0x18a0720/d;
L_0x18a08f0/d .functor AND 1, L_0x189ea50, L_0x189fdb0, L_0x189ff10, L_0x189f070;
L_0x18a08f0 .delay 1 (5,5,5) L_0x18a08f0/d;
L_0x18a0ad0/d .functor AND 1, L_0x189c810, L_0x189ef30, L_0x189ff10, L_0x189f070;
L_0x18a0ad0 .delay 1 (5,5,5) L_0x18a0ad0/d;
L_0x18a0880/d .functor AND 1, L_0x189f2b0, L_0x189fdb0, L_0x189efd0, L_0x189f070;
L_0x18a0880 .delay 1 (5,5,5) L_0x18a0880/d;
L_0x18a0e60/d .functor AND 1, L_0x189e280, L_0x189ef30, L_0x189efd0, L_0x189f070;
L_0x18a0e60 .delay 1 (5,5,5) L_0x18a0e60/d;
L_0x18a1000/0/0 .functor OR 1, L_0x18a0180, L_0x18a0330, L_0x18a0540, L_0x18a08f0;
L_0x18a1000/0/4 .functor OR 1, L_0x18a0ad0, L_0x18a0880, L_0x18a0e60, L_0x18a0720;
L_0x18a1000/d .functor OR 1, L_0x18a1000/0/0, L_0x18a1000/0/4, C4<0>, C4<0>;
L_0x18a1000 .delay 1 (5,5,5) L_0x18a1000/d;
v0x1842490_0 .net "a", 0 0, L_0x18a13f0;  1 drivers
v0x1842550_0 .net "addSub", 0 0, L_0x189f6f0;  1 drivers
v0x1842620_0 .net "andRes", 0 0, L_0x189ea50;  1 drivers
v0x18426f0_0 .net "b", 0 0, L_0x18a1550;  1 drivers
v0x18427c0_0 .net "carryIn", 0 0, L_0x189ee90;  1 drivers
v0x1842860_0 .net "carryOut", 0 0, L_0x189fbb0;  1 drivers
v0x1842930_0 .net "initialResult", 0 0, L_0x18a1000;  1 drivers
v0x18429d0_0 .net "isAdd", 0 0, L_0x18a0180;  1 drivers
v0x1842a70_0 .net "isAnd", 0 0, L_0x18a08f0;  1 drivers
v0x1842ba0_0 .net "isNand", 0 0, L_0x18a0ad0;  1 drivers
v0x1842c40_0 .net "isNor", 0 0, L_0x18a0880;  1 drivers
v0x1842ce0_0 .net "isOr", 0 0, L_0x18a0e60;  1 drivers
v0x1842da0_0 .net "isSLT", 0 0, L_0x18a0720;  1 drivers
v0x1842e60_0 .net "isSub", 0 0, L_0x18a0330;  1 drivers
v0x1842f20_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1842fc0_0 .net "isXor", 0 0, L_0x18a0540;  1 drivers
v0x1843080_0 .net "nandRes", 0 0, L_0x189c810;  1 drivers
v0x1843230_0 .net "norRes", 0 0, L_0x189f2b0;  1 drivers
v0x18432d0_0 .net "orRes", 0 0, L_0x189e280;  1 drivers
v0x1843370_0 .net "s0", 0 0, L_0x189ef30;  1 drivers
v0x1843410_0 .net "s0inv", 0 0, L_0x189fdb0;  1 drivers
v0x18434d0_0 .net "s1", 0 0, L_0x189efd0;  1 drivers
v0x1843590_0 .net "s1inv", 0 0, L_0x189ff10;  1 drivers
v0x1843650_0 .net "s2", 0 0, L_0x189f070;  1 drivers
v0x1843710_0 .net "s2inv", 0 0, L_0x189ffd0;  1 drivers
v0x18437d0_0 .net "xorRes", 0 0, L_0x189f370;  1 drivers
S_0x1841890 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1841590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x189f4d0/d .functor XOR 1, L_0x18a1550, L_0x18ca1a0, C4<0>, C4<0>;
L_0x189f4d0 .delay 1 (5,5,5) L_0x189f4d0/d;
L_0x189f540/d .functor XOR 1, L_0x18a13f0, L_0x189f4d0, C4<0>, C4<0>;
L_0x189f540 .delay 1 (5,5,5) L_0x189f540/d;
L_0x189f6f0/d .functor XOR 1, L_0x189f540, L_0x189ee90, C4<0>, C4<0>;
L_0x189f6f0 .delay 1 (5,5,5) L_0x189f6f0/d;
L_0x189f8f0/d .functor AND 1, L_0x18a13f0, L_0x189f4d0, C4<1>, C4<1>;
L_0x189f8f0 .delay 1 (5,5,5) L_0x189f8f0/d;
L_0x189c920/d .functor AND 1, L_0x189f540, L_0x189ee90, C4<1>, C4<1>;
L_0x189c920 .delay 1 (5,5,5) L_0x189c920/d;
L_0x189fbb0/d .functor OR 1, L_0x189f8f0, L_0x189c920, C4<0>, C4<0>;
L_0x189fbb0 .delay 1 (5,5,5) L_0x189fbb0/d;
v0x1841b20_0 .net "AandB", 0 0, L_0x189f8f0;  1 drivers
v0x1841c00_0 .net "BxorSub", 0 0, L_0x189f4d0;  1 drivers
v0x1841cc0_0 .net "a", 0 0, L_0x18a13f0;  alias, 1 drivers
v0x1841d90_0 .net "b", 0 0, L_0x18a1550;  alias, 1 drivers
v0x1841e50_0 .net "carryin", 0 0, L_0x189ee90;  alias, 1 drivers
v0x1841f60_0 .net "carryout", 0 0, L_0x189fbb0;  alias, 1 drivers
v0x1842020_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18420c0_0 .net "res", 0 0, L_0x189f6f0;  alias, 1 drivers
v0x1842180_0 .net "xAorB", 0 0, L_0x189f540;  1 drivers
v0x18422d0_0 .net "xAorBandCin", 0 0, L_0x189c920;  1 drivers
S_0x18439b0 .scope generate, "genblk1[18]" "genblk1[18]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1843b70 .param/l "i" 0 2 141, +C4<010010>;
S_0x1843c30 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x18439b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a1490/d .functor AND 1, L_0x18a3e50, L_0x18a3fb0, C4<1>, C4<1>;
L_0x18a1490 .delay 1 (5,5,5) L_0x18a1490/d;
L_0x18a1a70/d .functor NAND 1, L_0x18a3e50, L_0x18a3fb0, C4<1>, C4<1>;
L_0x18a1a70 .delay 1 (5,5,5) L_0x18a1a70/d;
L_0x18a0cc0/d .functor OR 1, L_0x18a3e50, L_0x18a3fb0, C4<0>, C4<0>;
L_0x18a0cc0 .delay 1 (5,5,5) L_0x18a0cc0/d;
L_0x18a1cf0/d .functor NOR 1, L_0x18a3e50, L_0x18a3fb0, C4<0>, C4<0>;
L_0x18a1cf0 .delay 1 (5,5,5) L_0x18a1cf0/d;
L_0x18a1db0/d .functor XOR 1, L_0x18a3e50, L_0x18a3fb0, C4<0>, C4<0>;
L_0x18a1db0 .delay 1 (5,5,5) L_0x18a1db0/d;
L_0x18a2810/d .functor NOT 1, L_0x18a1790, C4<0>, C4<0>, C4<0>;
L_0x18a2810 .delay 1 (5,5,5) L_0x18a2810/d;
L_0x18a2970/d .functor NOT 1, L_0x18a1830, C4<0>, C4<0>, C4<0>;
L_0x18a2970 .delay 1 (5,5,5) L_0x18a2970/d;
L_0x18a2a30/d .functor NOT 1, L_0x18a18d0, C4<0>, C4<0>, C4<0>;
L_0x18a2a30 .delay 1 (5,5,5) L_0x18a2a30/d;
L_0x18a2be0/d .functor AND 1, L_0x18a2130, L_0x18a2810, L_0x18a2970, L_0x18a2a30;
L_0x18a2be0 .delay 1 (5,5,5) L_0x18a2be0/d;
L_0x18a2d90/d .functor AND 1, L_0x18a2130, L_0x18a1790, L_0x18a2970, L_0x18a2a30;
L_0x18a2d90 .delay 1 (5,5,5) L_0x18a2d90/d;
L_0x18a2fa0/d .functor AND 1, L_0x18a1db0, L_0x18a2810, L_0x18a1830, L_0x18a2a30;
L_0x18a2fa0 .delay 1 (5,5,5) L_0x18a2fa0/d;
L_0x18a3180/d .functor AND 1, L_0x18a2130, L_0x18a1790, L_0x18a1830, L_0x18a2a30;
L_0x18a3180 .delay 1 (5,5,5) L_0x18a3180/d;
L_0x18a3350/d .functor AND 1, L_0x18a1490, L_0x18a2810, L_0x18a2970, L_0x18a18d0;
L_0x18a3350 .delay 1 (5,5,5) L_0x18a3350/d;
L_0x18a3530/d .functor AND 1, L_0x18a1a70, L_0x18a1790, L_0x18a2970, L_0x18a18d0;
L_0x18a3530 .delay 1 (5,5,5) L_0x18a3530/d;
L_0x18a32e0/d .functor AND 1, L_0x18a1cf0, L_0x18a2810, L_0x18a1830, L_0x18a18d0;
L_0x18a32e0 .delay 1 (5,5,5) L_0x18a32e0/d;
L_0x18a38c0/d .functor AND 1, L_0x18a0cc0, L_0x18a1790, L_0x18a1830, L_0x18a18d0;
L_0x18a38c0 .delay 1 (5,5,5) L_0x18a38c0/d;
L_0x18a3a60/0/0 .functor OR 1, L_0x18a2be0, L_0x18a2d90, L_0x18a2fa0, L_0x18a3350;
L_0x18a3a60/0/4 .functor OR 1, L_0x18a3530, L_0x18a32e0, L_0x18a38c0, L_0x18a3180;
L_0x18a3a60/d .functor OR 1, L_0x18a3a60/0/0, L_0x18a3a60/0/4, C4<0>, C4<0>;
L_0x18a3a60 .delay 1 (5,5,5) L_0x18a3a60/d;
v0x1844b30_0 .net "a", 0 0, L_0x18a3e50;  1 drivers
v0x1844bf0_0 .net "addSub", 0 0, L_0x18a2130;  1 drivers
v0x1844cc0_0 .net "andRes", 0 0, L_0x18a1490;  1 drivers
v0x1844d90_0 .net "b", 0 0, L_0x18a3fb0;  1 drivers
v0x1844e60_0 .net "carryIn", 0 0, L_0x18a1c20;  1 drivers
v0x1844f00_0 .net "carryOut", 0 0, L_0x18a2610;  1 drivers
v0x1844fd0_0 .net "initialResult", 0 0, L_0x18a3a60;  1 drivers
v0x1845070_0 .net "isAdd", 0 0, L_0x18a2be0;  1 drivers
v0x1845110_0 .net "isAnd", 0 0, L_0x18a3350;  1 drivers
v0x1845240_0 .net "isNand", 0 0, L_0x18a3530;  1 drivers
v0x18452e0_0 .net "isNor", 0 0, L_0x18a32e0;  1 drivers
v0x1845380_0 .net "isOr", 0 0, L_0x18a38c0;  1 drivers
v0x1845440_0 .net "isSLT", 0 0, L_0x18a3180;  1 drivers
v0x1845500_0 .net "isSub", 0 0, L_0x18a2d90;  1 drivers
v0x18455c0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1845660_0 .net "isXor", 0 0, L_0x18a2fa0;  1 drivers
v0x1845720_0 .net "nandRes", 0 0, L_0x18a1a70;  1 drivers
v0x18458d0_0 .net "norRes", 0 0, L_0x18a1cf0;  1 drivers
v0x1845970_0 .net "orRes", 0 0, L_0x18a0cc0;  1 drivers
v0x1845a10_0 .net "s0", 0 0, L_0x18a1790;  1 drivers
v0x1845ab0_0 .net "s0inv", 0 0, L_0x18a2810;  1 drivers
v0x1845b70_0 .net "s1", 0 0, L_0x18a1830;  1 drivers
v0x1845c30_0 .net "s1inv", 0 0, L_0x18a2970;  1 drivers
v0x1845cf0_0 .net "s2", 0 0, L_0x18a18d0;  1 drivers
v0x1845db0_0 .net "s2inv", 0 0, L_0x18a2a30;  1 drivers
v0x1845e70_0 .net "xorRes", 0 0, L_0x18a1db0;  1 drivers
S_0x1843f30 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1843c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a1f10/d .functor XOR 1, L_0x18a3fb0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18a1f10 .delay 1 (5,5,5) L_0x18a1f10/d;
L_0x18a1f80/d .functor XOR 1, L_0x18a3e50, L_0x18a1f10, C4<0>, C4<0>;
L_0x18a1f80 .delay 1 (5,5,5) L_0x18a1f80/d;
L_0x18a2130/d .functor XOR 1, L_0x18a1f80, L_0x18a1c20, C4<0>, C4<0>;
L_0x18a2130 .delay 1 (5,5,5) L_0x18a2130/d;
L_0x18a2330/d .functor AND 1, L_0x18a3e50, L_0x18a1f10, C4<1>, C4<1>;
L_0x18a2330 .delay 1 (5,5,5) L_0x18a2330/d;
L_0x18a25a0/d .functor AND 1, L_0x18a1f80, L_0x18a1c20, C4<1>, C4<1>;
L_0x18a25a0 .delay 1 (5,5,5) L_0x18a25a0/d;
L_0x18a2610/d .functor OR 1, L_0x18a2330, L_0x18a25a0, C4<0>, C4<0>;
L_0x18a2610 .delay 1 (5,5,5) L_0x18a2610/d;
v0x18441c0_0 .net "AandB", 0 0, L_0x18a2330;  1 drivers
v0x18442a0_0 .net "BxorSub", 0 0, L_0x18a1f10;  1 drivers
v0x1844360_0 .net "a", 0 0, L_0x18a3e50;  alias, 1 drivers
v0x1844430_0 .net "b", 0 0, L_0x18a3fb0;  alias, 1 drivers
v0x18444f0_0 .net "carryin", 0 0, L_0x18a1c20;  alias, 1 drivers
v0x1844600_0 .net "carryout", 0 0, L_0x18a2610;  alias, 1 drivers
v0x18446c0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1844760_0 .net "res", 0 0, L_0x18a2130;  alias, 1 drivers
v0x1844820_0 .net "xAorB", 0 0, L_0x18a1f80;  1 drivers
v0x1844970_0 .net "xAorBandCin", 0 0, L_0x18a25a0;  1 drivers
S_0x1846050 .scope generate, "genblk1[19]" "genblk1[19]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1846210 .param/l "i" 0 2 141, +C4<010011>;
S_0x18462d0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1846050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a3ef0/d .functor AND 1, L_0x18a6920, L_0x18a6a80, C4<1>, C4<1>;
L_0x18a3ef0 .delay 1 (5,5,5) L_0x18a3ef0/d;
L_0x18a3720/d .functor NAND 1, L_0x18a6920, L_0x18a6a80, C4<1>, C4<1>;
L_0x18a3720 .delay 1 (5,5,5) L_0x18a3720/d;
L_0x18a4550/d .functor OR 1, L_0x18a6920, L_0x18a6a80, C4<0>, C4<0>;
L_0x18a4550 .delay 1 (5,5,5) L_0x18a4550/d;
L_0x18a4740/d .functor NOR 1, L_0x18a6920, L_0x18a6a80, C4<0>, C4<0>;
L_0x18a4740 .delay 1 (5,5,5) L_0x18a4740/d;
L_0x18a4800/d .functor XOR 1, L_0x18a6920, L_0x18a6a80, C4<0>, C4<0>;
L_0x18a4800 .delay 1 (5,5,5) L_0x18a4800/d;
L_0x18a5290/d .functor NOT 1, L_0x18a4200, C4<0>, C4<0>, C4<0>;
L_0x18a5290 .delay 1 (5,5,5) L_0x18a5290/d;
L_0x18a53f0/d .functor NOT 1, L_0x18a42a0, C4<0>, C4<0>, C4<0>;
L_0x18a53f0 .delay 1 (5,5,5) L_0x18a53f0/d;
L_0x18a54b0/d .functor NOT 1, L_0x18a4340, C4<0>, C4<0>, C4<0>;
L_0x18a54b0 .delay 1 (5,5,5) L_0x18a54b0/d;
L_0x18a5660/d .functor AND 1, L_0x18a4bd0, L_0x18a5290, L_0x18a53f0, L_0x18a54b0;
L_0x18a5660 .delay 1 (5,5,5) L_0x18a5660/d;
L_0x18a5810/d .functor AND 1, L_0x18a4bd0, L_0x18a4200, L_0x18a53f0, L_0x18a54b0;
L_0x18a5810 .delay 1 (5,5,5) L_0x18a5810/d;
L_0x18a5a20/d .functor AND 1, L_0x18a4800, L_0x18a5290, L_0x18a42a0, L_0x18a54b0;
L_0x18a5a20 .delay 1 (5,5,5) L_0x18a5a20/d;
L_0x18a5c00/d .functor AND 1, L_0x18a4bd0, L_0x18a4200, L_0x18a42a0, L_0x18a54b0;
L_0x18a5c00 .delay 1 (5,5,5) L_0x18a5c00/d;
L_0x18a5dd0/d .functor AND 1, L_0x18a3ef0, L_0x18a5290, L_0x18a53f0, L_0x18a4340;
L_0x18a5dd0 .delay 1 (5,5,5) L_0x18a5dd0/d;
L_0x18a5fb0/d .functor AND 1, L_0x18a3720, L_0x18a4200, L_0x18a53f0, L_0x18a4340;
L_0x18a5fb0 .delay 1 (5,5,5) L_0x18a5fb0/d;
L_0x18a5d60/d .functor AND 1, L_0x18a4740, L_0x18a5290, L_0x18a42a0, L_0x18a4340;
L_0x18a5d60 .delay 1 (5,5,5) L_0x18a5d60/d;
L_0x18a6390/d .functor AND 1, L_0x18a4550, L_0x18a4200, L_0x18a42a0, L_0x18a4340;
L_0x18a6390 .delay 1 (5,5,5) L_0x18a6390/d;
L_0x18a6530/0/0 .functor OR 1, L_0x18a5660, L_0x18a5810, L_0x18a5a20, L_0x18a5dd0;
L_0x18a6530/0/4 .functor OR 1, L_0x18a5fb0, L_0x18a5d60, L_0x18a6390, L_0x18a5c00;
L_0x18a6530/d .functor OR 1, L_0x18a6530/0/0, L_0x18a6530/0/4, C4<0>, C4<0>;
L_0x18a6530 .delay 1 (5,5,5) L_0x18a6530/d;
v0x18471d0_0 .net "a", 0 0, L_0x18a6920;  1 drivers
v0x1847290_0 .net "addSub", 0 0, L_0x18a4bd0;  1 drivers
v0x1847360_0 .net "andRes", 0 0, L_0x18a3ef0;  1 drivers
v0x1847430_0 .net "b", 0 0, L_0x18a6a80;  1 drivers
v0x1847500_0 .net "carryIn", 0 0, L_0x18a4160;  1 drivers
v0x18475a0_0 .net "carryOut", 0 0, L_0x18a5090;  1 drivers
v0x1847670_0 .net "initialResult", 0 0, L_0x18a6530;  1 drivers
v0x1847710_0 .net "isAdd", 0 0, L_0x18a5660;  1 drivers
v0x18477b0_0 .net "isAnd", 0 0, L_0x18a5dd0;  1 drivers
v0x18478e0_0 .net "isNand", 0 0, L_0x18a5fb0;  1 drivers
v0x1847980_0 .net "isNor", 0 0, L_0x18a5d60;  1 drivers
v0x1847a20_0 .net "isOr", 0 0, L_0x18a6390;  1 drivers
v0x1847ae0_0 .net "isSLT", 0 0, L_0x18a5c00;  1 drivers
v0x1847ba0_0 .net "isSub", 0 0, L_0x18a5810;  1 drivers
v0x1847c60_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1847d00_0 .net "isXor", 0 0, L_0x18a5a20;  1 drivers
v0x1847dc0_0 .net "nandRes", 0 0, L_0x18a3720;  1 drivers
v0x1847f70_0 .net "norRes", 0 0, L_0x18a4740;  1 drivers
v0x1848010_0 .net "orRes", 0 0, L_0x18a4550;  1 drivers
v0x18480b0_0 .net "s0", 0 0, L_0x18a4200;  1 drivers
v0x1848150_0 .net "s0inv", 0 0, L_0x18a5290;  1 drivers
v0x1848210_0 .net "s1", 0 0, L_0x18a42a0;  1 drivers
v0x18482d0_0 .net "s1inv", 0 0, L_0x18a53f0;  1 drivers
v0x1848390_0 .net "s2", 0 0, L_0x18a4340;  1 drivers
v0x1848450_0 .net "s2inv", 0 0, L_0x18a54b0;  1 drivers
v0x1848510_0 .net "xorRes", 0 0, L_0x18a4800;  1 drivers
S_0x18465d0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x18462d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a4960/d .functor XOR 1, L_0x18a6a80, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18a4960 .delay 1 (5,5,5) L_0x18a4960/d;
L_0x18a4a20/d .functor XOR 1, L_0x18a6920, L_0x18a4960, C4<0>, C4<0>;
L_0x18a4a20 .delay 1 (5,5,5) L_0x18a4a20/d;
L_0x18a4bd0/d .functor XOR 1, L_0x18a4a20, L_0x18a4160, C4<0>, C4<0>;
L_0x18a4bd0 .delay 1 (5,5,5) L_0x18a4bd0/d;
L_0x18a4dd0/d .functor AND 1, L_0x18a6920, L_0x18a4960, C4<1>, C4<1>;
L_0x18a4dd0 .delay 1 (5,5,5) L_0x18a4dd0/d;
L_0x18a45c0/d .functor AND 1, L_0x18a4a20, L_0x18a4160, C4<1>, C4<1>;
L_0x18a45c0 .delay 1 (5,5,5) L_0x18a45c0/d;
L_0x18a5090/d .functor OR 1, L_0x18a4dd0, L_0x18a45c0, C4<0>, C4<0>;
L_0x18a5090 .delay 1 (5,5,5) L_0x18a5090/d;
v0x1846860_0 .net "AandB", 0 0, L_0x18a4dd0;  1 drivers
v0x1846940_0 .net "BxorSub", 0 0, L_0x18a4960;  1 drivers
v0x1846a00_0 .net "a", 0 0, L_0x18a6920;  alias, 1 drivers
v0x1846ad0_0 .net "b", 0 0, L_0x18a6a80;  alias, 1 drivers
v0x1846b90_0 .net "carryin", 0 0, L_0x18a4160;  alias, 1 drivers
v0x1846ca0_0 .net "carryout", 0 0, L_0x18a5090;  alias, 1 drivers
v0x1846d60_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1846e00_0 .net "res", 0 0, L_0x18a4bd0;  alias, 1 drivers
v0x1846ec0_0 .net "xAorB", 0 0, L_0x18a4a20;  1 drivers
v0x1847010_0 .net "xAorBandCin", 0 0, L_0x18a45c0;  1 drivers
S_0x18486f0 .scope generate, "genblk1[20]" "genblk1[20]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18488b0 .param/l "i" 0 2 141, +C4<010100>;
S_0x1848970 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x18486f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a69c0/d .functor AND 1, L_0x18a9350, L_0x18a94b0, C4<1>, C4<1>;
L_0x18a69c0 .delay 1 (5,5,5) L_0x18a69c0/d;
L_0x18a7000/d .functor NAND 1, L_0x18a9350, L_0x18a94b0, C4<1>, C4<1>;
L_0x18a7000 .delay 1 (5,5,5) L_0x18a7000/d;
L_0x18a70c0/d .functor OR 1, L_0x18a9350, L_0x18a94b0, C4<0>, C4<0>;
L_0x18a70c0 .delay 1 (5,5,5) L_0x18a70c0/d;
L_0x18a72b0/d .functor NOR 1, L_0x18a9350, L_0x18a94b0, C4<0>, C4<0>;
L_0x18a72b0 .delay 1 (5,5,5) L_0x18a72b0/d;
L_0x18a7370/d .functor XOR 1, L_0x18a9350, L_0x18a94b0, C4<0>, C4<0>;
L_0x18a7370 .delay 1 (5,5,5) L_0x18a7370/d;
L_0x18a7db0/d .functor NOT 1, L_0x18a6cd0, C4<0>, C4<0>, C4<0>;
L_0x18a7db0 .delay 1 (5,5,5) L_0x18a7db0/d;
L_0x18a7f10/d .functor NOT 1, L_0x18a6d70, C4<0>, C4<0>, C4<0>;
L_0x18a7f10 .delay 1 (5,5,5) L_0x18a7f10/d;
L_0x18a7fd0/d .functor NOT 1, L_0x18a6e10, C4<0>, C4<0>, C4<0>;
L_0x18a7fd0 .delay 1 (5,5,5) L_0x18a7fd0/d;
L_0x18a8180/d .functor AND 1, L_0x18a76f0, L_0x18a7db0, L_0x18a7f10, L_0x18a7fd0;
L_0x18a8180 .delay 1 (5,5,5) L_0x18a8180/d;
L_0x18a8330/d .functor AND 1, L_0x18a76f0, L_0x18a6cd0, L_0x18a7f10, L_0x18a7fd0;
L_0x18a8330 .delay 1 (5,5,5) L_0x18a8330/d;
L_0x18a84e0/d .functor AND 1, L_0x18a7370, L_0x18a7db0, L_0x18a6d70, L_0x18a7fd0;
L_0x18a84e0 .delay 1 (5,5,5) L_0x18a84e0/d;
L_0x18a86d0/d .functor AND 1, L_0x18a76f0, L_0x18a6cd0, L_0x18a6d70, L_0x18a7fd0;
L_0x18a86d0 .delay 1 (5,5,5) L_0x18a86d0/d;
L_0x18a8800/d .functor AND 1, L_0x18a69c0, L_0x18a7db0, L_0x18a7f10, L_0x18a6e10;
L_0x18a8800 .delay 1 (5,5,5) L_0x18a8800/d;
L_0x18a8a60/d .functor AND 1, L_0x18a7000, L_0x18a6cd0, L_0x18a7f10, L_0x18a6e10;
L_0x18a8a60 .delay 1 (5,5,5) L_0x18a8a60/d;
L_0x18a8790/d .functor AND 1, L_0x18a72b0, L_0x18a7db0, L_0x18a6d70, L_0x18a6e10;
L_0x18a8790 .delay 1 (5,5,5) L_0x18a8790/d;
L_0x18a8dc0/d .functor AND 1, L_0x18a70c0, L_0x18a6cd0, L_0x18a6d70, L_0x18a6e10;
L_0x18a8dc0 .delay 1 (5,5,5) L_0x18a8dc0/d;
L_0x18a8f60/0/0 .functor OR 1, L_0x18a8180, L_0x18a8330, L_0x18a84e0, L_0x18a8800;
L_0x18a8f60/0/4 .functor OR 1, L_0x18a8a60, L_0x18a8790, L_0x18a8dc0, L_0x18a86d0;
L_0x18a8f60/d .functor OR 1, L_0x18a8f60/0/0, L_0x18a8f60/0/4, C4<0>, C4<0>;
L_0x18a8f60 .delay 1 (5,5,5) L_0x18a8f60/d;
v0x1849870_0 .net "a", 0 0, L_0x18a9350;  1 drivers
v0x1849930_0 .net "addSub", 0 0, L_0x18a76f0;  1 drivers
v0x1849a00_0 .net "andRes", 0 0, L_0x18a69c0;  1 drivers
v0x1849ad0_0 .net "b", 0 0, L_0x18a94b0;  1 drivers
v0x1849ba0_0 .net "carryIn", 0 0, L_0x18a6c30;  1 drivers
v0x1849c40_0 .net "carryOut", 0 0, L_0x18a7bb0;  1 drivers
v0x1849d10_0 .net "initialResult", 0 0, L_0x18a8f60;  1 drivers
v0x1849db0_0 .net "isAdd", 0 0, L_0x18a8180;  1 drivers
v0x1849e50_0 .net "isAnd", 0 0, L_0x18a8800;  1 drivers
v0x1849f80_0 .net "isNand", 0 0, L_0x18a8a60;  1 drivers
v0x184a020_0 .net "isNor", 0 0, L_0x18a8790;  1 drivers
v0x184a0c0_0 .net "isOr", 0 0, L_0x18a8dc0;  1 drivers
v0x184a180_0 .net "isSLT", 0 0, L_0x18a86d0;  1 drivers
v0x184a240_0 .net "isSub", 0 0, L_0x18a8330;  1 drivers
v0x184a300_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x184a3a0_0 .net "isXor", 0 0, L_0x18a84e0;  1 drivers
v0x184a460_0 .net "nandRes", 0 0, L_0x18a7000;  1 drivers
v0x184a610_0 .net "norRes", 0 0, L_0x18a72b0;  1 drivers
v0x184a6b0_0 .net "orRes", 0 0, L_0x18a70c0;  1 drivers
v0x184a750_0 .net "s0", 0 0, L_0x18a6cd0;  1 drivers
v0x184a7f0_0 .net "s0inv", 0 0, L_0x18a7db0;  1 drivers
v0x184a8b0_0 .net "s1", 0 0, L_0x18a6d70;  1 drivers
v0x184a970_0 .net "s1inv", 0 0, L_0x18a7f10;  1 drivers
v0x184aa30_0 .net "s2", 0 0, L_0x18a6e10;  1 drivers
v0x184aaf0_0 .net "s2inv", 0 0, L_0x18a7fd0;  1 drivers
v0x184abb0_0 .net "xorRes", 0 0, L_0x18a7370;  1 drivers
S_0x1848c70 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1848970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a74d0/d .functor XOR 1, L_0x18a94b0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18a74d0 .delay 1 (5,5,5) L_0x18a74d0/d;
L_0x18a7590/d .functor XOR 1, L_0x18a9350, L_0x18a74d0, C4<0>, C4<0>;
L_0x18a7590 .delay 1 (5,5,5) L_0x18a7590/d;
L_0x18a76f0/d .functor XOR 1, L_0x18a7590, L_0x18a6c30, C4<0>, C4<0>;
L_0x18a76f0 .delay 1 (5,5,5) L_0x18a76f0/d;
L_0x18a78f0/d .functor AND 1, L_0x18a9350, L_0x18a74d0, C4<1>, C4<1>;
L_0x18a78f0 .delay 1 (5,5,5) L_0x18a78f0/d;
L_0x18a7130/d .functor AND 1, L_0x18a7590, L_0x18a6c30, C4<1>, C4<1>;
L_0x18a7130 .delay 1 (5,5,5) L_0x18a7130/d;
L_0x18a7bb0/d .functor OR 1, L_0x18a78f0, L_0x18a7130, C4<0>, C4<0>;
L_0x18a7bb0 .delay 1 (5,5,5) L_0x18a7bb0/d;
v0x1848f00_0 .net "AandB", 0 0, L_0x18a78f0;  1 drivers
v0x1848fe0_0 .net "BxorSub", 0 0, L_0x18a74d0;  1 drivers
v0x18490a0_0 .net "a", 0 0, L_0x18a9350;  alias, 1 drivers
v0x1849170_0 .net "b", 0 0, L_0x18a94b0;  alias, 1 drivers
v0x1849230_0 .net "carryin", 0 0, L_0x18a6c30;  alias, 1 drivers
v0x1849340_0 .net "carryout", 0 0, L_0x18a7bb0;  alias, 1 drivers
v0x1849400_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18494a0_0 .net "res", 0 0, L_0x18a76f0;  alias, 1 drivers
v0x1849560_0 .net "xAorB", 0 0, L_0x18a7590;  1 drivers
v0x18496b0_0 .net "xAorBandCin", 0 0, L_0x18a7130;  1 drivers
S_0x184ad90 .scope generate, "genblk1[21]" "genblk1[21]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x184af50 .param/l "i" 0 2 141, +C4<010101>;
S_0x184b010 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x184ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a93f0/d .functor AND 1, L_0x18abdb0, L_0x18abf10, C4<1>, C4<1>;
L_0x18a93f0 .delay 1 (5,5,5) L_0x18a93f0/d;
L_0x18a9a60/d .functor NAND 1, L_0x18abdb0, L_0x18abf10, C4<1>, C4<1>;
L_0x18a9a60 .delay 1 (5,5,5) L_0x18a9a60/d;
L_0x18a9ad0/d .functor OR 1, L_0x18abdb0, L_0x18abf10, C4<0>, C4<0>;
L_0x18a9ad0 .delay 1 (5,5,5) L_0x18a9ad0/d;
L_0x18a9cc0/d .functor NOR 1, L_0x18abdb0, L_0x18abf10, C4<0>, C4<0>;
L_0x18a9cc0 .delay 1 (5,5,5) L_0x18a9cc0/d;
L_0x18a9d80/d .functor XOR 1, L_0x18abdb0, L_0x18abf10, C4<0>, C4<0>;
L_0x18a9d80 .delay 1 (5,5,5) L_0x18a9d80/d;
L_0x18aa810/d .functor NOT 1, L_0x18a9700, C4<0>, C4<0>, C4<0>;
L_0x18aa810 .delay 1 (5,5,5) L_0x18aa810/d;
L_0x18aa970/d .functor NOT 1, L_0x18a97a0, C4<0>, C4<0>, C4<0>;
L_0x18aa970 .delay 1 (5,5,5) L_0x18aa970/d;
L_0x18aaa30/d .functor NOT 1, L_0x18a9840, C4<0>, C4<0>, C4<0>;
L_0x18aaa30 .delay 1 (5,5,5) L_0x18aaa30/d;
L_0x18aabe0/d .functor AND 1, L_0x18aa150, L_0x18aa810, L_0x18aa970, L_0x18aaa30;
L_0x18aabe0 .delay 1 (5,5,5) L_0x18aabe0/d;
L_0x18aad90/d .functor AND 1, L_0x18aa150, L_0x18a9700, L_0x18aa970, L_0x18aaa30;
L_0x18aad90 .delay 1 (5,5,5) L_0x18aad90/d;
L_0x18aaf40/d .functor AND 1, L_0x18a9d80, L_0x18aa810, L_0x18a97a0, L_0x18aaa30;
L_0x18aaf40 .delay 1 (5,5,5) L_0x18aaf40/d;
L_0x18ab130/d .functor AND 1, L_0x18aa150, L_0x18a9700, L_0x18a97a0, L_0x18aaa30;
L_0x18ab130 .delay 1 (5,5,5) L_0x18ab130/d;
L_0x18ab260/d .functor AND 1, L_0x18a93f0, L_0x18aa810, L_0x18aa970, L_0x18a9840;
L_0x18ab260 .delay 1 (5,5,5) L_0x18ab260/d;
L_0x18ab4c0/d .functor AND 1, L_0x18a9a60, L_0x18a9700, L_0x18aa970, L_0x18a9840;
L_0x18ab4c0 .delay 1 (5,5,5) L_0x18ab4c0/d;
L_0x18ab1f0/d .functor AND 1, L_0x18a9cc0, L_0x18aa810, L_0x18a97a0, L_0x18a9840;
L_0x18ab1f0 .delay 1 (5,5,5) L_0x18ab1f0/d;
L_0x18ab820/d .functor AND 1, L_0x18a9ad0, L_0x18a9700, L_0x18a97a0, L_0x18a9840;
L_0x18ab820 .delay 1 (5,5,5) L_0x18ab820/d;
L_0x18ab9c0/0/0 .functor OR 1, L_0x18aabe0, L_0x18aad90, L_0x18aaf40, L_0x18ab260;
L_0x18ab9c0/0/4 .functor OR 1, L_0x18ab4c0, L_0x18ab1f0, L_0x18ab820, L_0x18ab130;
L_0x18ab9c0/d .functor OR 1, L_0x18ab9c0/0/0, L_0x18ab9c0/0/4, C4<0>, C4<0>;
L_0x18ab9c0 .delay 1 (5,5,5) L_0x18ab9c0/d;
v0x184bf10_0 .net "a", 0 0, L_0x18abdb0;  1 drivers
v0x184bfd0_0 .net "addSub", 0 0, L_0x18aa150;  1 drivers
v0x184c0a0_0 .net "andRes", 0 0, L_0x18a93f0;  1 drivers
v0x184c170_0 .net "b", 0 0, L_0x18abf10;  1 drivers
v0x184c240_0 .net "carryIn", 0 0, L_0x18a9660;  1 drivers
v0x184c2e0_0 .net "carryOut", 0 0, L_0x18aa610;  1 drivers
v0x184c3b0_0 .net "initialResult", 0 0, L_0x18ab9c0;  1 drivers
v0x184c450_0 .net "isAdd", 0 0, L_0x18aabe0;  1 drivers
v0x184c4f0_0 .net "isAnd", 0 0, L_0x18ab260;  1 drivers
v0x184c620_0 .net "isNand", 0 0, L_0x18ab4c0;  1 drivers
v0x184c6c0_0 .net "isNor", 0 0, L_0x18ab1f0;  1 drivers
v0x184c760_0 .net "isOr", 0 0, L_0x18ab820;  1 drivers
v0x184c820_0 .net "isSLT", 0 0, L_0x18ab130;  1 drivers
v0x184c8e0_0 .net "isSub", 0 0, L_0x18aad90;  1 drivers
v0x184c9a0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x184ca40_0 .net "isXor", 0 0, L_0x18aaf40;  1 drivers
v0x184cb00_0 .net "nandRes", 0 0, L_0x18a9a60;  1 drivers
v0x184ccb0_0 .net "norRes", 0 0, L_0x18a9cc0;  1 drivers
v0x184cd50_0 .net "orRes", 0 0, L_0x18a9ad0;  1 drivers
v0x184cdf0_0 .net "s0", 0 0, L_0x18a9700;  1 drivers
v0x184ce90_0 .net "s0inv", 0 0, L_0x18aa810;  1 drivers
v0x184cf50_0 .net "s1", 0 0, L_0x18a97a0;  1 drivers
v0x184d010_0 .net "s1inv", 0 0, L_0x18aa970;  1 drivers
v0x184d0d0_0 .net "s2", 0 0, L_0x18a9840;  1 drivers
v0x184d190_0 .net "s2inv", 0 0, L_0x18aaa30;  1 drivers
v0x184d250_0 .net "xorRes", 0 0, L_0x18a9d80;  1 drivers
S_0x184b310 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x184b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a9ee0/d .functor XOR 1, L_0x18abf10, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18a9ee0 .delay 1 (5,5,5) L_0x18a9ee0/d;
L_0x18a9fa0/d .functor XOR 1, L_0x18abdb0, L_0x18a9ee0, C4<0>, C4<0>;
L_0x18a9fa0 .delay 1 (5,5,5) L_0x18a9fa0/d;
L_0x18aa150/d .functor XOR 1, L_0x18a9fa0, L_0x18a9660, C4<0>, C4<0>;
L_0x18aa150 .delay 1 (5,5,5) L_0x18aa150/d;
L_0x18aa350/d .functor AND 1, L_0x18abdb0, L_0x18a9ee0, C4<1>, C4<1>;
L_0x18aa350 .delay 1 (5,5,5) L_0x18aa350/d;
L_0x18a9b40/d .functor AND 1, L_0x18a9fa0, L_0x18a9660, C4<1>, C4<1>;
L_0x18a9b40 .delay 1 (5,5,5) L_0x18a9b40/d;
L_0x18aa610/d .functor OR 1, L_0x18aa350, L_0x18a9b40, C4<0>, C4<0>;
L_0x18aa610 .delay 1 (5,5,5) L_0x18aa610/d;
v0x184b5a0_0 .net "AandB", 0 0, L_0x18aa350;  1 drivers
v0x184b680_0 .net "BxorSub", 0 0, L_0x18a9ee0;  1 drivers
v0x184b740_0 .net "a", 0 0, L_0x18abdb0;  alias, 1 drivers
v0x184b810_0 .net "b", 0 0, L_0x18abf10;  alias, 1 drivers
v0x184b8d0_0 .net "carryin", 0 0, L_0x18a9660;  alias, 1 drivers
v0x184b9e0_0 .net "carryout", 0 0, L_0x18aa610;  alias, 1 drivers
v0x184baa0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x184bb40_0 .net "res", 0 0, L_0x18aa150;  alias, 1 drivers
v0x184bc00_0 .net "xAorB", 0 0, L_0x18a9fa0;  1 drivers
v0x184bd50_0 .net "xAorBandCin", 0 0, L_0x18a9b40;  1 drivers
S_0x184d430 .scope generate, "genblk1[22]" "genblk1[22]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x184d5f0 .param/l "i" 0 2 141, +C4<010110>;
S_0x184d6b0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x184d430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18abe50/d .functor AND 1, L_0x18aecd0, L_0x18aee30, C4<1>, C4<1>;
L_0x18abe50 .delay 1 (5,5,5) L_0x18abe50/d;
L_0x18a61a0/d .functor NAND 1, L_0x18aecd0, L_0x18aee30, C4<1>, C4<1>;
L_0x18a61a0 .delay 1 (5,5,5) L_0x18a61a0/d;
L_0x18a99d0/d .functor OR 1, L_0x18aecd0, L_0x18aee30, C4<0>, C4<0>;
L_0x18a99d0 .delay 1 (5,5,5) L_0x18a99d0/d;
L_0x18ac150/d .functor NOR 1, L_0x18aecd0, L_0x18aee30, C4<0>, C4<0>;
L_0x18ac150 .delay 1 (5,5,5) L_0x18ac150/d;
L_0x18ac460/d .functor XOR 1, L_0x18aecd0, L_0x18aee30, C4<0>, C4<0>;
L_0x18ac460 .delay 1 (5,5,5) L_0x18ac460/d;
L_0x18ad640/d .functor NOT 1, L_0x18acd80, C4<0>, C4<0>, C4<0>;
L_0x18ad640 .delay 1 (5,5,5) L_0x18ad640/d;
L_0x18ad7a0/d .functor NOT 1, L_0x18ace20, C4<0>, C4<0>, C4<0>;
L_0x18ad7a0 .delay 1 (5,5,5) L_0x18ad7a0/d;
L_0x18ad860/d .functor NOT 1, L_0x18acec0, C4<0>, C4<0>, C4<0>;
L_0x18ad860 .delay 1 (5,5,5) L_0x18ad860/d;
L_0x18ada10/d .functor AND 1, L_0x188ef10, L_0x18ad640, L_0x18ad7a0, L_0x18ad860;
L_0x18ada10 .delay 1 (5,5,5) L_0x18ada10/d;
L_0x18adbc0/d .functor AND 1, L_0x188ef10, L_0x18acd80, L_0x18ad7a0, L_0x18ad860;
L_0x18adbc0 .delay 1 (5,5,5) L_0x18adbc0/d;
L_0x18addd0/d .functor AND 1, L_0x18ac460, L_0x18ad640, L_0x18ace20, L_0x18ad860;
L_0x18addd0 .delay 1 (5,5,5) L_0x18addd0/d;
L_0x18adfb0/d .functor AND 1, L_0x188ef10, L_0x18acd80, L_0x18ace20, L_0x18ad860;
L_0x18adfb0 .delay 1 (5,5,5) L_0x18adfb0/d;
L_0x18ae180/d .functor AND 1, L_0x18abe50, L_0x18ad640, L_0x18ad7a0, L_0x18acec0;
L_0x18ae180 .delay 1 (5,5,5) L_0x18ae180/d;
L_0x18ae360/d .functor AND 1, L_0x18a61a0, L_0x18acd80, L_0x18ad7a0, L_0x18acec0;
L_0x18ae360 .delay 1 (5,5,5) L_0x18ae360/d;
L_0x18ae110/d .functor AND 1, L_0x18ac150, L_0x18ad640, L_0x18ace20, L_0x18acec0;
L_0x18ae110 .delay 1 (5,5,5) L_0x18ae110/d;
L_0x18ae740/d .functor AND 1, L_0x18a99d0, L_0x18acd80, L_0x18ace20, L_0x18acec0;
L_0x18ae740 .delay 1 (5,5,5) L_0x18ae740/d;
L_0x18ae8e0/0/0 .functor OR 1, L_0x18ada10, L_0x18adbc0, L_0x18addd0, L_0x18ae180;
L_0x18ae8e0/0/4 .functor OR 1, L_0x18ae360, L_0x18ae110, L_0x18ae740, L_0x18adfb0;
L_0x18ae8e0/d .functor OR 1, L_0x18ae8e0/0/0, L_0x18ae8e0/0/4, C4<0>, C4<0>;
L_0x18ae8e0 .delay 1 (5,5,5) L_0x18ae8e0/d;
v0x184e5b0_0 .net "a", 0 0, L_0x18aecd0;  1 drivers
v0x184e670_0 .net "addSub", 0 0, L_0x188ef10;  1 drivers
v0x184e740_0 .net "andRes", 0 0, L_0x18abe50;  1 drivers
v0x184e810_0 .net "b", 0 0, L_0x18aee30;  1 drivers
v0x184e8e0_0 .net "carryIn", 0 0, L_0x18acce0;  1 drivers
v0x184e980_0 .net "carryOut", 0 0, L_0x18ad440;  1 drivers
v0x184ea50_0 .net "initialResult", 0 0, L_0x18ae8e0;  1 drivers
v0x184eaf0_0 .net "isAdd", 0 0, L_0x18ada10;  1 drivers
v0x184eb90_0 .net "isAnd", 0 0, L_0x18ae180;  1 drivers
v0x184ecc0_0 .net "isNand", 0 0, L_0x18ae360;  1 drivers
v0x184ed60_0 .net "isNor", 0 0, L_0x18ae110;  1 drivers
v0x184ee00_0 .net "isOr", 0 0, L_0x18ae740;  1 drivers
v0x184eec0_0 .net "isSLT", 0 0, L_0x18adfb0;  1 drivers
v0x184ef80_0 .net "isSub", 0 0, L_0x18adbc0;  1 drivers
v0x184f040_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x184f0e0_0 .net "isXor", 0 0, L_0x18addd0;  1 drivers
v0x184f1a0_0 .net "nandRes", 0 0, L_0x18a61a0;  1 drivers
v0x184f350_0 .net "norRes", 0 0, L_0x18ac150;  1 drivers
v0x184f3f0_0 .net "orRes", 0 0, L_0x18a99d0;  1 drivers
v0x184f490_0 .net "s0", 0 0, L_0x18acd80;  1 drivers
v0x184f530_0 .net "s0inv", 0 0, L_0x18ad640;  1 drivers
v0x184f5f0_0 .net "s1", 0 0, L_0x18ace20;  1 drivers
v0x184f6b0_0 .net "s1inv", 0 0, L_0x18ad7a0;  1 drivers
v0x184f770_0 .net "s2", 0 0, L_0x18acec0;  1 drivers
v0x184f830_0 .net "s2inv", 0 0, L_0x18ad860;  1 drivers
v0x184f8f0_0 .net "xorRes", 0 0, L_0x18ac460;  1 drivers
S_0x184d9b0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x184d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18ac350/d .functor XOR 1, L_0x18aee30, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18ac350 .delay 1 (5,5,5) L_0x18ac350/d;
L_0x188ebb0/d .functor XOR 1, L_0x18aecd0, L_0x18ac350, C4<0>, C4<0>;
L_0x188ebb0 .delay 1 (5,5,5) L_0x188ebb0/d;
L_0x188ef10/d .functor XOR 1, L_0x188ebb0, L_0x18acce0, C4<0>, C4<0>;
L_0x188ef10 .delay 1 (5,5,5) L_0x188ef10/d;
L_0x18ad160/d .functor AND 1, L_0x18aecd0, L_0x18ac350, C4<1>, C4<1>;
L_0x18ad160 .delay 1 (5,5,5) L_0x18ad160/d;
L_0x18ad3d0/d .functor AND 1, L_0x188ebb0, L_0x18acce0, C4<1>, C4<1>;
L_0x18ad3d0 .delay 1 (5,5,5) L_0x18ad3d0/d;
L_0x18ad440/d .functor OR 1, L_0x18ad160, L_0x18ad3d0, C4<0>, C4<0>;
L_0x18ad440 .delay 1 (5,5,5) L_0x18ad440/d;
v0x184dc40_0 .net "AandB", 0 0, L_0x18ad160;  1 drivers
v0x184dd20_0 .net "BxorSub", 0 0, L_0x18ac350;  1 drivers
v0x184dde0_0 .net "a", 0 0, L_0x18aecd0;  alias, 1 drivers
v0x184deb0_0 .net "b", 0 0, L_0x18aee30;  alias, 1 drivers
v0x184df70_0 .net "carryin", 0 0, L_0x18acce0;  alias, 1 drivers
v0x184e080_0 .net "carryout", 0 0, L_0x18ad440;  alias, 1 drivers
v0x184e140_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x184e1e0_0 .net "res", 0 0, L_0x188ef10;  alias, 1 drivers
v0x184e2a0_0 .net "xAorB", 0 0, L_0x188ebb0;  1 drivers
v0x184e3f0_0 .net "xAorBandCin", 0 0, L_0x18ad3d0;  1 drivers
S_0x184fad0 .scope generate, "genblk1[23]" "genblk1[23]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x184fc90 .param/l "i" 0 2 141, +C4<010111>;
S_0x184fd50 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x184fad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18aed70/d .functor AND 1, L_0x18b1760, L_0x18b18c0, C4<1>, C4<1>;
L_0x18aed70 .delay 1 (5,5,5) L_0x18aed70/d;
L_0x18ad000/d .functor NAND 1, L_0x18b1760, L_0x18b18c0, C4<1>, C4<1>;
L_0x18ad000 .delay 1 (5,5,5) L_0x18ad000/d;
L_0x18ae550/d .functor OR 1, L_0x18b1760, L_0x18b18c0, C4<0>, C4<0>;
L_0x18ae550 .delay 1 (5,5,5) L_0x18ae550/d;
L_0x18af560/d .functor NOR 1, L_0x18b1760, L_0x18b18c0, C4<0>, C4<0>;
L_0x18af560 .delay 1 (5,5,5) L_0x18af560/d;
L_0x18af620/d .functor XOR 1, L_0x18b1760, L_0x18b18c0, C4<0>, C4<0>;
L_0x18af620 .delay 1 (5,5,5) L_0x18af620/d;
L_0x18b00d0/d .functor NOT 1, L_0x18af070, C4<0>, C4<0>, C4<0>;
L_0x18b00d0 .delay 1 (5,5,5) L_0x18b00d0/d;
L_0x18b0230/d .functor NOT 1, L_0x18af110, C4<0>, C4<0>, C4<0>;
L_0x18b0230 .delay 1 (5,5,5) L_0x18b0230/d;
L_0x18b02f0/d .functor NOT 1, L_0x18af1b0, C4<0>, C4<0>, C4<0>;
L_0x18b02f0 .delay 1 (5,5,5) L_0x18b02f0/d;
L_0x18b04a0/d .functor AND 1, L_0x18af9f0, L_0x18b00d0, L_0x18b0230, L_0x18b02f0;
L_0x18b04a0 .delay 1 (5,5,5) L_0x18b04a0/d;
L_0x18b0650/d .functor AND 1, L_0x18af9f0, L_0x18af070, L_0x18b0230, L_0x18b02f0;
L_0x18b0650 .delay 1 (5,5,5) L_0x18b0650/d;
L_0x18b0860/d .functor AND 1, L_0x18af620, L_0x18b00d0, L_0x18af110, L_0x18b02f0;
L_0x18b0860 .delay 1 (5,5,5) L_0x18b0860/d;
L_0x18b0a40/d .functor AND 1, L_0x18af9f0, L_0x18af070, L_0x18af110, L_0x18b02f0;
L_0x18b0a40 .delay 1 (5,5,5) L_0x18b0a40/d;
L_0x18b0c10/d .functor AND 1, L_0x18aed70, L_0x18b00d0, L_0x18b0230, L_0x18af1b0;
L_0x18b0c10 .delay 1 (5,5,5) L_0x18b0c10/d;
L_0x18b0df0/d .functor AND 1, L_0x18ad000, L_0x18af070, L_0x18b0230, L_0x18af1b0;
L_0x18b0df0 .delay 1 (5,5,5) L_0x18b0df0/d;
L_0x18b0ba0/d .functor AND 1, L_0x18af560, L_0x18b00d0, L_0x18af110, L_0x18af1b0;
L_0x18b0ba0 .delay 1 (5,5,5) L_0x18b0ba0/d;
L_0x18b11d0/d .functor AND 1, L_0x18ae550, L_0x18af070, L_0x18af110, L_0x18af1b0;
L_0x18b11d0 .delay 1 (5,5,5) L_0x18b11d0/d;
L_0x18b1370/0/0 .functor OR 1, L_0x18b04a0, L_0x18b0650, L_0x18b0860, L_0x18b0c10;
L_0x18b1370/0/4 .functor OR 1, L_0x18b0df0, L_0x18b0ba0, L_0x18b11d0, L_0x18b0a40;
L_0x18b1370/d .functor OR 1, L_0x18b1370/0/0, L_0x18b1370/0/4, C4<0>, C4<0>;
L_0x18b1370 .delay 1 (5,5,5) L_0x18b1370/d;
v0x1850c50_0 .net "a", 0 0, L_0x18b1760;  1 drivers
v0x1850d10_0 .net "addSub", 0 0, L_0x18af9f0;  1 drivers
v0x1850de0_0 .net "andRes", 0 0, L_0x18aed70;  1 drivers
v0x1850eb0_0 .net "b", 0 0, L_0x18b18c0;  1 drivers
v0x1850f80_0 .net "carryIn", 0 0, L_0x18af490;  1 drivers
v0x1851020_0 .net "carryOut", 0 0, L_0x18afed0;  1 drivers
v0x18510f0_0 .net "initialResult", 0 0, L_0x18b1370;  1 drivers
v0x1851190_0 .net "isAdd", 0 0, L_0x18b04a0;  1 drivers
v0x1851230_0 .net "isAnd", 0 0, L_0x18b0c10;  1 drivers
v0x1851360_0 .net "isNand", 0 0, L_0x18b0df0;  1 drivers
v0x1851400_0 .net "isNor", 0 0, L_0x18b0ba0;  1 drivers
v0x18514a0_0 .net "isOr", 0 0, L_0x18b11d0;  1 drivers
v0x1851560_0 .net "isSLT", 0 0, L_0x18b0a40;  1 drivers
v0x1851620_0 .net "isSub", 0 0, L_0x18b0650;  1 drivers
v0x18516e0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1851780_0 .net "isXor", 0 0, L_0x18b0860;  1 drivers
v0x1851840_0 .net "nandRes", 0 0, L_0x18ad000;  1 drivers
v0x18519f0_0 .net "norRes", 0 0, L_0x18af560;  1 drivers
v0x1851a90_0 .net "orRes", 0 0, L_0x18ae550;  1 drivers
v0x1851b30_0 .net "s0", 0 0, L_0x18af070;  1 drivers
v0x1851bd0_0 .net "s0inv", 0 0, L_0x18b00d0;  1 drivers
v0x1851c90_0 .net "s1", 0 0, L_0x18af110;  1 drivers
v0x1851d50_0 .net "s1inv", 0 0, L_0x18b0230;  1 drivers
v0x1851e10_0 .net "s2", 0 0, L_0x18af1b0;  1 drivers
v0x1851ed0_0 .net "s2inv", 0 0, L_0x18b02f0;  1 drivers
v0x1851f90_0 .net "xorRes", 0 0, L_0x18af620;  1 drivers
S_0x1850050 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x184fd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18af780/d .functor XOR 1, L_0x18b18c0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18af780 .delay 1 (5,5,5) L_0x18af780/d;
L_0x18af840/d .functor XOR 1, L_0x18b1760, L_0x18af780, C4<0>, C4<0>;
L_0x18af840 .delay 1 (5,5,5) L_0x18af840/d;
L_0x18af9f0/d .functor XOR 1, L_0x18af840, L_0x18af490, C4<0>, C4<0>;
L_0x18af9f0 .delay 1 (5,5,5) L_0x18af9f0/d;
L_0x18afbf0/d .functor AND 1, L_0x18b1760, L_0x18af780, C4<1>, C4<1>;
L_0x18afbf0 .delay 1 (5,5,5) L_0x18afbf0/d;
L_0x18afe60/d .functor AND 1, L_0x18af840, L_0x18af490, C4<1>, C4<1>;
L_0x18afe60 .delay 1 (5,5,5) L_0x18afe60/d;
L_0x18afed0/d .functor OR 1, L_0x18afbf0, L_0x18afe60, C4<0>, C4<0>;
L_0x18afed0 .delay 1 (5,5,5) L_0x18afed0/d;
v0x18502e0_0 .net "AandB", 0 0, L_0x18afbf0;  1 drivers
v0x18503c0_0 .net "BxorSub", 0 0, L_0x18af780;  1 drivers
v0x1850480_0 .net "a", 0 0, L_0x18b1760;  alias, 1 drivers
v0x1850550_0 .net "b", 0 0, L_0x18b18c0;  alias, 1 drivers
v0x1850610_0 .net "carryin", 0 0, L_0x18af490;  alias, 1 drivers
v0x1850720_0 .net "carryout", 0 0, L_0x18afed0;  alias, 1 drivers
v0x18507e0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1850880_0 .net "res", 0 0, L_0x18af9f0;  alias, 1 drivers
v0x1850940_0 .net "xAorB", 0 0, L_0x18af840;  1 drivers
v0x1850a90_0 .net "xAorBandCin", 0 0, L_0x18afe60;  1 drivers
S_0x1852170 .scope generate, "genblk1[24]" "genblk1[24]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1852330 .param/l "i" 0 2 141, +C4<011000>;
S_0x18523f0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1852170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b1800/d .functor AND 1, L_0x18b4220, L_0x18b4380, C4<1>, C4<1>;
L_0x18b1800 .delay 1 (5,5,5) L_0x18b1800/d;
L_0x18b0fe0/d .functor NAND 1, L_0x18b4220, L_0x18b4380, C4<1>, C4<1>;
L_0x18b0fe0 .delay 1 (5,5,5) L_0x18b0fe0/d;
L_0x18af390/d .functor OR 1, L_0x18b4220, L_0x18b4380, C4<0>, C4<0>;
L_0x18af390 .delay 1 (5,5,5) L_0x18af390/d;
L_0x18b2020/d .functor NOR 1, L_0x18b4220, L_0x18b4380, C4<0>, C4<0>;
L_0x18b2020 .delay 1 (5,5,5) L_0x18b2020/d;
L_0x18b20e0/d .functor XOR 1, L_0x18b4220, L_0x18b4380, C4<0>, C4<0>;
L_0x18b20e0 .delay 1 (5,5,5) L_0x18b20e0/d;
L_0x18b2b90/d .functor NOT 1, L_0x18b1b00, C4<0>, C4<0>, C4<0>;
L_0x18b2b90 .delay 1 (5,5,5) L_0x18b2b90/d;
L_0x18b2cf0/d .functor NOT 1, L_0x18b1ba0, C4<0>, C4<0>, C4<0>;
L_0x18b2cf0 .delay 1 (5,5,5) L_0x18b2cf0/d;
L_0x18b2db0/d .functor NOT 1, L_0x18b1c40, C4<0>, C4<0>, C4<0>;
L_0x18b2db0 .delay 1 (5,5,5) L_0x18b2db0/d;
L_0x18b2f60/d .functor AND 1, L_0x18b24b0, L_0x18b2b90, L_0x18b2cf0, L_0x18b2db0;
L_0x18b2f60 .delay 1 (5,5,5) L_0x18b2f60/d;
L_0x18b3110/d .functor AND 1, L_0x18b24b0, L_0x18b1b00, L_0x18b2cf0, L_0x18b2db0;
L_0x18b3110 .delay 1 (5,5,5) L_0x18b3110/d;
L_0x18b3320/d .functor AND 1, L_0x18b20e0, L_0x18b2b90, L_0x18b1ba0, L_0x18b2db0;
L_0x18b3320 .delay 1 (5,5,5) L_0x18b3320/d;
L_0x18b3500/d .functor AND 1, L_0x18b24b0, L_0x18b1b00, L_0x18b1ba0, L_0x18b2db0;
L_0x18b3500 .delay 1 (5,5,5) L_0x18b3500/d;
L_0x18b36d0/d .functor AND 1, L_0x18b1800, L_0x18b2b90, L_0x18b2cf0, L_0x18b1c40;
L_0x18b36d0 .delay 1 (5,5,5) L_0x18b36d0/d;
L_0x18b38b0/d .functor AND 1, L_0x18b0fe0, L_0x18b1b00, L_0x18b2cf0, L_0x18b1c40;
L_0x18b38b0 .delay 1 (5,5,5) L_0x18b38b0/d;
L_0x18b3660/d .functor AND 1, L_0x18b2020, L_0x18b2b90, L_0x18b1ba0, L_0x18b1c40;
L_0x18b3660 .delay 1 (5,5,5) L_0x18b3660/d;
L_0x18b3c90/d .functor AND 1, L_0x18af390, L_0x18b1b00, L_0x18b1ba0, L_0x18b1c40;
L_0x18b3c90 .delay 1 (5,5,5) L_0x18b3c90/d;
L_0x18b3e30/0/0 .functor OR 1, L_0x18b2f60, L_0x18b3110, L_0x18b3320, L_0x18b36d0;
L_0x18b3e30/0/4 .functor OR 1, L_0x18b38b0, L_0x18b3660, L_0x18b3c90, L_0x18b3500;
L_0x18b3e30/d .functor OR 1, L_0x18b3e30/0/0, L_0x18b3e30/0/4, C4<0>, C4<0>;
L_0x18b3e30 .delay 1 (5,5,5) L_0x18b3e30/d;
v0x18532d0_0 .net "a", 0 0, L_0x18b4220;  1 drivers
v0x18533c0_0 .net "addSub", 0 0, L_0x18b24b0;  1 drivers
v0x1853490_0 .net "andRes", 0 0, L_0x18b1800;  1 drivers
v0x1853560_0 .net "b", 0 0, L_0x18b4380;  1 drivers
v0x1853630_0 .net "carryIn", 0 0, L_0x18b1f50;  1 drivers
v0x18536d0_0 .net "carryOut", 0 0, L_0x18b2990;  1 drivers
v0x18537a0_0 .net "initialResult", 0 0, L_0x18b3e30;  1 drivers
v0x1853840_0 .net "isAdd", 0 0, L_0x18b2f60;  1 drivers
v0x18538e0_0 .net "isAnd", 0 0, L_0x18b36d0;  1 drivers
v0x1853a10_0 .net "isNand", 0 0, L_0x18b38b0;  1 drivers
v0x1853ab0_0 .net "isNor", 0 0, L_0x18b3660;  1 drivers
v0x1853b50_0 .net "isOr", 0 0, L_0x18b3c90;  1 drivers
v0x1853c10_0 .net "isSLT", 0 0, L_0x18b3500;  1 drivers
v0x1853cd0_0 .net "isSub", 0 0, L_0x18b3110;  1 drivers
v0x1853d90_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1853e30_0 .net "isXor", 0 0, L_0x18b3320;  1 drivers
v0x1853ef0_0 .net "nandRes", 0 0, L_0x18b0fe0;  1 drivers
v0x18540a0_0 .net "norRes", 0 0, L_0x18b2020;  1 drivers
v0x1854140_0 .net "orRes", 0 0, L_0x18af390;  1 drivers
v0x18541e0_0 .net "s0", 0 0, L_0x18b1b00;  1 drivers
v0x1854280_0 .net "s0inv", 0 0, L_0x18b2b90;  1 drivers
v0x1854340_0 .net "s1", 0 0, L_0x18b1ba0;  1 drivers
v0x1854400_0 .net "s1inv", 0 0, L_0x18b2cf0;  1 drivers
v0x18544c0_0 .net "s2", 0 0, L_0x18b1c40;  1 drivers
v0x1854580_0 .net "s2inv", 0 0, L_0x18b2db0;  1 drivers
v0x1854640_0 .net "xorRes", 0 0, L_0x18b20e0;  1 drivers
S_0x18526f0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x18523f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b2240/d .functor XOR 1, L_0x18b4380, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18b2240 .delay 1 (5,5,5) L_0x18b2240/d;
L_0x18b2300/d .functor XOR 1, L_0x18b4220, L_0x18b2240, C4<0>, C4<0>;
L_0x18b2300 .delay 1 (5,5,5) L_0x18b2300/d;
L_0x18b24b0/d .functor XOR 1, L_0x18b2300, L_0x18b1f50, C4<0>, C4<0>;
L_0x18b24b0 .delay 1 (5,5,5) L_0x18b24b0/d;
L_0x18b26b0/d .functor AND 1, L_0x18b4220, L_0x18b2240, C4<1>, C4<1>;
L_0x18b26b0 .delay 1 (5,5,5) L_0x18b26b0/d;
L_0x18b2920/d .functor AND 1, L_0x18b2300, L_0x18b1f50, C4<1>, C4<1>;
L_0x18b2920 .delay 1 (5,5,5) L_0x18b2920/d;
L_0x18b2990/d .functor OR 1, L_0x18b26b0, L_0x18b2920, C4<0>, C4<0>;
L_0x18b2990 .delay 1 (5,5,5) L_0x18b2990/d;
v0x1852980_0 .net "AandB", 0 0, L_0x18b26b0;  1 drivers
v0x1852a60_0 .net "BxorSub", 0 0, L_0x18b2240;  1 drivers
v0x1852b20_0 .net "a", 0 0, L_0x18b4220;  alias, 1 drivers
v0x1852bf0_0 .net "b", 0 0, L_0x18b4380;  alias, 1 drivers
v0x1852cb0_0 .net "carryin", 0 0, L_0x18b1f50;  alias, 1 drivers
v0x1852dc0_0 .net "carryout", 0 0, L_0x18b2990;  alias, 1 drivers
v0x1852e80_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1852f20_0 .net "res", 0 0, L_0x18b24b0;  alias, 1 drivers
v0x1852fe0_0 .net "xAorB", 0 0, L_0x18b2300;  1 drivers
v0x1853110_0 .net "xAorBandCin", 0 0, L_0x18b2920;  1 drivers
S_0x1854820 .scope generate, "genblk1[25]" "genblk1[25]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18549e0 .param/l "i" 0 2 141, +C4<011001>;
S_0x1854aa0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1854820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b42c0/d .functor AND 1, L_0x18b6bc0, L_0x18b6d20, C4<1>, C4<1>;
L_0x18b42c0 .delay 1 (5,5,5) L_0x18b42c0/d;
L_0x18b3aa0/d .functor NAND 1, L_0x18b6bc0, L_0x18b6d20, C4<1>, C4<1>;
L_0x18b3aa0 .delay 1 (5,5,5) L_0x18b3aa0/d;
L_0x18b1dd0/d .functor OR 1, L_0x18b6bc0, L_0x18b6d20, C4<0>, C4<0>;
L_0x18b1dd0 .delay 1 (5,5,5) L_0x18b1dd0/d;
L_0x18b4ad0/d .functor NOR 1, L_0x18b6bc0, L_0x18b6d20, C4<0>, C4<0>;
L_0x18b4ad0 .delay 1 (5,5,5) L_0x18b4ad0/d;
L_0x18b4b90/d .functor XOR 1, L_0x18b6bc0, L_0x18b6d20, C4<0>, C4<0>;
L_0x18b4b90 .delay 1 (5,5,5) L_0x18b4b90/d;
L_0x18b5580/d .functor NOT 1, L_0x18b45d0, C4<0>, C4<0>, C4<0>;
L_0x18b5580 .delay 1 (5,5,5) L_0x18b5580/d;
L_0x18b56e0/d .functor NOT 1, L_0x18b4670, C4<0>, C4<0>, C4<0>;
L_0x18b56e0 .delay 1 (5,5,5) L_0x18b56e0/d;
L_0x18b57a0/d .functor NOT 1, L_0x18b4710, C4<0>, C4<0>, C4<0>;
L_0x18b57a0 .delay 1 (5,5,5) L_0x18b57a0/d;
L_0x18b5950/d .functor AND 1, L_0x18b4f10, L_0x18b5580, L_0x18b56e0, L_0x18b57a0;
L_0x18b5950 .delay 1 (5,5,5) L_0x18b5950/d;
L_0x18b5b00/d .functor AND 1, L_0x18b4f10, L_0x18b45d0, L_0x18b56e0, L_0x18b57a0;
L_0x18b5b00 .delay 1 (5,5,5) L_0x18b5b00/d;
L_0x18b5d10/d .functor AND 1, L_0x18b4b90, L_0x18b5580, L_0x18b4670, L_0x18b57a0;
L_0x18b5d10 .delay 1 (5,5,5) L_0x18b5d10/d;
L_0x18b5ef0/d .functor AND 1, L_0x18b4f10, L_0x18b45d0, L_0x18b4670, L_0x18b57a0;
L_0x18b5ef0 .delay 1 (5,5,5) L_0x18b5ef0/d;
L_0x18b60c0/d .functor AND 1, L_0x18b42c0, L_0x18b5580, L_0x18b56e0, L_0x18b4710;
L_0x18b60c0 .delay 1 (5,5,5) L_0x18b60c0/d;
L_0x18b62a0/d .functor AND 1, L_0x18b3aa0, L_0x18b45d0, L_0x18b56e0, L_0x18b4710;
L_0x18b62a0 .delay 1 (5,5,5) L_0x18b62a0/d;
L_0x18b6050/d .functor AND 1, L_0x18b4ad0, L_0x18b5580, L_0x18b4670, L_0x18b4710;
L_0x18b6050 .delay 1 (5,5,5) L_0x18b6050/d;
L_0x18b6630/d .functor AND 1, L_0x18b1dd0, L_0x18b45d0, L_0x18b4670, L_0x18b4710;
L_0x18b6630 .delay 1 (5,5,5) L_0x18b6630/d;
L_0x18b67d0/0/0 .functor OR 1, L_0x18b5950, L_0x18b5b00, L_0x18b5d10, L_0x18b60c0;
L_0x18b67d0/0/4 .functor OR 1, L_0x18b62a0, L_0x18b6050, L_0x18b6630, L_0x18b5ef0;
L_0x18b67d0/d .functor OR 1, L_0x18b67d0/0/0, L_0x18b67d0/0/4, C4<0>, C4<0>;
L_0x18b67d0 .delay 1 (5,5,5) L_0x18b67d0/d;
v0x18559a0_0 .net "a", 0 0, L_0x18b6bc0;  1 drivers
v0x1855a60_0 .net "addSub", 0 0, L_0x18b4f10;  1 drivers
v0x1855b30_0 .net "andRes", 0 0, L_0x18b42c0;  1 drivers
v0x1855c00_0 .net "b", 0 0, L_0x18b6d20;  1 drivers
v0x1855cd0_0 .net "carryIn", 0 0, L_0x18b4530;  1 drivers
v0x1855d70_0 .net "carryOut", 0 0, L_0x18b5380;  1 drivers
v0x1855e40_0 .net "initialResult", 0 0, L_0x18b67d0;  1 drivers
v0x1855ee0_0 .net "isAdd", 0 0, L_0x18b5950;  1 drivers
v0x1855f80_0 .net "isAnd", 0 0, L_0x18b60c0;  1 drivers
v0x18560b0_0 .net "isNand", 0 0, L_0x18b62a0;  1 drivers
v0x1856150_0 .net "isNor", 0 0, L_0x18b6050;  1 drivers
v0x18561f0_0 .net "isOr", 0 0, L_0x18b6630;  1 drivers
v0x18562b0_0 .net "isSLT", 0 0, L_0x18b5ef0;  1 drivers
v0x1856370_0 .net "isSub", 0 0, L_0x18b5b00;  1 drivers
v0x1856430_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18564d0_0 .net "isXor", 0 0, L_0x18b5d10;  1 drivers
v0x1856590_0 .net "nandRes", 0 0, L_0x18b3aa0;  1 drivers
v0x1856740_0 .net "norRes", 0 0, L_0x18b4ad0;  1 drivers
v0x18567e0_0 .net "orRes", 0 0, L_0x18b1dd0;  1 drivers
v0x1856880_0 .net "s0", 0 0, L_0x18b45d0;  1 drivers
v0x1856920_0 .net "s0inv", 0 0, L_0x18b5580;  1 drivers
v0x18569e0_0 .net "s1", 0 0, L_0x18b4670;  1 drivers
v0x1856aa0_0 .net "s1inv", 0 0, L_0x18b56e0;  1 drivers
v0x1856b60_0 .net "s2", 0 0, L_0x18b4710;  1 drivers
v0x1856c20_0 .net "s2inv", 0 0, L_0x18b57a0;  1 drivers
v0x1856ce0_0 .net "xorRes", 0 0, L_0x18b4b90;  1 drivers
S_0x1854da0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1854aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b4cf0/d .functor XOR 1, L_0x18b6d20, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18b4cf0 .delay 1 (5,5,5) L_0x18b4cf0/d;
L_0x18b4db0/d .functor XOR 1, L_0x18b6bc0, L_0x18b4cf0, C4<0>, C4<0>;
L_0x18b4db0 .delay 1 (5,5,5) L_0x18b4db0/d;
L_0x18b4f10/d .functor XOR 1, L_0x18b4db0, L_0x18b4530, C4<0>, C4<0>;
L_0x18b4f10 .delay 1 (5,5,5) L_0x18b4f10/d;
L_0x18b5110/d .functor AND 1, L_0x18b6bc0, L_0x18b4cf0, C4<1>, C4<1>;
L_0x18b5110 .delay 1 (5,5,5) L_0x18b5110/d;
L_0x18b1e40/d .functor AND 1, L_0x18b4db0, L_0x18b4530, C4<1>, C4<1>;
L_0x18b1e40 .delay 1 (5,5,5) L_0x18b1e40/d;
L_0x18b5380/d .functor OR 1, L_0x18b5110, L_0x18b1e40, C4<0>, C4<0>;
L_0x18b5380 .delay 1 (5,5,5) L_0x18b5380/d;
v0x1855030_0 .net "AandB", 0 0, L_0x18b5110;  1 drivers
v0x1855110_0 .net "BxorSub", 0 0, L_0x18b4cf0;  1 drivers
v0x18551d0_0 .net "a", 0 0, L_0x18b6bc0;  alias, 1 drivers
v0x18552a0_0 .net "b", 0 0, L_0x18b6d20;  alias, 1 drivers
v0x1855360_0 .net "carryin", 0 0, L_0x18b4530;  alias, 1 drivers
v0x1855470_0 .net "carryout", 0 0, L_0x18b5380;  alias, 1 drivers
v0x1855530_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18555d0_0 .net "res", 0 0, L_0x18b4f10;  alias, 1 drivers
v0x1855690_0 .net "xAorB", 0 0, L_0x18b4db0;  1 drivers
v0x18557e0_0 .net "xAorBandCin", 0 0, L_0x18b1e40;  1 drivers
S_0x1856ec0 .scope generate, "genblk1[26]" "genblk1[26]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1857080 .param/l "i" 0 2 141, +C4<011010>;
S_0x1857140 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1856ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b6c60/d .functor AND 1, L_0x18b9640, L_0x18b97a0, C4<1>, C4<1>;
L_0x18b6c60 .delay 1 (5,5,5) L_0x18b6c60/d;
L_0x18b6490/d .functor NAND 1, L_0x18b9640, L_0x18b97a0, C4<1>, C4<1>;
L_0x18b6490 .delay 1 (5,5,5) L_0x18b6490/d;
L_0x18b48f0/d .functor OR 1, L_0x18b9640, L_0x18b97a0, C4<0>, C4<0>;
L_0x18b48f0 .delay 1 (5,5,5) L_0x18b48f0/d;
L_0x18b74e0/d .functor NOR 1, L_0x18b9640, L_0x18b97a0, C4<0>, C4<0>;
L_0x18b74e0 .delay 1 (5,5,5) L_0x18b74e0/d;
L_0x18b75a0/d .functor XOR 1, L_0x18b9640, L_0x18b97a0, C4<0>, C4<0>;
L_0x18b75a0 .delay 1 (5,5,5) L_0x18b75a0/d;
L_0x18b8000/d .functor NOT 1, L_0x18b6f60, C4<0>, C4<0>, C4<0>;
L_0x18b8000 .delay 1 (5,5,5) L_0x18b8000/d;
L_0x18b8160/d .functor NOT 1, L_0x18b7000, C4<0>, C4<0>, C4<0>;
L_0x18b8160 .delay 1 (5,5,5) L_0x18b8160/d;
L_0x18b8220/d .functor NOT 1, L_0x18b70a0, C4<0>, C4<0>, C4<0>;
L_0x18b8220 .delay 1 (5,5,5) L_0x18b8220/d;
L_0x18b83d0/d .functor AND 1, L_0x18b7920, L_0x18b8000, L_0x18b8160, L_0x18b8220;
L_0x18b83d0 .delay 1 (5,5,5) L_0x18b83d0/d;
L_0x18b8580/d .functor AND 1, L_0x18b7920, L_0x18b6f60, L_0x18b8160, L_0x18b8220;
L_0x18b8580 .delay 1 (5,5,5) L_0x18b8580/d;
L_0x18b8790/d .functor AND 1, L_0x18b75a0, L_0x18b8000, L_0x18b7000, L_0x18b8220;
L_0x18b8790 .delay 1 (5,5,5) L_0x18b8790/d;
L_0x18b8970/d .functor AND 1, L_0x18b7920, L_0x18b6f60, L_0x18b7000, L_0x18b8220;
L_0x18b8970 .delay 1 (5,5,5) L_0x18b8970/d;
L_0x18b8b40/d .functor AND 1, L_0x18b6c60, L_0x18b8000, L_0x18b8160, L_0x18b70a0;
L_0x18b8b40 .delay 1 (5,5,5) L_0x18b8b40/d;
L_0x18b8d20/d .functor AND 1, L_0x18b6490, L_0x18b6f60, L_0x18b8160, L_0x18b70a0;
L_0x18b8d20 .delay 1 (5,5,5) L_0x18b8d20/d;
L_0x18b8ad0/d .functor AND 1, L_0x18b74e0, L_0x18b8000, L_0x18b7000, L_0x18b70a0;
L_0x18b8ad0 .delay 1 (5,5,5) L_0x18b8ad0/d;
L_0x18b90b0/d .functor AND 1, L_0x18b48f0, L_0x18b6f60, L_0x18b7000, L_0x18b70a0;
L_0x18b90b0 .delay 1 (5,5,5) L_0x18b90b0/d;
L_0x18b9250/0/0 .functor OR 1, L_0x18b83d0, L_0x18b8580, L_0x18b8790, L_0x18b8b40;
L_0x18b9250/0/4 .functor OR 1, L_0x18b8d20, L_0x18b8ad0, L_0x18b90b0, L_0x18b8970;
L_0x18b9250/d .functor OR 1, L_0x18b9250/0/0, L_0x18b9250/0/4, C4<0>, C4<0>;
L_0x18b9250 .delay 1 (5,5,5) L_0x18b9250/d;
v0x1858040_0 .net "a", 0 0, L_0x18b9640;  1 drivers
v0x1858100_0 .net "addSub", 0 0, L_0x18b7920;  1 drivers
v0x18581d0_0 .net "andRes", 0 0, L_0x18b6c60;  1 drivers
v0x18582a0_0 .net "b", 0 0, L_0x18b97a0;  1 drivers
v0x1858370_0 .net "carryIn", 0 0, L_0x18b7410;  1 drivers
v0x1858410_0 .net "carryOut", 0 0, L_0x18b7e00;  1 drivers
v0x18584e0_0 .net "initialResult", 0 0, L_0x18b9250;  1 drivers
v0x1858580_0 .net "isAdd", 0 0, L_0x18b83d0;  1 drivers
v0x1858620_0 .net "isAnd", 0 0, L_0x18b8b40;  1 drivers
v0x1858750_0 .net "isNand", 0 0, L_0x18b8d20;  1 drivers
v0x18587f0_0 .net "isNor", 0 0, L_0x18b8ad0;  1 drivers
v0x1858890_0 .net "isOr", 0 0, L_0x18b90b0;  1 drivers
v0x1858950_0 .net "isSLT", 0 0, L_0x18b8970;  1 drivers
v0x1858a10_0 .net "isSub", 0 0, L_0x18b8580;  1 drivers
v0x1858ad0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1858b70_0 .net "isXor", 0 0, L_0x18b8790;  1 drivers
v0x1858c30_0 .net "nandRes", 0 0, L_0x18b6490;  1 drivers
v0x1858de0_0 .net "norRes", 0 0, L_0x18b74e0;  1 drivers
v0x1858e80_0 .net "orRes", 0 0, L_0x18b48f0;  1 drivers
v0x1858f20_0 .net "s0", 0 0, L_0x18b6f60;  1 drivers
v0x1858fc0_0 .net "s0inv", 0 0, L_0x18b8000;  1 drivers
v0x1859080_0 .net "s1", 0 0, L_0x18b7000;  1 drivers
v0x1859140_0 .net "s1inv", 0 0, L_0x18b8160;  1 drivers
v0x1859200_0 .net "s2", 0 0, L_0x18b70a0;  1 drivers
v0x18592c0_0 .net "s2inv", 0 0, L_0x18b8220;  1 drivers
v0x1859380_0 .net "xorRes", 0 0, L_0x18b75a0;  1 drivers
S_0x1857440 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1857140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b7700/d .functor XOR 1, L_0x18b97a0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18b7700 .delay 1 (5,5,5) L_0x18b7700/d;
L_0x18b7770/d .functor XOR 1, L_0x18b9640, L_0x18b7700, C4<0>, C4<0>;
L_0x18b7770 .delay 1 (5,5,5) L_0x18b7770/d;
L_0x18b7920/d .functor XOR 1, L_0x18b7770, L_0x18b7410, C4<0>, C4<0>;
L_0x18b7920 .delay 1 (5,5,5) L_0x18b7920/d;
L_0x18b7b20/d .functor AND 1, L_0x18b9640, L_0x18b7700, C4<1>, C4<1>;
L_0x18b7b20 .delay 1 (5,5,5) L_0x18b7b20/d;
L_0x18b7d90/d .functor AND 1, L_0x18b7770, L_0x18b7410, C4<1>, C4<1>;
L_0x18b7d90 .delay 1 (5,5,5) L_0x18b7d90/d;
L_0x18b7e00/d .functor OR 1, L_0x18b7b20, L_0x18b7d90, C4<0>, C4<0>;
L_0x18b7e00 .delay 1 (5,5,5) L_0x18b7e00/d;
v0x18576d0_0 .net "AandB", 0 0, L_0x18b7b20;  1 drivers
v0x18577b0_0 .net "BxorSub", 0 0, L_0x18b7700;  1 drivers
v0x1857870_0 .net "a", 0 0, L_0x18b9640;  alias, 1 drivers
v0x1857940_0 .net "b", 0 0, L_0x18b97a0;  alias, 1 drivers
v0x1857a00_0 .net "carryin", 0 0, L_0x18b7410;  alias, 1 drivers
v0x1857b10_0 .net "carryout", 0 0, L_0x18b7e00;  alias, 1 drivers
v0x1857bd0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1857c70_0 .net "res", 0 0, L_0x18b7920;  alias, 1 drivers
v0x1857d30_0 .net "xAorB", 0 0, L_0x18b7770;  1 drivers
v0x1857e80_0 .net "xAorBandCin", 0 0, L_0x18b7d90;  1 drivers
S_0x1859560 .scope generate, "genblk1[27]" "genblk1[27]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1859720 .param/l "i" 0 2 141, +C4<011011>;
S_0x18597e0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1859560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b96e0/d .functor AND 1, L_0x18bc020, L_0x18bc180, C4<1>, C4<1>;
L_0x18b96e0 .delay 1 (5,5,5) L_0x18b96e0/d;
L_0x18b8f10/d .functor NAND 1, L_0x18bc020, L_0x18bc180, C4<1>, C4<1>;
L_0x18b8f10 .delay 1 (5,5,5) L_0x18b8f10/d;
L_0x18b71e0/d .functor OR 1, L_0x18bc020, L_0x18bc180, C4<0>, C4<0>;
L_0x18b71e0 .delay 1 (5,5,5) L_0x18b71e0/d;
L_0x18b9f50/d .functor NOR 1, L_0x18bc020, L_0x18bc180, C4<0>, C4<0>;
L_0x18b9f50 .delay 1 (5,5,5) L_0x18b9f50/d;
L_0x18ba010/d .functor XOR 1, L_0x18bc020, L_0x18bc180, C4<0>, C4<0>;
L_0x18ba010 .delay 1 (5,5,5) L_0x18ba010/d;
L_0x18baa50/d .functor NOT 1, L_0x18b99f0, C4<0>, C4<0>, C4<0>;
L_0x18baa50 .delay 1 (5,5,5) L_0x18baa50/d;
L_0x185ad80/d .functor NOT 1, L_0x18b9a90, C4<0>, C4<0>, C4<0>;
L_0x185ad80 .delay 1 (5,5,5) L_0x185ad80/d;
L_0x18bac00/d .functor NOT 1, L_0x18b9b30, C4<0>, C4<0>, C4<0>;
L_0x18bac00 .delay 1 (5,5,5) L_0x18bac00/d;
L_0x18badb0/d .functor AND 1, L_0x18ba390, L_0x18baa50, L_0x185ad80, L_0x18bac00;
L_0x18badb0 .delay 1 (5,5,5) L_0x18badb0/d;
L_0x18baf60/d .functor AND 1, L_0x18ba390, L_0x18b99f0, L_0x185ad80, L_0x18bac00;
L_0x18baf60 .delay 1 (5,5,5) L_0x18baf60/d;
L_0x18bb170/d .functor AND 1, L_0x18ba010, L_0x18baa50, L_0x18b9a90, L_0x18bac00;
L_0x18bb170 .delay 1 (5,5,5) L_0x18bb170/d;
L_0x18bb350/d .functor AND 1, L_0x18ba390, L_0x18b99f0, L_0x18b9a90, L_0x18bac00;
L_0x18bb350 .delay 1 (5,5,5) L_0x18bb350/d;
L_0x18bb520/d .functor AND 1, L_0x18b96e0, L_0x18baa50, L_0x185ad80, L_0x18b9b30;
L_0x18bb520 .delay 1 (5,5,5) L_0x18bb520/d;
L_0x18bb700/d .functor AND 1, L_0x18b8f10, L_0x18b99f0, L_0x185ad80, L_0x18b9b30;
L_0x18bb700 .delay 1 (5,5,5) L_0x18bb700/d;
L_0x18bb4b0/d .functor AND 1, L_0x18b9f50, L_0x18baa50, L_0x18b9a90, L_0x18b9b30;
L_0x18bb4b0 .delay 1 (5,5,5) L_0x18bb4b0/d;
L_0x18bba90/d .functor AND 1, L_0x18b71e0, L_0x18b99f0, L_0x18b9a90, L_0x18b9b30;
L_0x18bba90 .delay 1 (5,5,5) L_0x18bba90/d;
L_0x18bbc30/0/0 .functor OR 1, L_0x18badb0, L_0x18baf60, L_0x18bb170, L_0x18bb520;
L_0x18bbc30/0/4 .functor OR 1, L_0x18bb700, L_0x18bb4b0, L_0x18bba90, L_0x18bb350;
L_0x18bbc30/d .functor OR 1, L_0x18bbc30/0/0, L_0x18bbc30/0/4, C4<0>, C4<0>;
L_0x18bbc30 .delay 1 (5,5,5) L_0x18bbc30/d;
v0x185a6e0_0 .net "a", 0 0, L_0x18bc020;  1 drivers
v0x185a7a0_0 .net "addSub", 0 0, L_0x18ba390;  1 drivers
v0x185a870_0 .net "andRes", 0 0, L_0x18b96e0;  1 drivers
v0x185a940_0 .net "b", 0 0, L_0x18bc180;  1 drivers
v0x185aa10_0 .net "carryIn", 0 0, L_0x18b9950;  1 drivers
v0x185aab0_0 .net "carryOut", 0 0, L_0x18ba850;  1 drivers
v0x185ab80_0 .net "initialResult", 0 0, L_0x18bbc30;  1 drivers
v0x185ac20_0 .net "isAdd", 0 0, L_0x18badb0;  1 drivers
v0x185acc0_0 .net "isAnd", 0 0, L_0x18bb520;  1 drivers
v0x185adf0_0 .net "isNand", 0 0, L_0x18bb700;  1 drivers
v0x185ae90_0 .net "isNor", 0 0, L_0x18bb4b0;  1 drivers
v0x185af30_0 .net "isOr", 0 0, L_0x18bba90;  1 drivers
v0x185aff0_0 .net "isSLT", 0 0, L_0x18bb350;  1 drivers
v0x185b0b0_0 .net "isSub", 0 0, L_0x18baf60;  1 drivers
v0x185b170_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185b210_0 .net "isXor", 0 0, L_0x18bb170;  1 drivers
v0x185b2d0_0 .net "nandRes", 0 0, L_0x18b8f10;  1 drivers
v0x185b480_0 .net "norRes", 0 0, L_0x18b9f50;  1 drivers
v0x185b520_0 .net "orRes", 0 0, L_0x18b71e0;  1 drivers
v0x185b5c0_0 .net "s0", 0 0, L_0x18b99f0;  1 drivers
v0x185b660_0 .net "s0inv", 0 0, L_0x18baa50;  1 drivers
v0x185b720_0 .net "s1", 0 0, L_0x18b9a90;  1 drivers
v0x185b7e0_0 .net "s1inv", 0 0, L_0x185ad80;  1 drivers
v0x185b8a0_0 .net "s2", 0 0, L_0x18b9b30;  1 drivers
v0x185b960_0 .net "s2inv", 0 0, L_0x18bac00;  1 drivers
v0x185ba20_0 .net "xorRes", 0 0, L_0x18ba010;  1 drivers
S_0x1859ae0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x18597e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18ba170/d .functor XOR 1, L_0x18bc180, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18ba170 .delay 1 (5,5,5) L_0x18ba170/d;
L_0x18ba230/d .functor XOR 1, L_0x18bc020, L_0x18ba170, C4<0>, C4<0>;
L_0x18ba230 .delay 1 (5,5,5) L_0x18ba230/d;
L_0x18ba390/d .functor XOR 1, L_0x18ba230, L_0x18b9950, C4<0>, C4<0>;
L_0x18ba390 .delay 1 (5,5,5) L_0x18ba390/d;
L_0x18ba590/d .functor AND 1, L_0x18bc020, L_0x18ba170, C4<1>, C4<1>;
L_0x18ba590 .delay 1 (5,5,5) L_0x18ba590/d;
L_0x18b7250/d .functor AND 1, L_0x18ba230, L_0x18b9950, C4<1>, C4<1>;
L_0x18b7250 .delay 1 (5,5,5) L_0x18b7250/d;
L_0x18ba850/d .functor OR 1, L_0x18ba590, L_0x18b7250, C4<0>, C4<0>;
L_0x18ba850 .delay 1 (5,5,5) L_0x18ba850/d;
v0x1859d70_0 .net "AandB", 0 0, L_0x18ba590;  1 drivers
v0x1859e50_0 .net "BxorSub", 0 0, L_0x18ba170;  1 drivers
v0x1859f10_0 .net "a", 0 0, L_0x18bc020;  alias, 1 drivers
v0x1859fe0_0 .net "b", 0 0, L_0x18bc180;  alias, 1 drivers
v0x185a0a0_0 .net "carryin", 0 0, L_0x18b9950;  alias, 1 drivers
v0x185a1b0_0 .net "carryout", 0 0, L_0x18ba850;  alias, 1 drivers
v0x185a270_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185a310_0 .net "res", 0 0, L_0x18ba390;  alias, 1 drivers
v0x185a3d0_0 .net "xAorB", 0 0, L_0x18ba230;  1 drivers
v0x185a520_0 .net "xAorBandCin", 0 0, L_0x18b7250;  1 drivers
S_0x185bc00 .scope generate, "genblk1[28]" "genblk1[28]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x185bdc0 .param/l "i" 0 2 141, +C4<011100>;
S_0x185be80 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x185bc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18bc0c0/d .functor AND 1, L_0x18bea30, L_0x18beb90, C4<1>, C4<1>;
L_0x18bc0c0 .delay 1 (5,5,5) L_0x18bc0c0/d;
L_0x18bb8f0/d .functor NAND 1, L_0x18bea30, L_0x18beb90, C4<1>, C4<1>;
L_0x18bb8f0 .delay 1 (5,5,5) L_0x18bb8f0/d;
L_0x18b9c70/d .functor OR 1, L_0x18bea30, L_0x18beb90, C4<0>, C4<0>;
L_0x18b9c70 .delay 1 (5,5,5) L_0x18b9c70/d;
L_0x18bc910/d .functor NOR 1, L_0x18bea30, L_0x18beb90, C4<0>, C4<0>;
L_0x18bc910 .delay 1 (5,5,5) L_0x18bc910/d;
L_0x18bc9d0/d .functor XOR 1, L_0x18bea30, L_0x18beb90, C4<0>, C4<0>;
L_0x18bc9d0 .delay 1 (5,5,5) L_0x18bc9d0/d;
L_0x18bd460/d .functor NOT 1, L_0x18bee70, C4<0>, C4<0>, C4<0>;
L_0x18bd460 .delay 1 (5,5,5) L_0x18bd460/d;
L_0x185d420/d .functor NOT 1, L_0x18bc330, C4<0>, C4<0>, C4<0>;
L_0x185d420 .delay 1 (5,5,5) L_0x185d420/d;
L_0x18bd610/d .functor NOT 1, L_0x18bc3d0, C4<0>, C4<0>, C4<0>;
L_0x18bd610 .delay 1 (5,5,5) L_0x18bd610/d;
L_0x18bd7c0/d .functor AND 1, L_0x18bcda0, L_0x18bd460, L_0x185d420, L_0x18bd610;
L_0x18bd7c0 .delay 1 (5,5,5) L_0x18bd7c0/d;
L_0x18bd970/d .functor AND 1, L_0x18bcda0, L_0x18bee70, L_0x185d420, L_0x18bd610;
L_0x18bd970 .delay 1 (5,5,5) L_0x18bd970/d;
L_0x18bdb80/d .functor AND 1, L_0x18bc9d0, L_0x18bd460, L_0x18bc330, L_0x18bd610;
L_0x18bdb80 .delay 1 (5,5,5) L_0x18bdb80/d;
L_0x18bdd60/d .functor AND 1, L_0x18bcda0, L_0x18bee70, L_0x18bc330, L_0x18bd610;
L_0x18bdd60 .delay 1 (5,5,5) L_0x18bdd60/d;
L_0x18bdf30/d .functor AND 1, L_0x18bc0c0, L_0x18bd460, L_0x185d420, L_0x18bc3d0;
L_0x18bdf30 .delay 1 (5,5,5) L_0x18bdf30/d;
L_0x18be110/d .functor AND 1, L_0x18bb8f0, L_0x18bee70, L_0x185d420, L_0x18bc3d0;
L_0x18be110 .delay 1 (5,5,5) L_0x18be110/d;
L_0x18bdec0/d .functor AND 1, L_0x18bc910, L_0x18bd460, L_0x18bc330, L_0x18bc3d0;
L_0x18bdec0 .delay 1 (5,5,5) L_0x18bdec0/d;
L_0x18be4a0/d .functor AND 1, L_0x18b9c70, L_0x18bee70, L_0x18bc330, L_0x18bc3d0;
L_0x18be4a0 .delay 1 (5,5,5) L_0x18be4a0/d;
L_0x18be640/0/0 .functor OR 1, L_0x18bd7c0, L_0x18bd970, L_0x18bdb80, L_0x18bdf30;
L_0x18be640/0/4 .functor OR 1, L_0x18be110, L_0x18bdec0, L_0x18be4a0, L_0x18bdd60;
L_0x18be640/d .functor OR 1, L_0x18be640/0/0, L_0x18be640/0/4, C4<0>, C4<0>;
L_0x18be640 .delay 1 (5,5,5) L_0x18be640/d;
v0x185cd80_0 .net "a", 0 0, L_0x18bea30;  1 drivers
v0x185ce40_0 .net "addSub", 0 0, L_0x18bcda0;  1 drivers
v0x185cf10_0 .net "andRes", 0 0, L_0x18bc0c0;  1 drivers
v0x185cfe0_0 .net "b", 0 0, L_0x18beb90;  1 drivers
v0x185d0b0_0 .net "carryIn", 0 0, L_0x18bed40;  1 drivers
v0x185d150_0 .net "carryOut", 0 0, L_0x18bd260;  1 drivers
v0x185d220_0 .net "initialResult", 0 0, L_0x18be640;  1 drivers
v0x185d2c0_0 .net "isAdd", 0 0, L_0x18bd7c0;  1 drivers
v0x185d360_0 .net "isAnd", 0 0, L_0x18bdf30;  1 drivers
v0x185d490_0 .net "isNand", 0 0, L_0x18be110;  1 drivers
v0x185d530_0 .net "isNor", 0 0, L_0x18bdec0;  1 drivers
v0x185d5d0_0 .net "isOr", 0 0, L_0x18be4a0;  1 drivers
v0x185d690_0 .net "isSLT", 0 0, L_0x18bdd60;  1 drivers
v0x185d750_0 .net "isSub", 0 0, L_0x18bd970;  1 drivers
v0x185d810_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185d8b0_0 .net "isXor", 0 0, L_0x18bdb80;  1 drivers
v0x185d970_0 .net "nandRes", 0 0, L_0x18bb8f0;  1 drivers
v0x185db20_0 .net "norRes", 0 0, L_0x18bc910;  1 drivers
v0x185dbc0_0 .net "orRes", 0 0, L_0x18b9c70;  1 drivers
v0x185dc60_0 .net "s0", 0 0, L_0x18bee70;  1 drivers
v0x185dd00_0 .net "s0inv", 0 0, L_0x18bd460;  1 drivers
v0x185ddc0_0 .net "s1", 0 0, L_0x18bc330;  1 drivers
v0x185de80_0 .net "s1inv", 0 0, L_0x185d420;  1 drivers
v0x185df40_0 .net "s2", 0 0, L_0x18bc3d0;  1 drivers
v0x185e000_0 .net "s2inv", 0 0, L_0x18bd610;  1 drivers
v0x185e0c0_0 .net "xorRes", 0 0, L_0x18bc9d0;  1 drivers
S_0x185c180 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x185be80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18bcb30/d .functor XOR 1, L_0x18beb90, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18bcb30 .delay 1 (5,5,5) L_0x18bcb30/d;
L_0x18bcbf0/d .functor XOR 1, L_0x18bea30, L_0x18bcb30, C4<0>, C4<0>;
L_0x18bcbf0 .delay 1 (5,5,5) L_0x18bcbf0/d;
L_0x18bcda0/d .functor XOR 1, L_0x18bcbf0, L_0x18bed40, C4<0>, C4<0>;
L_0x18bcda0 .delay 1 (5,5,5) L_0x18bcda0/d;
L_0x18bcfa0/d .functor AND 1, L_0x18bea30, L_0x18bcb30, C4<1>, C4<1>;
L_0x18bcfa0 .delay 1 (5,5,5) L_0x18bcfa0/d;
L_0x18b9ce0/d .functor AND 1, L_0x18bcbf0, L_0x18bed40, C4<1>, C4<1>;
L_0x18b9ce0 .delay 1 (5,5,5) L_0x18b9ce0/d;
L_0x18bd260/d .functor OR 1, L_0x18bcfa0, L_0x18b9ce0, C4<0>, C4<0>;
L_0x18bd260 .delay 1 (5,5,5) L_0x18bd260/d;
v0x185c410_0 .net "AandB", 0 0, L_0x18bcfa0;  1 drivers
v0x185c4f0_0 .net "BxorSub", 0 0, L_0x18bcb30;  1 drivers
v0x185c5b0_0 .net "a", 0 0, L_0x18bea30;  alias, 1 drivers
v0x185c680_0 .net "b", 0 0, L_0x18beb90;  alias, 1 drivers
v0x185c740_0 .net "carryin", 0 0, L_0x18bed40;  alias, 1 drivers
v0x185c850_0 .net "carryout", 0 0, L_0x18bd260;  alias, 1 drivers
v0x185c910_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185c9b0_0 .net "res", 0 0, L_0x18bcda0;  alias, 1 drivers
v0x185ca70_0 .net "xAorB", 0 0, L_0x18bcbf0;  1 drivers
v0x185cbc0_0 .net "xAorBandCin", 0 0, L_0x18b9ce0;  1 drivers
S_0x185e2a0 .scope generate, "genblk1[29]" "genblk1[29]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x185e460 .param/l "i" 0 2 141, +C4<011101>;
S_0x185e520 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x185e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18bead0/d .functor AND 1, L_0x18c14c0, L_0x18c1620, C4<1>, C4<1>;
L_0x18bead0 .delay 1 (5,5,5) L_0x18bead0/d;
L_0x18be300/d .functor NAND 1, L_0x18c14c0, L_0x18c1620, C4<1>, C4<1>;
L_0x18be300 .delay 1 (5,5,5) L_0x18be300/d;
L_0x18bc560/d .functor OR 1, L_0x18c14c0, L_0x18c1620, C4<0>, C4<0>;
L_0x18bc560 .delay 1 (5,5,5) L_0x18bc560/d;
L_0x18bc700/d .functor NOR 1, L_0x18c14c0, L_0x18c1620, C4<0>, C4<0>;
L_0x18bc700 .delay 1 (5,5,5) L_0x18bc700/d;
L_0x18bf490/d .functor XOR 1, L_0x18c14c0, L_0x18c1620, C4<0>, C4<0>;
L_0x18bf490 .delay 1 (5,5,5) L_0x18bf490/d;
L_0x18bfef0/d .functor NOT 1, L_0x18befb0, C4<0>, C4<0>, C4<0>;
L_0x18bfef0 .delay 1 (5,5,5) L_0x18bfef0/d;
L_0x185fac0/d .functor NOT 1, L_0x18bf050, C4<0>, C4<0>, C4<0>;
L_0x185fac0 .delay 1 (5,5,5) L_0x185fac0/d;
L_0x18c00a0/d .functor NOT 1, L_0x18bf0f0, C4<0>, C4<0>, C4<0>;
L_0x18c00a0 .delay 1 (5,5,5) L_0x18c00a0/d;
L_0x18c0250/d .functor AND 1, L_0x18bf810, L_0x18bfef0, L_0x185fac0, L_0x18c00a0;
L_0x18c0250 .delay 1 (5,5,5) L_0x18c0250/d;
L_0x18c0400/d .functor AND 1, L_0x18bf810, L_0x18befb0, L_0x185fac0, L_0x18c00a0;
L_0x18c0400 .delay 1 (5,5,5) L_0x18c0400/d;
L_0x18c0610/d .functor AND 1, L_0x18bf490, L_0x18bfef0, L_0x18bf050, L_0x18c00a0;
L_0x18c0610 .delay 1 (5,5,5) L_0x18c0610/d;
L_0x18c07f0/d .functor AND 1, L_0x18bf810, L_0x18befb0, L_0x18bf050, L_0x18c00a0;
L_0x18c07f0 .delay 1 (5,5,5) L_0x18c07f0/d;
L_0x18c09c0/d .functor AND 1, L_0x18bead0, L_0x18bfef0, L_0x185fac0, L_0x18bf0f0;
L_0x18c09c0 .delay 1 (5,5,5) L_0x18c09c0/d;
L_0x18c0ba0/d .functor AND 1, L_0x18be300, L_0x18befb0, L_0x185fac0, L_0x18bf0f0;
L_0x18c0ba0 .delay 1 (5,5,5) L_0x18c0ba0/d;
L_0x18c0950/d .functor AND 1, L_0x18bc700, L_0x18bfef0, L_0x18bf050, L_0x18bf0f0;
L_0x18c0950 .delay 1 (5,5,5) L_0x18c0950/d;
L_0x18c0f30/d .functor AND 1, L_0x18bc560, L_0x18befb0, L_0x18bf050, L_0x18bf0f0;
L_0x18c0f30 .delay 1 (5,5,5) L_0x18c0f30/d;
L_0x18c10d0/0/0 .functor OR 1, L_0x18c0250, L_0x18c0400, L_0x18c0610, L_0x18c09c0;
L_0x18c10d0/0/4 .functor OR 1, L_0x18c0ba0, L_0x18c0950, L_0x18c0f30, L_0x18c07f0;
L_0x18c10d0/d .functor OR 1, L_0x18c10d0/0/0, L_0x18c10d0/0/4, C4<0>, C4<0>;
L_0x18c10d0 .delay 1 (5,5,5) L_0x18c10d0/d;
v0x185f420_0 .net "a", 0 0, L_0x18c14c0;  1 drivers
v0x185f4e0_0 .net "addSub", 0 0, L_0x18bf810;  1 drivers
v0x185f5b0_0 .net "andRes", 0 0, L_0x18bead0;  1 drivers
v0x185f680_0 .net "b", 0 0, L_0x18c1620;  1 drivers
v0x185f750_0 .net "carryIn", 0 0, L_0x18bef10;  1 drivers
v0x185f7f0_0 .net "carryOut", 0 0, L_0x18bfcf0;  1 drivers
v0x185f8c0_0 .net "initialResult", 0 0, L_0x18c10d0;  1 drivers
v0x185f960_0 .net "isAdd", 0 0, L_0x18c0250;  1 drivers
v0x185fa00_0 .net "isAnd", 0 0, L_0x18c09c0;  1 drivers
v0x185fb30_0 .net "isNand", 0 0, L_0x18c0ba0;  1 drivers
v0x185fbd0_0 .net "isNor", 0 0, L_0x18c0950;  1 drivers
v0x185fc70_0 .net "isOr", 0 0, L_0x18c0f30;  1 drivers
v0x185fd30_0 .net "isSLT", 0 0, L_0x18c07f0;  1 drivers
v0x185fdf0_0 .net "isSub", 0 0, L_0x18c0400;  1 drivers
v0x185feb0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185ff50_0 .net "isXor", 0 0, L_0x18c0610;  1 drivers
v0x1860010_0 .net "nandRes", 0 0, L_0x18be300;  1 drivers
v0x18601c0_0 .net "norRes", 0 0, L_0x18bc700;  1 drivers
v0x1860260_0 .net "orRes", 0 0, L_0x18bc560;  1 drivers
v0x1860300_0 .net "s0", 0 0, L_0x18befb0;  1 drivers
v0x18603a0_0 .net "s0inv", 0 0, L_0x18bfef0;  1 drivers
v0x1860460_0 .net "s1", 0 0, L_0x18bf050;  1 drivers
v0x1860520_0 .net "s1inv", 0 0, L_0x185fac0;  1 drivers
v0x18605e0_0 .net "s2", 0 0, L_0x18bf0f0;  1 drivers
v0x18606a0_0 .net "s2inv", 0 0, L_0x18c00a0;  1 drivers
v0x1860760_0 .net "xorRes", 0 0, L_0x18bf490;  1 drivers
S_0x185e820 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x185e520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18bf500/d .functor XOR 1, L_0x18c1620, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18bf500 .delay 1 (5,5,5) L_0x18bf500/d;
L_0x18bf660/d .functor XOR 1, L_0x18c14c0, L_0x18bf500, C4<0>, C4<0>;
L_0x18bf660 .delay 1 (5,5,5) L_0x18bf660/d;
L_0x18bf810/d .functor XOR 1, L_0x18bf660, L_0x18bef10, C4<0>, C4<0>;
L_0x18bf810 .delay 1 (5,5,5) L_0x18bf810/d;
L_0x18bfa10/d .functor AND 1, L_0x18c14c0, L_0x18bf500, C4<1>, C4<1>;
L_0x18bfa10 .delay 1 (5,5,5) L_0x18bfa10/d;
L_0x18bfc80/d .functor AND 1, L_0x18bf660, L_0x18bef10, C4<1>, C4<1>;
L_0x18bfc80 .delay 1 (5,5,5) L_0x18bfc80/d;
L_0x18bfcf0/d .functor OR 1, L_0x18bfa10, L_0x18bfc80, C4<0>, C4<0>;
L_0x18bfcf0 .delay 1 (5,5,5) L_0x18bfcf0/d;
v0x185eab0_0 .net "AandB", 0 0, L_0x18bfa10;  1 drivers
v0x185eb90_0 .net "BxorSub", 0 0, L_0x18bf500;  1 drivers
v0x185ec50_0 .net "a", 0 0, L_0x18c14c0;  alias, 1 drivers
v0x185ed20_0 .net "b", 0 0, L_0x18c1620;  alias, 1 drivers
v0x185ede0_0 .net "carryin", 0 0, L_0x18bef10;  alias, 1 drivers
v0x185eef0_0 .net "carryout", 0 0, L_0x18bfcf0;  alias, 1 drivers
v0x185efb0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x185f050_0 .net "res", 0 0, L_0x18bf810;  alias, 1 drivers
v0x185f110_0 .net "xAorB", 0 0, L_0x18bf660;  1 drivers
v0x185f260_0 .net "xAorBandCin", 0 0, L_0x18bfc80;  1 drivers
S_0x1860940 .scope generate, "genblk1[30]" "genblk1[30]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x1860b00 .param/l "i" 0 2 141, +C4<011110>;
S_0x1860bc0 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1860940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c1560/d .functor AND 1, L_0x18c3ee0, L_0x18c4040, C4<1>, C4<1>;
L_0x18c1560 .delay 1 (5,5,5) L_0x18c1560/d;
L_0x18c0d90/d .functor NAND 1, L_0x18c3ee0, L_0x18c4040, C4<1>, C4<1>;
L_0x18c0d90 .delay 1 (5,5,5) L_0x18c0d90/d;
L_0x18bf230/d .functor OR 1, L_0x18c3ee0, L_0x18c4040, C4<0>, C4<0>;
L_0x18bf230 .delay 1 (5,5,5) L_0x18bf230/d;
L_0x18c1e10/d .functor NOR 1, L_0x18c3ee0, L_0x18c4040, C4<0>, C4<0>;
L_0x18c1e10 .delay 1 (5,5,5) L_0x18c1e10/d;
L_0x18c1e80/d .functor XOR 1, L_0x18c3ee0, L_0x18c4040, C4<0>, C4<0>;
L_0x18c1e80 .delay 1 (5,5,5) L_0x18c1e80/d;
L_0x18c2910/d .functor NOT 1, L_0x18c4320, C4<0>, C4<0>, C4<0>;
L_0x18c2910 .delay 1 (5,5,5) L_0x18c2910/d;
L_0x1862160/d .functor NOT 1, L_0x18c17d0, C4<0>, C4<0>, C4<0>;
L_0x1862160 .delay 1 (5,5,5) L_0x1862160/d;
L_0x18c2ac0/d .functor NOT 1, L_0x18c1870, C4<0>, C4<0>, C4<0>;
L_0x18c2ac0 .delay 1 (5,5,5) L_0x18c2ac0/d;
L_0x18c2c70/d .functor AND 1, L_0x18c2250, L_0x18c2910, L_0x1862160, L_0x18c2ac0;
L_0x18c2c70 .delay 1 (5,5,5) L_0x18c2c70/d;
L_0x18c2e20/d .functor AND 1, L_0x18c2250, L_0x18c4320, L_0x1862160, L_0x18c2ac0;
L_0x18c2e20 .delay 1 (5,5,5) L_0x18c2e20/d;
L_0x18c3030/d .functor AND 1, L_0x18c1e80, L_0x18c2910, L_0x18c17d0, L_0x18c2ac0;
L_0x18c3030 .delay 1 (5,5,5) L_0x18c3030/d;
L_0x18c3210/d .functor AND 1, L_0x18c2250, L_0x18c4320, L_0x18c17d0, L_0x18c2ac0;
L_0x18c3210 .delay 1 (5,5,5) L_0x18c3210/d;
L_0x18c33e0/d .functor AND 1, L_0x18c1560, L_0x18c2910, L_0x1862160, L_0x18c1870;
L_0x18c33e0 .delay 1 (5,5,5) L_0x18c33e0/d;
L_0x18c35c0/d .functor AND 1, L_0x18c0d90, L_0x18c4320, L_0x1862160, L_0x18c1870;
L_0x18c35c0 .delay 1 (5,5,5) L_0x18c35c0/d;
L_0x18c3370/d .functor AND 1, L_0x18c1e10, L_0x18c2910, L_0x18c17d0, L_0x18c1870;
L_0x18c3370 .delay 1 (5,5,5) L_0x18c3370/d;
L_0x18c3950/d .functor AND 1, L_0x18bf230, L_0x18c4320, L_0x18c17d0, L_0x18c1870;
L_0x18c3950 .delay 1 (5,5,5) L_0x18c3950/d;
L_0x18c3af0/0/0 .functor OR 1, L_0x18c2c70, L_0x18c2e20, L_0x18c3030, L_0x18c33e0;
L_0x18c3af0/0/4 .functor OR 1, L_0x18c35c0, L_0x18c3370, L_0x18c3950, L_0x18c3210;
L_0x18c3af0/d .functor OR 1, L_0x18c3af0/0/0, L_0x18c3af0/0/4, C4<0>, C4<0>;
L_0x18c3af0 .delay 1 (5,5,5) L_0x18c3af0/d;
v0x1861ac0_0 .net "a", 0 0, L_0x18c3ee0;  1 drivers
v0x1861b80_0 .net "addSub", 0 0, L_0x18c2250;  1 drivers
v0x1861c50_0 .net "andRes", 0 0, L_0x18c1560;  1 drivers
v0x1861d20_0 .net "b", 0 0, L_0x18c4040;  1 drivers
v0x1861df0_0 .net "carryIn", 0 0, L_0x18c41f0;  1 drivers
v0x1861e90_0 .net "carryOut", 0 0, L_0x18c2710;  1 drivers
v0x1861f60_0 .net "initialResult", 0 0, L_0x18c3af0;  1 drivers
v0x1862000_0 .net "isAdd", 0 0, L_0x18c2c70;  1 drivers
v0x18620a0_0 .net "isAnd", 0 0, L_0x18c33e0;  1 drivers
v0x18621d0_0 .net "isNand", 0 0, L_0x18c35c0;  1 drivers
v0x1862270_0 .net "isNor", 0 0, L_0x18c3370;  1 drivers
v0x1862310_0 .net "isOr", 0 0, L_0x18c3950;  1 drivers
v0x18623d0_0 .net "isSLT", 0 0, L_0x18c3210;  1 drivers
v0x1862490_0 .net "isSub", 0 0, L_0x18c2e20;  1 drivers
v0x1862550_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18625f0_0 .net "isXor", 0 0, L_0x18c3030;  1 drivers
v0x18626b0_0 .net "nandRes", 0 0, L_0x18c0d90;  1 drivers
v0x1862860_0 .net "norRes", 0 0, L_0x18c1e10;  1 drivers
v0x1862900_0 .net "orRes", 0 0, L_0x18bf230;  1 drivers
v0x18629a0_0 .net "s0", 0 0, L_0x18c4320;  1 drivers
v0x1862a40_0 .net "s0inv", 0 0, L_0x18c2910;  1 drivers
v0x1862b00_0 .net "s1", 0 0, L_0x18c17d0;  1 drivers
v0x1862bc0_0 .net "s1inv", 0 0, L_0x1862160;  1 drivers
v0x1862c80_0 .net "s2", 0 0, L_0x18c1870;  1 drivers
v0x1862d40_0 .net "s2inv", 0 0, L_0x18c2ac0;  1 drivers
v0x1862e00_0 .net "xorRes", 0 0, L_0x18c1e80;  1 drivers
S_0x1860ec0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1860bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c1fe0/d .functor XOR 1, L_0x18c4040, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18c1fe0 .delay 1 (5,5,5) L_0x18c1fe0/d;
L_0x18c20a0/d .functor XOR 1, L_0x18c3ee0, L_0x18c1fe0, C4<0>, C4<0>;
L_0x18c20a0 .delay 1 (5,5,5) L_0x18c20a0/d;
L_0x18c2250/d .functor XOR 1, L_0x18c20a0, L_0x18c41f0, C4<0>, C4<0>;
L_0x18c2250 .delay 1 (5,5,5) L_0x18c2250/d;
L_0x18c2450/d .functor AND 1, L_0x18c3ee0, L_0x18c1fe0, C4<1>, C4<1>;
L_0x18c2450 .delay 1 (5,5,5) L_0x18c2450/d;
L_0x18bf2a0/d .functor AND 1, L_0x18c20a0, L_0x18c41f0, C4<1>, C4<1>;
L_0x18bf2a0 .delay 1 (5,5,5) L_0x18bf2a0/d;
L_0x18c2710/d .functor OR 1, L_0x18c2450, L_0x18bf2a0, C4<0>, C4<0>;
L_0x18c2710 .delay 1 (5,5,5) L_0x18c2710/d;
v0x1861150_0 .net "AandB", 0 0, L_0x18c2450;  1 drivers
v0x1861230_0 .net "BxorSub", 0 0, L_0x18c1fe0;  1 drivers
v0x18612f0_0 .net "a", 0 0, L_0x18c3ee0;  alias, 1 drivers
v0x18613c0_0 .net "b", 0 0, L_0x18c4040;  alias, 1 drivers
v0x1861480_0 .net "carryin", 0 0, L_0x18c41f0;  alias, 1 drivers
v0x1861590_0 .net "carryout", 0 0, L_0x18c2710;  alias, 1 drivers
v0x1861650_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x18616f0_0 .net "res", 0 0, L_0x18c2250;  alias, 1 drivers
v0x18617b0_0 .net "xAorB", 0 0, L_0x18c20a0;  1 drivers
v0x1861900_0 .net "xAorBandCin", 0 0, L_0x18bf2a0;  1 drivers
S_0x1862fe0 .scope generate, "genblk1[31]" "genblk1[31]" 2 141, 2 141 0, S_0x17a3780;
 .timescale 0 0;
P_0x18631a0 .param/l "i" 0 2 141, +C4<011111>;
S_0x1863260 .scope module, "aluBitSlice" "aluBitSlice" 2 143, 2 56 0, S_0x1862fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c3f80/d .functor AND 1, L_0x18c75f0, L_0x189bd60, C4<1>, C4<1>;
L_0x18c3f80 .delay 1 (5,5,5) L_0x18c3f80/d;
L_0x18c37b0/d .functor NAND 1, L_0x18c75f0, L_0x189bd60, C4<1>, C4<1>;
L_0x18c37b0 .delay 1 (5,5,5) L_0x18c37b0/d;
L_0x18c1a00/d .functor OR 1, L_0x18c75f0, L_0x189bd60, C4<0>, C4<0>;
L_0x18c1a00 .delay 1 (5,5,5) L_0x18c1a00/d;
L_0x18c1d00/d .functor NOR 1, L_0x18c75f0, L_0x189bd60, C4<0>, C4<0>;
L_0x18c1d00 .delay 1 (5,5,5) L_0x18c1d00/d;
L_0x18c1d70/d .functor XOR 1, L_0x18c75f0, L_0x189bd60, C4<0>, C4<0>;
L_0x18c1d70 .delay 1 (5,5,5) L_0x18c1d70/d;
L_0x18c5340/d .functor NOT 1, L_0x18c4870, C4<0>, C4<0>, C4<0>;
L_0x18c5340 .delay 1 (5,5,5) L_0x18c5340/d;
L_0x18c54a0/d .functor NOT 1, L_0x189c080, C4<0>, C4<0>, C4<0>;
L_0x18c54a0 .delay 1 (5,5,5) L_0x18c54a0/d;
L_0x18c5560/d .functor NOT 1, L_0x189c120, C4<0>, C4<0>, C4<0>;
L_0x18c5560 .delay 1 (5,5,5) L_0x18c5560/d;
L_0x18c5710/d .functor AND 1, L_0x18c4c60, L_0x18c5340, L_0x18c54a0, L_0x18c5560;
L_0x18c5710 .delay 1 (5,5,5) L_0x18c5710/d;
L_0x18c58c0/d .functor AND 1, L_0x18c4c60, L_0x18c4870, L_0x18c54a0, L_0x18c5560;
L_0x18c58c0 .delay 1 (5,5,5) L_0x18c58c0/d;
L_0x18c5ad0/d .functor AND 1, L_0x18c1d70, L_0x18c5340, L_0x189c080, L_0x18c5560;
L_0x18c5ad0 .delay 1 (5,5,5) L_0x18c5ad0/d;
L_0x18c5cb0/d .functor AND 1, L_0x18c4c60, L_0x18c4870, L_0x189c080, L_0x18c5560;
L_0x18c5cb0 .delay 1 (5,5,5) L_0x18c5cb0/d;
L_0x18c5e80/d .functor AND 1, L_0x18c3f80, L_0x18c5340, L_0x18c54a0, L_0x189c120;
L_0x18c5e80 .delay 1 (5,5,5) L_0x18c5e80/d;
L_0x18c6060/d .functor AND 1, L_0x18c37b0, L_0x18c4870, L_0x18c54a0, L_0x189c120;
L_0x18c6060 .delay 1 (5,5,5) L_0x18c6060/d;
L_0x18c5e10/d .functor AND 1, L_0x18c1d00, L_0x18c5340, L_0x189c080, L_0x189c120;
L_0x18c5e10 .delay 1 (5,5,5) L_0x18c5e10/d;
L_0x18c6440/d .functor AND 1, L_0x18c1a00, L_0x18c4870, L_0x189c080, L_0x189c120;
L_0x18c6440 .delay 1 (5,5,5) L_0x18c6440/d;
L_0x18c65e0/0/0 .functor OR 1, L_0x18c5710, L_0x18c58c0, L_0x18c5ad0, L_0x18c5e80;
L_0x18c65e0/0/4 .functor OR 1, L_0x18c6060, L_0x18c5e10, L_0x18c6440, L_0x18c5cb0;
L_0x18c65e0/d .functor OR 1, L_0x18c65e0/0/0, L_0x18c65e0/0/4, C4<0>, C4<0>;
L_0x18c65e0 .delay 1 (5,5,5) L_0x18c65e0/d;
v0x1864160_0 .net "a", 0 0, L_0x18c75f0;  1 drivers
v0x1864220_0 .net "addSub", 0 0, L_0x18c4c60;  1 drivers
v0x18642f0_0 .net "andRes", 0 0, L_0x18c3f80;  1 drivers
v0x18643c0_0 .net "b", 0 0, L_0x189bd60;  1 drivers
v0x1864490_0 .net "carryIn", 0 0, L_0x18c47d0;  1 drivers
v0x1864530_0 .net "carryOut", 0 0, L_0x18c5140;  1 drivers
v0x1864600_0 .net "initialResult", 0 0, L_0x18c65e0;  1 drivers
v0x18646a0_0 .net "isAdd", 0 0, L_0x18c5710;  1 drivers
v0x1864740_0 .net "isAnd", 0 0, L_0x18c5e80;  1 drivers
v0x1864870_0 .net "isNand", 0 0, L_0x18c6060;  1 drivers
v0x1864910_0 .net "isNor", 0 0, L_0x18c5e10;  1 drivers
v0x18649b0_0 .net "isOr", 0 0, L_0x18c6440;  1 drivers
v0x1864a70_0 .net "isSLT", 0 0, L_0x18c5cb0;  1 drivers
v0x1864b30_0 .net "isSub", 0 0, L_0x18c58c0;  1 drivers
v0x1864bf0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1864c90_0 .net "isXor", 0 0, L_0x18c5ad0;  1 drivers
v0x1864d50_0 .net "nandRes", 0 0, L_0x18c37b0;  1 drivers
v0x1864f00_0 .net "norRes", 0 0, L_0x18c1d00;  1 drivers
v0x1864fa0_0 .net "orRes", 0 0, L_0x18c1a00;  1 drivers
v0x1865040_0 .net "s0", 0 0, L_0x18c4870;  1 drivers
v0x18650e0_0 .net "s0inv", 0 0, L_0x18c5340;  1 drivers
v0x18651a0_0 .net "s1", 0 0, L_0x189c080;  1 drivers
v0x1865260_0 .net "s1inv", 0 0, L_0x18c54a0;  1 drivers
v0x1865320_0 .net "s2", 0 0, L_0x189c120;  1 drivers
v0x18653e0_0 .net "s2inv", 0 0, L_0x18c5560;  1 drivers
v0x18654a0_0 .net "xorRes", 0 0, L_0x18c1d70;  1 drivers
S_0x1863560 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x1863260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c49f0/d .functor XOR 1, L_0x189bd60, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18c49f0 .delay 1 (5,5,5) L_0x18c49f0/d;
L_0x18c4b50/d .functor XOR 1, L_0x18c75f0, L_0x18c49f0, C4<0>, C4<0>;
L_0x18c4b50 .delay 1 (5,5,5) L_0x18c4b50/d;
L_0x18c4c60/d .functor XOR 1, L_0x18c4b50, L_0x18c47d0, C4<0>, C4<0>;
L_0x18c4c60 .delay 1 (5,5,5) L_0x18c4c60/d;
L_0x18c4e60/d .functor AND 1, L_0x18c75f0, L_0x18c49f0, C4<1>, C4<1>;
L_0x18c4e60 .delay 1 (5,5,5) L_0x18c4e60/d;
L_0x18c50d0/d .functor AND 1, L_0x18c4b50, L_0x18c47d0, C4<1>, C4<1>;
L_0x18c50d0 .delay 1 (5,5,5) L_0x18c50d0/d;
L_0x18c5140/d .functor OR 1, L_0x18c4e60, L_0x18c50d0, C4<0>, C4<0>;
L_0x18c5140 .delay 1 (5,5,5) L_0x18c5140/d;
v0x18637f0_0 .net "AandB", 0 0, L_0x18c4e60;  1 drivers
v0x18638d0_0 .net "BxorSub", 0 0, L_0x18c49f0;  1 drivers
v0x1863990_0 .net "a", 0 0, L_0x18c75f0;  alias, 1 drivers
v0x1863a60_0 .net "b", 0 0, L_0x189bd60;  alias, 1 drivers
v0x1863b20_0 .net "carryin", 0 0, L_0x18c47d0;  alias, 1 drivers
v0x1863c30_0 .net "carryout", 0 0, L_0x18c5140;  alias, 1 drivers
v0x1863cf0_0 .net "isSubtract", 0 0, L_0x18ca1a0;  alias, 1 drivers
v0x1863d90_0 .net "res", 0 0, L_0x18c4c60;  alias, 1 drivers
v0x1863e50_0 .net "xAorB", 0 0, L_0x18c4b50;  1 drivers
v0x1863fa0_0 .net "xAorBandCin", 0 0, L_0x18c50d0;  1 drivers
S_0x1865680 .scope generate, "genblk2[1]" "genblk2[1]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x183eba0 .param/l "j" 0 2 181, +C4<01>;
L_0x189c1c0/d .functor AND 1, L_0x18994a0, L_0x18ce830, C4<1>, C4<1>;
L_0x189c1c0 .delay 1 (5,5,5) L_0x189c1c0/d;
v0x1865a50_0 .net *"_s1", 0 0, L_0x18994a0;  1 drivers
S_0x1865af0 .scope generate, "genblk2[2]" "genblk2[2]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1865d00 .param/l "j" 0 2 181, +C4<010>;
L_0x1899590/d .functor AND 1, L_0x18c7aa0, L_0x18ce830, C4<1>, C4<1>;
L_0x1899590 .delay 1 (5,5,5) L_0x1899590/d;
v0x1865dc0_0 .net *"_s1", 0 0, L_0x18c7aa0;  1 drivers
S_0x1865ea0 .scope generate, "genblk2[3]" "genblk2[3]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x18660b0 .param/l "j" 0 2 181, +C4<011>;
L_0x18c7b40/d .functor AND 1, L_0x18c7c00, L_0x18ce830, C4<1>, C4<1>;
L_0x18c7b40 .delay 1 (5,5,5) L_0x18c7b40/d;
v0x1866170_0 .net *"_s1", 0 0, L_0x18c7c00;  1 drivers
S_0x1866250 .scope generate, "genblk2[4]" "genblk2[4]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1866460 .param/l "j" 0 2 181, +C4<0100>;
L_0x18c7ca0/d .functor AND 1, L_0x18c7df0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c7ca0 .delay 1 (5,5,5) L_0x18c7ca0/d;
v0x1866520_0 .net *"_s1", 0 0, L_0x18c7df0;  1 drivers
S_0x1866600 .scope generate, "genblk2[5]" "genblk2[5]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1866810 .param/l "j" 0 2 181, +C4<0101>;
L_0x18c7ee0/d .functor AND 1, L_0x18c7fa0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c7ee0 .delay 1 (5,5,5) L_0x18c7ee0/d;
v0x18668d0_0 .net *"_s1", 0 0, L_0x18c7fa0;  1 drivers
S_0x18669b0 .scope generate, "genblk2[6]" "genblk2[6]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1866bc0 .param/l "j" 0 2 181, +C4<0110>;
L_0x18c8ae0/d .functor AND 1, L_0x18c8ba0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c8ae0 .delay 1 (5,5,5) L_0x18c8ae0/d;
v0x1866c80_0 .net *"_s1", 0 0, L_0x18c8ba0;  1 drivers
S_0x1866d60 .scope generate, "genblk2[7]" "genblk2[7]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1866f70 .param/l "j" 0 2 181, +C4<0111>;
L_0x18c8d00/d .functor AND 1, L_0x18c8dc0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c8d00 .delay 1 (5,5,5) L_0x18c8d00/d;
v0x1867030_0 .net *"_s1", 0 0, L_0x18c8dc0;  1 drivers
S_0x1867110 .scope generate, "genblk2[8]" "genblk2[8]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1867320 .param/l "j" 0 2 181, +C4<01000>;
L_0x18c4910/d .functor AND 1, L_0x18c85b0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c4910 .delay 1 (5,5,5) L_0x18c4910/d;
v0x18673e0_0 .net *"_s1", 0 0, L_0x18c85b0;  1 drivers
S_0x18674c0 .scope generate, "genblk2[9]" "genblk2[9]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x18676d0 .param/l "j" 0 2 181, +C4<01001>;
L_0x18c8710/d .functor AND 1, L_0x18c87d0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c8710 .delay 1 (5,5,5) L_0x18c8710/d;
v0x1867790_0 .net *"_s1", 0 0, L_0x18c87d0;  1 drivers
S_0x1867870 .scope generate, "genblk2[10]" "genblk2[10]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1867a80 .param/l "j" 0 2 181, +C4<01010>;
L_0x18c8930/d .functor AND 1, L_0x18c8a40, L_0x18ce830, C4<1>, C4<1>;
L_0x18c8930 .delay 1 (5,5,5) L_0x18c8930/d;
v0x1867b40_0 .net *"_s1", 0 0, L_0x18c8a40;  1 drivers
S_0x1867c20 .scope generate, "genblk2[11]" "genblk2[11]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1867e30 .param/l "j" 0 2 181, +C4<01011>;
L_0x18c96e0/d .functor AND 1, L_0x18c97a0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c96e0 .delay 1 (5,5,5) L_0x18c96e0/d;
v0x1867ef0_0 .net *"_s1", 0 0, L_0x18c97a0;  1 drivers
S_0x1867fd0 .scope generate, "genblk2[12]" "genblk2[12]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x18681e0 .param/l "j" 0 2 181, +C4<01100>;
L_0x18c9030/d .functor AND 1, L_0x18c90f0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9030 .delay 1 (5,5,5) L_0x18c9030/d;
v0x18682a0_0 .net *"_s1", 0 0, L_0x18c90f0;  1 drivers
S_0x1868380 .scope generate, "genblk2[13]" "genblk2[13]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1868590 .param/l "j" 0 2 181, +C4<01101>;
L_0x18c9250/d .functor AND 1, L_0x18c9310, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9250 .delay 1 (5,5,5) L_0x18c9250/d;
v0x1868650_0 .net *"_s1", 0 0, L_0x18c9310;  1 drivers
S_0x1868730 .scope generate, "genblk2[14]" "genblk2[14]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1868940 .param/l "j" 0 2 181, +C4<01110>;
L_0x18c9470/d .functor AND 1, L_0x18c9530, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9470 .delay 1 (5,5,5) L_0x18c9470/d;
v0x1868a00_0 .net *"_s1", 0 0, L_0x18c9530;  1 drivers
S_0x1868ae0 .scope generate, "genblk2[15]" "genblk2[15]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1868cf0 .param/l "j" 0 2 181, +C4<01111>;
L_0x18c9f80/d .functor AND 1, L_0x18ca040, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9f80 .delay 1 (5,5,5) L_0x18c9f80/d;
v0x1868db0_0 .net *"_s1", 0 0, L_0x18ca040;  1 drivers
S_0x1868e90 .scope generate, "genblk2[16]" "genblk2[16]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x18690a0 .param/l "j" 0 2 181, +C4<010000>;
L_0x18c8f20/d .functor AND 1, L_0x18c84a0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c8f20 .delay 1 (5,5,5) L_0x18c8f20/d;
v0x1869160_0 .net *"_s1", 0 0, L_0x18c84a0;  1 drivers
S_0x1869240 .scope generate, "genblk2[17]" "genblk2[17]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1869450 .param/l "j" 0 2 181, +C4<010001>;
L_0x18c9b10/d .functor AND 1, L_0x18c9bd0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9b10 .delay 1 (5,5,5) L_0x18c9b10/d;
v0x1869510_0 .net *"_s1", 0 0, L_0x18c9bd0;  1 drivers
S_0x18695f0 .scope generate, "genblk2[18]" "genblk2[18]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1869800 .param/l "j" 0 2 181, +C4<010010>;
L_0x18c9d30/d .functor AND 1, L_0x18c9df0, L_0x18ce830, C4<1>, C4<1>;
L_0x18c9d30 .delay 1 (5,5,5) L_0x18c9d30/d;
v0x18698c0_0 .net *"_s1", 0 0, L_0x18c9df0;  1 drivers
S_0x18699a0 .scope generate, "genblk2[19]" "genblk2[19]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1869bb0 .param/l "j" 0 2 181, +C4<010011>;
L_0x18caa50/d .functor AND 1, L_0x18cab10, L_0x18ce830, C4<1>, C4<1>;
L_0x18caa50 .delay 1 (5,5,5) L_0x18caa50/d;
v0x1869c70_0 .net *"_s1", 0 0, L_0x18cab10;  1 drivers
S_0x1869d50 .scope generate, "genblk2[20]" "genblk2[20]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x1869f60 .param/l "j" 0 2 181, +C4<010100>;
L_0x18ca3b0/d .functor AND 1, L_0x18ca470, L_0x18ce830, C4<1>, C4<1>;
L_0x18ca3b0 .delay 1 (5,5,5) L_0x18ca3b0/d;
v0x186a020_0 .net *"_s1", 0 0, L_0x18ca470;  1 drivers
S_0x186a100 .scope generate, "genblk2[21]" "genblk2[21]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186a310 .param/l "j" 0 2 181, +C4<010101>;
L_0x18ca5d0/d .functor AND 1, L_0x18ca690, L_0x18ce830, C4<1>, C4<1>;
L_0x18ca5d0 .delay 1 (5,5,5) L_0x18ca5d0/d;
v0x186a3d0_0 .net *"_s1", 0 0, L_0x18ca690;  1 drivers
S_0x186a4b0 .scope generate, "genblk2[22]" "genblk2[22]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186a6c0 .param/l "j" 0 2 181, +C4<010110>;
L_0x18ca7f0/d .functor AND 1, L_0x18ca8b0, L_0x18ce830, C4<1>, C4<1>;
L_0x18ca7f0 .delay 1 (5,5,5) L_0x18ca7f0/d;
v0x186a780_0 .net *"_s1", 0 0, L_0x18ca8b0;  1 drivers
S_0x186a860 .scope generate, "genblk2[23]" "genblk2[23]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186aa70 .param/l "j" 0 2 181, +C4<010111>;
L_0x18cb330/d .functor AND 1, L_0x18cb3f0, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb330 .delay 1 (5,5,5) L_0x18cb330/d;
v0x186ab30_0 .net *"_s1", 0 0, L_0x18cb3f0;  1 drivers
S_0x186ac10 .scope generate, "genblk2[24]" "genblk2[24]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186ae20 .param/l "j" 0 2 181, +C4<011000>;
L_0x18cac70/d .functor AND 1, L_0x18cad30, L_0x18ce830, C4<1>, C4<1>;
L_0x18cac70 .delay 1 (5,5,5) L_0x18cac70/d;
v0x186aee0_0 .net *"_s1", 0 0, L_0x18cad30;  1 drivers
S_0x186afc0 .scope generate, "genblk2[25]" "genblk2[25]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186b1d0 .param/l "j" 0 2 181, +C4<011001>;
L_0x18cae90/d .functor AND 1, L_0x18caf50, L_0x18ce830, C4<1>, C4<1>;
L_0x18cae90 .delay 1 (5,5,5) L_0x18cae90/d;
v0x186b290_0 .net *"_s1", 0 0, L_0x18caf50;  1 drivers
S_0x186b370 .scope generate, "genblk2[26]" "genblk2[26]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186b580 .param/l "j" 0 2 181, +C4<011010>;
L_0x18cb0b0/d .functor AND 1, L_0x18cb170, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb0b0 .delay 1 (5,5,5) L_0x18cb0b0/d;
v0x186b640_0 .net *"_s1", 0 0, L_0x18cb170;  1 drivers
S_0x186b720 .scope generate, "genblk2[27]" "genblk2[27]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186b930 .param/l "j" 0 2 181, +C4<011011>;
L_0x18cb210/d .functor AND 1, L_0x18cbc80, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb210 .delay 1 (5,5,5) L_0x18cb210/d;
v0x186b9f0_0 .net *"_s1", 0 0, L_0x18cbc80;  1 drivers
S_0x186bad0 .scope generate, "genblk2[28]" "genblk2[28]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186bce0 .param/l "j" 0 2 181, +C4<011100>;
L_0x18cb550/d .functor AND 1, L_0x18cb610, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb550 .delay 1 (5,5,5) L_0x18cb550/d;
v0x186bda0_0 .net *"_s1", 0 0, L_0x18cb610;  1 drivers
S_0x186be80 .scope generate, "genblk2[29]" "genblk2[29]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186c090 .param/l "j" 0 2 181, +C4<011101>;
L_0x18cb770/d .functor AND 1, L_0x18cb830, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb770 .delay 1 (5,5,5) L_0x18cb770/d;
v0x186c150_0 .net *"_s1", 0 0, L_0x18cb830;  1 drivers
S_0x186c230 .scope generate, "genblk2[30]" "genblk2[30]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186c440 .param/l "j" 0 2 181, +C4<011110>;
L_0x18cb990/d .functor AND 1, L_0x18cba50, L_0x18ce830, C4<1>, C4<1>;
L_0x18cb990 .delay 1 (5,5,5) L_0x18cb990/d;
v0x186c500_0 .net *"_s1", 0 0, L_0x18cba50;  1 drivers
S_0x186c5e0 .scope generate, "genblk2[31]" "genblk2[31]" 2 181, 2 181 0, S_0x17a3780;
 .timescale 0 0;
P_0x186c7f0 .param/l "j" 0 2 181, +C4<011111>;
L_0x18cbbb0/d .functor AND 1, L_0x18cc530, L_0x18ce830, C4<1>, C4<1>;
L_0x18cbbb0 .delay 1 (5,5,5) L_0x18cbbb0/d;
v0x186c8b0_0 .net *"_s1", 0 0, L_0x18cc530;  1 drivers
S_0x186c990 .scope module, "overflowCalc" "didOverflow" 2 159, 2 8 0, S_0x17a3780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x18cd1d0/d .functor XOR 1, L_0x18ccaa0, L_0x18ca1a0, C4<0>, C4<0>;
L_0x18cd1d0 .delay 1 (5,5,5) L_0x18cd1d0/d;
L_0x18cd290/d .functor NOT 1, L_0x18cded0, C4<0>, C4<0>, C4<0>;
L_0x18cd290 .delay 1 (5,5,5) L_0x18cd290/d;
L_0x18cd3f0/d .functor NOT 1, L_0x18cd1d0, C4<0>, C4<0>, C4<0>;
L_0x18cd3f0 .delay 1 (5,5,5) L_0x18cd3f0/d;
L_0x18cd500/d .functor NOT 1, L_0x18ccb90, C4<0>, C4<0>, C4<0>;
L_0x18cd500 .delay 1 (5,5,5) L_0x18cd500/d;
L_0x18cd660/d .functor AND 1, L_0x18cded0, L_0x18cd1d0, C4<1>, C4<1>;
L_0x18cd660 .delay 1 (5,5,5) L_0x18cd660/d;
L_0x18cd770/d .functor AND 1, L_0x18cd290, L_0x18cd3f0, C4<1>, C4<1>;
L_0x18cd770 .delay 1 (5,5,5) L_0x18cd770/d;
L_0x18cd920/d .functor AND 1, L_0x18cd660, L_0x18cd500, C4<1>, C4<1>;
L_0x18cd920 .delay 1 (5,5,5) L_0x18cd920/d;
L_0x18cdad0/d .functor AND 1, L_0x18cd770, L_0x18ccb90, C4<1>, C4<1>;
L_0x18cdad0 .delay 1 (5,5,5) L_0x18cdad0/d;
L_0x18cdcd0/d .functor OR 1, L_0x18cd920, L_0x18cdad0, C4<0>, C4<0>;
L_0x18cdcd0 .delay 1 (5,5,5) L_0x18cdcd0/d;
v0x186cc10_0 .net "BxorSub", 0 0, L_0x18cd1d0;  1 drivers
v0x186ccf0_0 .net "a", 0 0, L_0x18cded0;  1 drivers
v0x186cdb0_0 .net "aAndB", 0 0, L_0x18cd660;  1 drivers
v0x186ce80_0 .net "b", 0 0, L_0x18ccaa0;  1 drivers
v0x186cf40_0 .net "negToPos", 0 0, L_0x18cd920;  1 drivers
v0x186d050_0 .net "notA", 0 0, L_0x18cd290;  1 drivers
v0x186d110_0 .net "notB", 0 0, L_0x18cd3f0;  1 drivers
v0x186d1d0_0 .net "notS", 0 0, L_0x18cd500;  1 drivers
v0x186d290_0 .net "notaAndNotb", 0 0, L_0x18cd770;  1 drivers
v0x186d3e0_0 .net "overflow", 0 0, L_0x18cdcd0;  alias, 1 drivers
v0x186d4a0_0 .net "posToNeg", 0 0, L_0x18cdad0;  1 drivers
v0x186d560_0 .net "s", 0 0, L_0x18ccb90;  1 drivers
v0x186d620_0 .net "sub", 0 0, L_0x18ca1a0;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu_paige.v";
