{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519928961611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519928961611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 02 01:29:21 2018 " "Processing started: Fri Mar 02 01:29:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519928961611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928961611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIeHello -c PCIeHello " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928961611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519928962361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519928962361 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcie_core_mem.qsys " "Elaborating Platform Designer system entity \"pcie_core_mem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519928983842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:53 Progress: Loading PCIeHello/pcie_core_mem.qsys " "2018.03.02.01:29:53 Progress: Loading PCIeHello/pcie_core_mem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928993540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:54 Progress: Reading input file " "2018.03.02.01:29:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928994565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:54 Progress: Adding Actuator \[Actuator 1.0\] " "2018.03.02.01:29:54 Progress: Adding Actuator \[Actuator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928994690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:59 Progress: Parameterizing module Actuator " "2018.03.02.01:29:59 Progress: Parameterizing module Actuator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928999360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:59 Progress: Adding OrAtom \[OrAtom 1.0\] " "2018.03.02.01:29:59 Progress: Adding OrAtom \[OrAtom 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928999367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:59 Progress: Parameterizing module OrAtom " "2018.03.02.01:29:59 Progress: Parameterizing module OrAtom" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928999477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:29:59 Progress: Adding PCIe_hard_ip \[altera_pcie_hard_ip 17.1\] " "2018.03.02.01:29:59 Progress: Adding PCIe_hard_ip \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519928999478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Parameterizing module PCIe_hard_ip " "2018.03.02.01:30:06 Progress: Parameterizing module PCIe_hard_ip" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Adding RamDes \[RamDes 1.0\] " "2018.03.02.01:30:06 Progress: Adding RamDes \[RamDes 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Parameterizing module RamDes " "2018.03.02.01:30:06 Progress: Parameterizing module RamDes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Adding RamSrc \[RamSrc 1.0\] " "2018.03.02.01:30:06 Progress: Adding RamSrc \[RamSrc 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Parameterizing module RamSrc " "2018.03.02.01:30:06 Progress: Parameterizing module RamSrc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:06 Progress: Adding RegMask \[RegMask 1.0\] " "2018.03.02.01:30:06 Progress: Adding RegMask \[RegMask 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929006940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:07 Progress: Parameterizing module RegMask " "2018.03.02.01:30:07 Progress: Parameterizing module RegMask" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929007047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:07 Progress: Building connections " "2018.03.02.01:30:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929007050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:07 Progress: Parameterizing connections " "2018.03.02.01:30:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929007200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:07 Progress: Validating " "2018.03.02.01:30:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929007204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.02.01:30:11 Progress: Done reading input file " "2018.03.02.01:30:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929011154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.pcie_core_mem: Module dependency loop involving: \"PCIe_hard_ip\" (altera_pcie_hard_ip 17.1) " "Pcie_core_mem.pcie_core_mem: Module dependency loop involving: \"PCIe_hard_ip\" (altera_pcie_hard_ip 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcie_core_mem.PCIe_hard_ip:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013799 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1) " "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013799 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1) " "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip:  Txs Address width is 15 " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013802 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013802 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013802 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.test_out_export: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Family: Cyclone IV GX " "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Lanes: 1 " "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013805 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013805 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013834 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013834 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcie_core_mem.PCIe_hard_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.test_in must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.clocks_sim must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_busy must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013900 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.pipe_ext must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013900 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.powerdown must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013903 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013903 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: Interrupt sender PCIe_hard_ip.cra_irq is not connected to an interrupt receiver " "Pcie_core_mem.PCIe_hard_ip: Interrupt sender PCIe_hard_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929013903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem: Generating pcie_core_mem \"pcie_core_mem\" for QUARTUS_SYNTH " "Pcie_core_mem: Generating pcie_core_mem \"pcie_core_mem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929015765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Actuator: \"pcie_core_mem\" instantiated Actuator \"Actuator\" " "Actuator: \"pcie_core_mem\" instantiated Actuator \"Actuator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929024611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OrAtom: \"pcie_core_mem\" instantiated OrAtom \"OrAtom\" " "OrAtom: \"pcie_core_mem\" instantiated OrAtom \"OrAtom\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929024613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip: \"pcie_core_mem\" instantiated altera_pcie_hard_ip \"PCIe_hard_ip\" " "PCIe_hard_ip: \"pcie_core_mem\" instantiated altera_pcie_hard_ip \"PCIe_hard_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929025568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RamDes: \"pcie_core_mem\" instantiated RamDes \"RamDes\" " "RamDes: \"pcie_core_mem\" instantiated RamDes \"RamDes\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929025570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RamSrc: \"pcie_core_mem\" instantiated RamSrc \"RamSrc\" " "RamSrc: \"pcie_core_mem\" instantiated RamSrc \"RamSrc\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929025572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RegMask: \"pcie_core_mem\" instantiated RegMask \"RegMask\" " "RegMask: \"pcie_core_mem\" instantiated RegMask \"RegMask\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929025575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929028256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929028566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929028903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929029200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929029511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929029852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pcie_core_mem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pcie_core_mem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pcie_core_mem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pcie_core_mem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pcie_core_mem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pcie_core_mem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"PCIe_hard_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"PCIe_hard_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcie_core_mem_PCIe_hard_ip_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcie_core_mem_PCIe_hard_ip_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929032999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIe_hard_ip_bar0_translator\" " "PCIe_hard_ip_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIe_hard_ip_bar0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"PCIe_hard_ip_cra_translator\" " "PCIe_hard_ip_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"PCIe_hard_ip_cra_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIe_hard_ip_bar0_agent\" " "PCIe_hard_ip_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIe_hard_ip_bar0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"PCIe_hard_ip_cra_agent\" " "PCIe_hard_ip_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"PCIe_hard_ip_cra_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"PCIe_hard_ip_cra_agent_rsp_fifo\" " "PCIe_hard_ip_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"PCIe_hard_ip_cra_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIe_hard_ip_bar0_limiter\" " "PCIe_hard_ip_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIe_hard_ip_bar0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"PCIe_hard_ip_cra_burst_adapter\" " "PCIe_hard_ip_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"PCIe_hard_ip_cra_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIe_hard_ip_cra_rsp_width_adapter\" " "PCIe_hard_ip_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIe_hard_ip_cra_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929036777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929037333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929037930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929038471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929038478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929038482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929038488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem: Done \"pcie_core_mem\" with 36 modules, 75 files " "Pcie_core_mem: Done \"pcie_core_mem\" with 36 modules, 75 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929038489 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pcie_core_mem.qsys " "Finished elaborating Platform Designer system entity \"pcie_core_mem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929039733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actuator.v 1 1 " "Found 1 design units, including 1 entities, in source file actuator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Actuator " "Found entity 1: Actuator" {  } { { "Actuator.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/Actuator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmask.v 1 1 " "Found 1 design units, including 1 entities, in source file regmask.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMask " "Found entity 1: RegMask" {  } { { "RegMask.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RegMask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file ramsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamSrc " "Found entity 1: RamSrc" {  } { { "RamSrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RamSrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdes.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDes " "Found entity 1: RamDes" {  } { { "RamDes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RamDes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE OrAtom.v(27) " "Verilog HDL Declaration information at OrAtom.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oratom.v 1 1 " "Found 1 design units, including 1 entities, in source file oratom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrAtom " "Found entity 1: OrAtom" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/pcie_core_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/pcie_core_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem " "Found entity 1: pcie_core_mem" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/actuator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/actuator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Actuator " "Found entity 1: Actuator" {  } { { "db/ip/pcie_core_mem/submodules/actuator.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/actuator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE oratom.v(27) " "Verilog HDL Declaration information at oratom.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/oratom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/oratom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrAtom " "Found entity 1: OrAtom" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/ramdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDes " "Found entity 1: RamDes" {  } { { "db/ip/pcie_core_mem/submodules/ramdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/ramsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamSrc " "Found entity 1: RamSrc" {  } { { "db/ip/pcie_core_mem/submodules/ramsrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/regmask.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/regmask.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMask " "Found entity 1: RegMask" {  } { { "db/ip/pcie_core_mem/submodules/regmask.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/regmask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040105 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040123 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040123 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040123 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040123 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040194 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040302 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1519929040303 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1519929040304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040340 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040340 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040340 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1519929040343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_PCIe_hard_ip " "Found entity 1: pcie_core_mem_PCIe_hard_ip" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 " "Found entity 1: pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040497 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_PCIe_hard_ip_altgx_internal " "Found entity 2: pcie_core_mem_PCIe_hard_ip_altgx_internal" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_irq_mapper " "Found entity 1: pcie_core_mem_irq_mapper" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040539 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router " "Found entity 2: pcie_core_mem_mm_interconnect_0_router" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040544 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_001 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_001" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_005_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040547 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_005 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_005" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519929040549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_006_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040550 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_006 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_006" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929040558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929040558 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929040558 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929040558 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(30) " "Verilog HDL Parameter Declaration warning at OrAtom.v(30): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040559 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(31) " "Verilog HDL Parameter Declaration warning at OrAtom.v(31): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040559 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(32) " "Verilog HDL Parameter Declaration warning at OrAtom.v(32): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040559 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(33) " "Verilog HDL Parameter Declaration warning at OrAtom.v(33): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040559 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(34) " "Verilog HDL Parameter Declaration warning at OrAtom.v(34): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040559 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(30) " "Verilog HDL Parameter Declaration warning at oratom.v(30): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040560 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(31) " "Verilog HDL Parameter Declaration warning at oratom.v(31): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040560 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(32) " "Verilog HDL Parameter Declaration warning at oratom.v(32): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040560 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(33) " "Verilog HDL Parameter Declaration warning at oratom.v(33): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040560 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(34) " "Verilog HDL Parameter Declaration warning at oratom.v(34): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519929040560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcie_core_mem " "Elaborating entity \"pcie_core_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519929041049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Actuator Actuator:actuator " "Elaborating entity \"Actuator\" for hierarchy \"Actuator:actuator\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "actuator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrAtom OrAtom:oratom " "Elaborating entity \"OrAtom\" for hierarchy \"OrAtom:oratom\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "oratom" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oratom.v(49) " "Verilog HDL assignment warning at oratom.v(49): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041222 "|pcie_core_mem|OrAtom:oratom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oratom.v(57) " "Verilog HDL assignment warning at oratom.v(57): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041222 "|pcie_core_mem|OrAtom:oratom"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oratom.v(96) " "Verilog HDL Case Statement information at oratom.v(96): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929041223 "|pcie_core_mem|OrAtom:oratom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip pcie_core_mem_PCIe_hard_ip:pcie_hard_ip " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "pcie_hard_ip" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "pcie_internal_hip" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041265 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041326 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041326 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041327 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041328 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041328 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041328 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041328 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929041328 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041366 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041366 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041367 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041367 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041367 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041422 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929041422 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929041592 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929041592 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929041592 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929041945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929042192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929042192 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929042192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929042279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929042279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929042281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929042695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929042695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929042700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929042934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929042934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929042937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929043137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929043137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929043417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929043417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929043621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929043621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929043744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929043744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929043762 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929043870 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929043870 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929044768 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929044768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929044836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929044836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929044855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929044855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929044963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929044963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929044979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045143 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929045143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929045220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929045220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045282 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929045296 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929045538 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929045538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929045600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929045600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929045637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929045637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_vdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929045707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929045707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929045763 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929045763 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929045766 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929045778 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046044 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929046044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929046589 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929046589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929046949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929046949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929046949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047339 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929047339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047589 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929047589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929047667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929047667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929047746 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929047996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929047996 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929047996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929048042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929048074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929048167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929048230 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048449 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929048449 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048511 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048511 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929048511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048605 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip_altgx_internal pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip_altgx_internal\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "altgx_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048636 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] pcie_core_mem_pcie_hard_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(105) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048683 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] pcie_core_mem_pcie_hard_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(106) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048683 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "pll0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929048730 ""}  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929048730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929048808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929048808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "reset_controller_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "pipe_interface_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "rst_controller" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDes RamDes:ramdes " "Elaborating entity \"RamDes\" for hierarchy \"RamDes:ramdes\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "ramdes" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamSrc RamSrc:ramsrc " "Elaborating entity \"RamSrc\" for hierarchy \"RamSrc:ramsrc\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "ramsrc" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ramsrc.v(31) " "Verilog HDL assignment warning at ramsrc.v(31): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/ramsrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929048870 "|pcie_core_mem|RamSrc:ramsrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMask RegMask:regmask " "Elaborating entity \"RegMask\" for hierarchy \"RegMask:regmask\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "regmask" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_bar0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_bar0_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_cra_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ramsrc_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ramsrc_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "ramsrc_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929048996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:regmask_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:regmask_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "regmask_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:actuator_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:actuator_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_txs_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_bar0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_bar0_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_001 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_001\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_001_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_005 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_005\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_005_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_005_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_006 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_006\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_006_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_006_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_limiter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929049261 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929049527 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929049542 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519929049542 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_cmd_demux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_cmd_demux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_cmd_mux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_cmd_mux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_rsp_demux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_rsp_demux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_rsp_mux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_rsp_mux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049636 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049636 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049636 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049667 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049667 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519929049667 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_irq_mapper pcie_core_mem_irq_mapper:irq_mapper " "Elaborating entity \"pcie_core_mem_irq_mapper\" for hierarchy \"pcie_core_mem_irq_mapper:irq_mapper\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "irq_mapper" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "rst_controller" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929049746 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1519929052277 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1519929052277 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1519929052277 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052308 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1519929052308 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1519929052308 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519929052386 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1519929052386 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929053621 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1519929053621 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1519929053621 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RamSrc:ramsrc\|ram_rtl_0 " "Inferred RAM node \"RamSrc:ramsrc\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1519929057699 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|pcie_core_mem\|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|pcie_core_mem\|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929062605 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[80\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2599 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519929064418 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a80"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1519929064418 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1519929064418 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RamSrc:ramsrc\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RamSrc:ramsrc\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RamDes:ramdes\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RamDes:ramdes\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519929064918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1519929064918 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1519929064918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamSrc:ramsrc\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RamSrc:ramsrc\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929065011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamSrc:ramsrc\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RamSrc:ramsrc\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929065011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1bm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929065089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929065089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDes:ramdes\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RamDes:ramdes\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929065105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDes:ramdes\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RamDes:ramdes\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929065105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519929065105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49h1 " "Found entity 1: altsyncram_49h1" {  } { { "db/altsyncram_49h1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_49h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519929065183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929065183 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519929066261 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519929066511 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519929066511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519929073105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1179 " "1179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519929079152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929079980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519929081277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519929081277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7413 " "Implemented 7413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519929082230 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519929082230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6739 " "Implemented 6739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519929082230 ""} { "Info" "ICUT_CUT_TM_RAMS" "662 " "Implemented 662 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1519929082230 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1519929082230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519929082230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519929082387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 02 01:31:22 2018 " "Processing ended: Fri Mar 02 01:31:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519929082387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519929082387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519929082387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519929082387 ""}
