{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.0897531,
	"cts__clock__skew__setup__pre_repair": 0.045226,
	"cts__clock__skew__hold__pre_repair": 0.045226,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.337139,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0200863,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.102547,
	"cts__power__switching__total__pre_repair": 0.0813886,
	"cts__power__leakage__total__pre_repair": 0.00132267,
	"cts__power__total__pre_repair": 0.185258,
	"cts__design__io__pre_repair": 269,
	"cts__design__die__area__pre_repair": 212205,
	"cts__design__core__area__pre_repair": 193770,
	"cts__design__instance__count__pre_repair": 25927,
	"cts__design__instance__area__pre_repair": 55268.7,
	"cts__design__instance__count__stdcell__pre_repair": 25925,
	"cts__design__instance__area__stdcell__pre_repair": 52787.4,
	"cts__design__instance__count__macros__pre_repair": 2,
	"cts__design__instance__area__macros__pre_repair": 2481.25,
	"cts__design__instance__utilization__pre_repair": 0.285228,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.275956,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.0897531,
	"cts__clock__skew__setup__post_repair": 0.045226,
	"cts__clock__skew__hold__post_repair": 0.045226,
	"cts__timing__drv__max_slew_limit__post_repair": 0.337139,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0200863,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.102547,
	"cts__power__switching__total__post_repair": 0.0813886,
	"cts__power__leakage__total__post_repair": 0.00132267,
	"cts__power__total__post_repair": 0.185258,
	"cts__design__io__post_repair": 269,
	"cts__design__die__area__post_repair": 212205,
	"cts__design__core__area__post_repair": 193770,
	"cts__design__instance__count__post_repair": 25927,
	"cts__design__instance__area__post_repair": 55268.7,
	"cts__design__instance__count__stdcell__post_repair": 25925,
	"cts__design__instance__area__stdcell__post_repair": 52787.4,
	"cts__design__instance__count__macros__post_repair": 2,
	"cts__design__instance__area__macros__post_repair": 2481.25,
	"cts__design__instance__utilization__post_repair": 0.285228,
	"cts__design__instance__utilization__stdcell__post_repair": 0.275956,
	"cts__design__instance__displacement__total": 190.154,
	"cts__design__instance__displacement__mean": 0.007,
	"cts__design__instance__displacement__max": 7.606,
	"cts__route__wirelength__estimated": 484244,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 484244,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0884566,
	"cts__clock__skew__setup": 0.0434523,
	"cts__clock__skew__hold": 0.0434523,
	"cts__timing__drv__max_slew_limit": 0.334762,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.024226,
	"cts__timing__drv__max_cap": 2,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.102555,
	"cts__power__switching__total": 0.0816283,
	"cts__power__leakage__total": 0.00132267,
	"cts__power__total": 0.185506,
	"cts__design__io": 269,
	"cts__design__die__area": 212205,
	"cts__design__core__area": 193770,
	"cts__design__instance__count": 25927,
	"cts__design__instance__area": 55268.7,
	"cts__design__instance__count__stdcell": 25925,
	"cts__design__instance__area__stdcell": 52787.4,
	"cts__design__instance__count__macros": 2,
	"cts__design__instance__area__macros": 2481.25,
	"cts__design__instance__utilization": 0.285228,
	"cts__design__instance__utilization__stdcell": 0.275956
}