Classic Timing Analyzer report for dataPath
Tue Dec 15 16:56:58 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.627 ns                         ; Sub                                                     ; instructionSetOperation:part3|register:ARegister|out[1] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.746 ns                         ; instructionSetOperation:part3|register:ARegister|out[6] ; Output[6]                                               ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.486 ns                        ; Meminst                                                 ; Address[3]                                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.531 ns                        ; Input[0]                                                ; instructionSetOperation:part3|register:ARegister|out[0] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 311.92 MHz ( period = 3.206 ns ) ; instructionSetOperation:part3|register:ARegister|out[6] ; instructionSetOperation:part3|register:ARegister|out[1] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                         ;                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; instructionSetOperation:part3|register:ARegister|out[6]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; instructionSetOperation:part3|register:ARegister|out[2]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns )               ; instructionSetOperation:part3|register:ARegister|out[0]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.512 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; instructionSetOperation:part3|register:ARegister|out[3]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 368.87 MHz ( period = 2.711 ns )               ; instructionSetOperation:part3|register:ARegister|out[1]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionSetOperation:part3|register:ARegister|out[5]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionSetOperation:part3|register:ARegister|out[4]           ; instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionSetOperation:part3|register:ARegister|out[7]           ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock      ; Clock    ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:eightBitsRegister|out[0] ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock      ; Clock    ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock      ; Clock    ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock      ; Clock    ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock      ; Clock    ; None                        ; None                      ; 0.634 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                         ;
+-------+--------------+------------+----------+-------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                ; To Clock ;
+-------+--------------+------------+----------+-------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A   ; None         ; 5.627 ns   ; Sub      ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A   ; None         ; 5.288 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A   ; None         ; 5.087 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A   ; None         ; 5.031 ns   ; Input[7] ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A   ; None         ; 5.019 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A   ; None         ; 4.809 ns   ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A   ; None         ; 4.400 ns   ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock    ;
; N/A   ; None         ; 4.400 ns   ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock    ;
; N/A   ; None         ; 4.400 ns   ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock    ;
; N/A   ; None         ; 4.400 ns   ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock    ;
; N/A   ; None         ; 4.400 ns   ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock    ;
; N/A   ; None         ; 4.373 ns   ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock    ;
; N/A   ; None         ; 4.295 ns   ; Input[6] ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A   ; None         ; 4.289 ns   ; Input[1] ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[0] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; Clock    ;
; N/A   ; None         ; 4.277 ns   ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; Clock    ;
; N/A   ; None         ; 4.252 ns   ; Aload    ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A   ; None         ; 4.196 ns   ; Input[3] ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A   ; None         ; 4.179 ns   ; Input[2] ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A   ; None         ; 3.975 ns   ; Input[5] ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A   ; None         ; 3.860 ns   ; Input[4] ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A   ; None         ; 3.779 ns   ; Input[0] ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
+-------+--------------+------------+----------+-------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                             ;
+-------+--------------+------------+-------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                              ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 9.746 ns   ; instructionSetOperation:part3|register:ARegister|out[6]           ; Output[6]  ; Clock      ;
; N/A   ; None         ; 9.399 ns   ; instructionSetOperation:part3|register:ARegister|out[2]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 9.370 ns   ; instructionSetOperation:part3|register:ARegister|out[3]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 9.241 ns   ; instructionSetOperation:part3|register:ARegister|out[0]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 9.080 ns   ; instructionSetOperation:part3|register:ARegister|out[1]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 8.972 ns   ; instructionSetOperation:part3|register:ARegister|out[6]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 8.957 ns   ; instructionSetOperation:part3|register:ARegister|out[7]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 8.832 ns   ; instructionSetOperation:part3|register:ARegister|out[7]           ; Output[7]  ; Clock      ;
; N/A   ; None         ; 8.832 ns   ; instructionSetOperation:part3|register:ARegister|out[7]           ; Apos       ; Clock      ;
; N/A   ; None         ; 8.823 ns   ; instructionSetOperation:part3|register:ARegister|out[4]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 8.747 ns   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Address[0] ; Clock      ;
; N/A   ; None         ; 8.731 ns   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Address[1] ; Clock      ;
; N/A   ; None         ; 8.720 ns   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Address[2] ; Clock      ;
; N/A   ; None         ; 8.710 ns   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Address[4] ; Clock      ;
; N/A   ; None         ; 8.669 ns   ; instructionSetOperation:part3|register:ARegister|out[5]           ; Aeq0       ; Clock      ;
; N/A   ; None         ; 8.389 ns   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Address[3] ; Clock      ;
; N/A   ; None         ; 8.331 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; IR[1]      ; Clock      ;
; N/A   ; None         ; 8.223 ns   ; instructionSetOperation:part3|register:ARegister|out[4]           ; Output[4]  ; Clock      ;
; N/A   ; None         ; 8.047 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[0] ; Address[0] ; Clock      ;
; N/A   ; None         ; 7.979 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; Address[3] ; Clock      ;
; N/A   ; None         ; 7.933 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; Address[1] ; Clock      ;
; N/A   ; None         ; 7.922 ns   ; instructionSetOperation:part3|register:ARegister|out[0]           ; Output[0]  ; Clock      ;
; N/A   ; None         ; 7.866 ns   ; instructionSetOperation:part3|register:ARegister|out[2]           ; Output[2]  ; Clock      ;
; N/A   ; None         ; 7.801 ns   ; instructionSetOperation:part3|register:ARegister|out[5]           ; Output[5]  ; Clock      ;
; N/A   ; None         ; 7.708 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; IR[2]      ; Clock      ;
; N/A   ; None         ; 7.662 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; Address[2] ; Clock      ;
; N/A   ; None         ; 7.643 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; Address[4] ; Clock      ;
; N/A   ; None         ; 7.622 ns   ; instructionSetOperation:part3|register:ARegister|out[3]           ; Output[3]  ; Clock      ;
; N/A   ; None         ; 7.619 ns   ; instructionSetOperation:part3|register:ARegister|out[1]           ; Output[1]  ; Clock      ;
; N/A   ; None         ; 7.356 ns   ; instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; IR[0]      ; Clock      ;
+-------+--------------+------------+-------------------------------------------------------------------+------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 11.486 ns       ; Meminst ; Address[3] ;
; N/A   ; None              ; 11.214 ns       ; Meminst ; Address[0] ;
; N/A   ; None              ; 11.174 ns       ; Meminst ; Address[2] ;
; N/A   ; None              ; 11.151 ns       ; Meminst ; Address[4] ;
; N/A   ; None              ; 11.092 ns       ; Meminst ; Address[1] ;
+-------+-------------------+-----------------+---------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                ;
+---------------+-------------+-----------+----------+-------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                ; To Clock ;
+---------------+-------------+-----------+----------+-------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.531 ns ; Input[0] ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A           ; None        ; -3.572 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A           ; None        ; -3.573 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A           ; None        ; -3.575 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A           ; None        ; -3.577 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A           ; None        ; -3.612 ns ; Input[4] ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A           ; None        ; -3.727 ns ; Input[5] ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A           ; None        ; -3.875 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A           ; None        ; -3.878 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A           ; None        ; -3.880 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A           ; None        ; -3.884 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A           ; None        ; -3.886 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A           ; None        ; -3.886 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A           ; None        ; -3.923 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A           ; None        ; -3.929 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A           ; None        ; -3.931 ns ; Input[2] ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A           ; None        ; -3.948 ns ; Input[3] ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A           ; None        ; -3.961 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A           ; None        ; -4.004 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A           ; None        ; -4.024 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[0] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; Clock    ;
; N/A           ; None        ; -4.029 ns ; IRload   ; instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; Clock    ;
; N/A           ; None        ; -4.041 ns ; Input[1] ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A           ; None        ; -4.047 ns ; Input[6] ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A           ; None        ; -4.097 ns ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock    ;
; N/A           ; None        ; -4.097 ns ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock    ;
; N/A           ; None        ; -4.097 ns ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock    ;
; N/A           ; None        ; -4.097 ns ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock    ;
; N/A           ; None        ; -4.097 ns ; JMPmux   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock    ;
; N/A           ; None        ; -4.125 ns ; Asel[1]  ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A           ; None        ; -4.152 ns ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; Clock    ;
; N/A           ; None        ; -4.152 ns ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; Clock    ;
; N/A           ; None        ; -4.152 ns ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; Clock    ;
; N/A           ; None        ; -4.152 ns ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; Clock    ;
; N/A           ; None        ; -4.152 ns ; PCload   ; instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; Clock    ;
; N/A           ; None        ; -4.561 ns ; Asel[0]  ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A           ; None        ; -4.771 ns ; Aload    ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
; N/A           ; None        ; -4.783 ns ; Input[7] ; instructionSetOperation:part3|register:ARegister|out[7]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[0]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[6]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[4]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[5]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[2]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[3]           ; Clock    ;
; N/A           ; None        ; -5.379 ns ; Sub      ; instructionSetOperation:part3|register:ARegister|out[1]           ; Clock    ;
+---------------+-------------+-----------+----------+-------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 15 16:56:58 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 311.92 MHz between source register "instructionSetOperation:part3|register:ARegister|out[6]" and destination register "instructionSetOperation:part3|register:ARegister|out[0]" (period= 3.206 ns)
    Info: + Longest register to register delay is 2.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y8_N11; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[6]'
        Info: 2: + IC(0.386 ns) + CELL(0.455 ns) = 0.841 ns; Loc. = LCCOMB_X39_Y8_N16; Fanout = 2; COMB Node = 'instructionSetOperation:part3|Equal0~0'
        Info: 3: + IC(0.314 ns) + CELL(0.322 ns) = 1.477 ns; Loc. = LCCOMB_X39_Y8_N0; Fanout = 1; COMB Node = 'instructionSetOperation:part3|register:ARegister|out[6]~2'
        Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 1.943 ns; Loc. = LCCOMB_X39_Y8_N18; Fanout = 7; COMB Node = 'instructionSetOperation:part3|register:ARegister|out[6]~3'
        Info: 5: + IC(0.266 ns) + CELL(0.758 ns) = 2.967 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
        Info: Total cell delay = 1.713 ns ( 57.74 % )
        Info: Total interconnect delay = 1.254 ns ( 42.26 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
            Info: Total cell delay = 1.628 ns ( 57.26 % )
            Info: Total interconnect delay = 1.215 ns ( 42.74 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y8_N11; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[6]'
            Info: Total cell delay = 1.628 ns ( 57.26 % )
            Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "instructionSetOperation:part3|register:ARegister|out[0]" (data pin = "Sub", clock pin = "Clock") is 5.627 ns
    Info: + Longest pin to register delay is 8.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_Y21; Fanout = 1; PIN Node = 'Sub'
        Info: 2: + IC(5.633 ns) + CELL(0.491 ns) = 7.018 ns; Loc. = LCCOMB_X39_Y8_N0; Fanout = 1; COMB Node = 'instructionSetOperation:part3|register:ARegister|out[6]~2'
        Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 7.484 ns; Loc. = LCCOMB_X39_Y8_N18; Fanout = 7; COMB Node = 'instructionSetOperation:part3|register:ARegister|out[6]~3'
        Info: 4: + IC(0.266 ns) + CELL(0.758 ns) = 8.508 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
        Info: Total cell delay = 2.321 ns ( 27.28 % )
        Info: Total interconnect delay = 6.187 ns ( 72.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
Info: tco from clock "Clock" to destination pin "Output[6]" through register "instructionSetOperation:part3|register:ARegister|out[6]" is 9.746 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y8_N11; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[6]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y8_N11; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[6]'
        Info: 2: + IC(3.620 ns) + CELL(3.006 ns) = 6.626 ns; Loc. = PIN_AB9; Fanout = 0; PIN Node = 'Output[6]'
        Info: Total cell delay = 3.006 ns ( 45.37 % )
        Info: Total interconnect delay = 3.620 ns ( 54.63 % )
Info: Longest tpd from source pin "Meminst" to destination pin "Address[3]" is 11.486 ns
    Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 5; PIN Node = 'Meminst'
    Info: 2: + IC(5.651 ns) + CELL(0.521 ns) = 7.006 ns; Loc. = LCCOMB_X12_Y10_N22; Fanout = 1; COMB Node = 'instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3'
    Info: 3: + IC(1.670 ns) + CELL(2.810 ns) = 11.486 ns; Loc. = PIN_N6; Fanout = 0; PIN Node = 'Address[3]'
    Info: Total cell delay = 4.165 ns ( 36.26 % )
    Info: Total interconnect delay = 7.321 ns ( 63.74 % )
Info: th for register "instructionSetOperation:part3|register:ARegister|out[0]" (data pin = "Input[0]", clock pin = "Clock") is -3.531 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R18; Fanout = 1; PIN Node = 'Input[0]'
        Info: 2: + IC(5.542 ns) + CELL(0.178 ns) = 6.564 ns; Loc. = LCCOMB_X39_Y8_N24; Fanout = 1; COMB Node = 'instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~6'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.660 ns; Loc. = LCFF_X39_Y8_N25; Fanout = 3; REG Node = 'instructionSetOperation:part3|register:ARegister|out[0]'
        Info: Total cell delay = 1.118 ns ( 16.79 % )
        Info: Total interconnect delay = 5.542 ns ( 83.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Dec 15 16:56:58 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


