
PSM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e5c  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003040  08003040  00004040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003100  08003100  0000506c  2**0
                  CONTENTS
  4 .ARM          00000000  08003100  08003100  0000506c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003100  08003100  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003100  08003100  00004100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003104  08003104  00004104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003108  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000006c  08003174  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08003174  0000519c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009951  00000000  00000000  00005095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002101  00000000  00000000  0000e9e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  00010ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000074a  00000000  00000000  00011490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e44  00000000  00000000  00011bda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b39e  00000000  00000000  0002aa1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009334f  00000000  00000000  00035dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c910b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000246c  00000000  00000000  000c9150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000cb5bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000006c 	.word	0x2000006c
 8000200:	00000000 	.word	0x00000000
 8000204:	08003028 	.word	0x08003028

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000070 	.word	0x20000070
 8000220:	08003028 	.word	0x08003028

08000224 <Task_Init>:
void Task_Init(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Task_Init(void){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0

	IOHWAB_Init();
 8000228:	f002 fb3a 	bl	80028a0 <IOHWAB_Init>

	Stm_Init();
 800022c:	f002 fd6a 	bl	8002d04 <Stm_Init>

	KbdDrv_Init();
 8000230:	f002 fbe4 	bl	80029fc <KbdDrv_Init>

	SeatPosCtrl_Init();
 8000234:	f002 fcca 	bl	8002bcc <SeatPosCtrl_Init>
}
 8000238:	bf00      	nop
 800023a:	bd80      	pop	{r7, pc}

0800023c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000240:	f000 fb44 	bl	80008cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000244:	f000 f82c 	bl	80002a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000248:	f000 f96e 	bl	8000528 <MX_GPIO_Init>
  MX_DMA_Init();
 800024c:	f000 f94e 	bl	80004ec <MX_DMA_Init>
  MX_ADC1_Init();
 8000250:	f000 f880 	bl	8000354 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000254:	f000 f920 	bl	8000498 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Task_Init();
 8000258:	f7ff ffe4 	bl	8000224 <Task_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(main1msFlag!= 0){
 800025c:	4b0e      	ldr	r3, [pc, #56]	@ (8000298 <main+0x5c>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d0fb      	beq.n	800025c <main+0x20>
	 	  	main1msFlag= 0;
 8000264:	4b0c      	ldr	r3, [pc, #48]	@ (8000298 <main+0x5c>)
 8000266:	2200      	movs	r2, #0
 8000268:	701a      	strb	r2, [r3, #0]
	 	  	main10msTickTout++;
 800026a:	4b0c      	ldr	r3, [pc, #48]	@ (800029c <main+0x60>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	3301      	adds	r3, #1
 8000270:	b2da      	uxtb	r2, r3
 8000272:	4b0a      	ldr	r3, [pc, #40]	@ (800029c <main+0x60>)
 8000274:	701a      	strb	r2, [r3, #0]
	 	  	if (main10msTickTout>= 10){
 8000276:	4b09      	ldr	r3, [pc, #36]	@ (800029c <main+0x60>)
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b09      	cmp	r3, #9
 800027c:	d9ee      	bls.n	800025c <main+0x20>
	 	  		main10msTickTout= 0;
 800027e:	4b07      	ldr	r3, [pc, #28]	@ (800029c <main+0x60>)
 8000280:	2200      	movs	r2, #0
 8000282:	701a      	strb	r2, [r3, #0]

	 	  		IOHWAB_Task();
 8000284:	f002 fb06 	bl	8002894 <IOHWAB_Task>

	 	  		Stm_Task();
 8000288:	f002 fd48 	bl	8002d1c <Stm_Task>

	 	  		KbdDrv_Task();
 800028c:	f002 fbc2 	bl	8002a14 <KbdDrv_Task>

	 	  		SeatPosCtrl_Task();
 8000290:	f002 fca2 	bl	8002bd8 <SeatPosCtrl_Task>
	  if(main1msFlag!= 0){
 8000294:	e7e2      	b.n	800025c <main+0x20>
 8000296:	bf00      	nop
 8000298:	20000088 	.word	0x20000088
 800029c:	20000089 	.word	0x20000089

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b096      	sub	sp, #88	@ 0x58
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80002aa:	2228      	movs	r2, #40	@ 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f002 fe8e 	bl	8002fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	f107 031c 	add.w	r3, r7, #28
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]
 80002c0:	60da      	str	r2, [r3, #12]
 80002c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
 80002d0:	611a      	str	r2, [r3, #16]
 80002d2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d4:	2302      	movs	r3, #2
 80002d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d8:	2301      	movs	r3, #1
 80002da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002dc:	2310      	movs	r3, #16
 80002de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e0:	2302      	movs	r3, #2
 80002e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002e4:	2300      	movs	r3, #0
 80002e6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002e8:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80002ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80002f2:	4618      	mov	r0, r3
 80002f4:	f001 fd2a 	bl	8001d4c <HAL_RCC_OscConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80002fe:	f000 f981 	bl	8000604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	230f      	movs	r3, #15
 8000304:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000306:	2302      	movs	r3, #2
 8000308:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800030e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000312:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000318:	f107 031c 	add.w	r3, r7, #28
 800031c:	2102      	movs	r1, #2
 800031e:	4618      	mov	r0, r3
 8000320:	f001 ff96 	bl	8002250 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800032a:	f000 f96b 	bl	8000604 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800032e:	2302      	movs	r3, #2
 8000330:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000336:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	4618      	mov	r0, r3
 800033c:	f002 f916 	bl	800256c <HAL_RCCEx_PeriphCLKConfig>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000346:	f000 f95d 	bl	8000604 <Error_Handler>
  }
}
 800034a:	bf00      	nop
 800034c:	3758      	adds	r7, #88	@ 0x58
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
	...

08000354 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	605a      	str	r2, [r3, #4]
 8000362:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000364:	4b4a      	ldr	r3, [pc, #296]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000366:	4a4b      	ldr	r2, [pc, #300]	@ (8000494 <MX_ADC1_Init+0x140>)
 8000368:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800036a:	4b49      	ldr	r3, [pc, #292]	@ (8000490 <MX_ADC1_Init+0x13c>)
 800036c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000370:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000372:	4b47      	ldr	r3, [pc, #284]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000374:	2201      	movs	r2, #1
 8000376:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000378:	4b45      	ldr	r3, [pc, #276]	@ (8000490 <MX_ADC1_Init+0x13c>)
 800037a:	2200      	movs	r2, #0
 800037c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800037e:	4b44      	ldr	r3, [pc, #272]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000380:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000384:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000386:	4b42      	ldr	r3, [pc, #264]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000388:	2200      	movs	r2, #0
 800038a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 800038c:	4b40      	ldr	r3, [pc, #256]	@ (8000490 <MX_ADC1_Init+0x13c>)
 800038e:	2208      	movs	r2, #8
 8000390:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000392:	483f      	ldr	r0, [pc, #252]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000394:	f000 fb02 	bl	800099c <HAL_ADC_Init>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800039e:	f000 f931 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003a2:	2300      	movs	r3, #0
 80003a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003a6:	2301      	movs	r3, #1
 80003a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80003aa:	2306      	movs	r3, #6
 80003ac:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ae:	1d3b      	adds	r3, r7, #4
 80003b0:	4619      	mov	r1, r3
 80003b2:	4837      	ldr	r0, [pc, #220]	@ (8000490 <MX_ADC1_Init+0x13c>)
 80003b4:	f000 fcd6 	bl	8000d64 <HAL_ADC_ConfigChannel>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80003be:	f000 f921 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003c2:	2301      	movs	r3, #1
 80003c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003c6:	2302      	movs	r3, #2
 80003c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	4619      	mov	r1, r3
 80003ce:	4830      	ldr	r0, [pc, #192]	@ (8000490 <MX_ADC1_Init+0x13c>)
 80003d0:	f000 fcc8 	bl	8000d64 <HAL_ADC_ConfigChannel>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80003da:	f000 f913 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80003de:	2302      	movs	r3, #2
 80003e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003e2:	2303      	movs	r3, #3
 80003e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	4619      	mov	r1, r3
 80003ea:	4829      	ldr	r0, [pc, #164]	@ (8000490 <MX_ADC1_Init+0x13c>)
 80003ec:	f000 fcba 	bl	8000d64 <HAL_ADC_ConfigChannel>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003f6:	f000 f905 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80003fa:	2303      	movs	r3, #3
 80003fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80003fe:	2304      	movs	r3, #4
 8000400:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	4619      	mov	r1, r3
 8000406:	4822      	ldr	r0, [pc, #136]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000408:	f000 fcac 	bl	8000d64 <HAL_ADC_ConfigChannel>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000412:	f000 f8f7 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000416:	2304      	movs	r3, #4
 8000418:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800041a:	2305      	movs	r3, #5
 800041c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	4619      	mov	r1, r3
 8000422:	481b      	ldr	r0, [pc, #108]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000424:	f000 fc9e 	bl	8000d64 <HAL_ADC_ConfigChannel>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800042e:	f000 f8e9 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000432:	230b      	movs	r3, #11
 8000434:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000436:	2306      	movs	r3, #6
 8000438:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	4619      	mov	r1, r3
 800043e:	4814      	ldr	r0, [pc, #80]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000440:	f000 fc90 	bl	8000d64 <HAL_ADC_ConfigChannel>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800044a:	f000 f8db 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800044e:	230c      	movs	r3, #12
 8000450:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000452:	2307      	movs	r3, #7
 8000454:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	4619      	mov	r1, r3
 800045a:	480d      	ldr	r0, [pc, #52]	@ (8000490 <MX_ADC1_Init+0x13c>)
 800045c:	f000 fc82 	bl	8000d64 <HAL_ADC_ConfigChannel>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000466:	f000 f8cd 	bl	8000604 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800046a:	230d      	movs	r3, #13
 800046c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800046e:	2308      	movs	r3, #8
 8000470:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	4619      	mov	r1, r3
 8000476:	4806      	ldr	r0, [pc, #24]	@ (8000490 <MX_ADC1_Init+0x13c>)
 8000478:	f000 fc74 	bl	8000d64 <HAL_ADC_ConfigChannel>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8000482:	f000 f8bf 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000486:	bf00      	nop
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	2000008c 	.word	0x2000008c
 8000494:	40012400 	.word	0x40012400

08000498 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800049c:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 800049e:	4a12      	ldr	r2, [pc, #72]	@ (80004e8 <MX_USART3_UART_Init+0x50>)
 80004a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80004a2:	4b10      	ldr	r3, [pc, #64]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80004aa:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80004b0:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80004b6:	4b0b      	ldr	r3, [pc, #44]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80004bc:	4b09      	ldr	r3, [pc, #36]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004be:	220c      	movs	r2, #12
 80004c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004c2:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80004c8:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80004ce:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <MX_USART3_UART_Init+0x4c>)
 80004d0:	f002 f902 	bl	80026d8 <HAL_UART_Init>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80004da:	f000 f893 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000100 	.word	0x20000100
 80004e8:	40004800 	.word	0x40004800

080004ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <MX_DMA_Init+0x38>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000524 <MX_DMA_Init+0x38>)
 80004f8:	f043 0301 	orr.w	r3, r3, #1
 80004fc:	6153      	str	r3, [r2, #20]
 80004fe:	4b09      	ldr	r3, [pc, #36]	@ (8000524 <MX_DMA_Init+0x38>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	f003 0301 	and.w	r3, r3, #1
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800050a:	2200      	movs	r2, #0
 800050c:	2100      	movs	r1, #0
 800050e:	200b      	movs	r0, #11
 8000510:	f000 fef9 	bl	8001306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000514:	200b      	movs	r0, #11
 8000516:	f000 ff12 	bl	800133e <HAL_NVIC_EnableIRQ>

}
 800051a:	bf00      	nop
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40021000 	.word	0x40021000

08000528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053c:	4b2e      	ldr	r3, [pc, #184]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a2d      	ldr	r2, [pc, #180]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000542:	f043 0310 	orr.w	r3, r3, #16
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b2b      	ldr	r3, [pc, #172]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f003 0310 	and.w	r3, r3, #16
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000554:	4b28      	ldr	r3, [pc, #160]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a27      	ldr	r2, [pc, #156]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800055a:	f043 0320 	orr.w	r3, r3, #32
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b25      	ldr	r3, [pc, #148]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0320 	and.w	r3, r3, #32
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056c:	4b22      	ldr	r3, [pc, #136]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	4a21      	ldr	r2, [pc, #132]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000572:	f043 0304 	orr.w	r3, r3, #4
 8000576:	6193      	str	r3, [r2, #24]
 8000578:	4b1f      	ldr	r3, [pc, #124]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f003 0304 	and.w	r3, r3, #4
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000584:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	4a1b      	ldr	r2, [pc, #108]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 800058a:	f043 0308 	orr.w	r3, r3, #8
 800058e:	6193      	str	r3, [r2, #24]
 8000590:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <MX_GPIO_Init+0xd0>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	f003 0308 	and.w	r3, r3, #8
 8000598:	603b      	str	r3, [r7, #0]
 800059a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, do_spPwr_Pin|do_val2b_Pin|do_val2a_Pin, GPIO_PIN_RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80005a2:	4816      	ldr	r0, [pc, #88]	@ (80005fc <MX_GPIO_Init+0xd4>)
 80005a4:	f001 fbba 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, do_val1a_Pin|do_pump_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	f241 0106 	movw	r1, #4102	@ 0x1006
 80005ae:	4814      	ldr	r0, [pc, #80]	@ (8000600 <MX_GPIO_Init+0xd8>)
 80005b0:	f001 fbb4 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : do_spPwr_Pin do_val2b_Pin do_val2a_Pin */
  GPIO_InitStruct.Pin = do_spPwr_Pin|do_val2b_Pin|do_val2a_Pin;
 80005b4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80005b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c2:	2302      	movs	r3, #2
 80005c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c6:	f107 0310 	add.w	r3, r7, #16
 80005ca:	4619      	mov	r1, r3
 80005cc:	480b      	ldr	r0, [pc, #44]	@ (80005fc <MX_GPIO_Init+0xd4>)
 80005ce:	f001 fa11 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : do_val1a_Pin do_pump_Pin PB12 */
  GPIO_InitStruct.Pin = do_val1a_Pin|do_pump_Pin|GPIO_PIN_12;
 80005d2:	f241 0306 	movw	r3, #4102	@ 0x1006
 80005d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d8:	2301      	movs	r3, #1
 80005da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e0:	2302      	movs	r3, #2
 80005e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e4:	f107 0310 	add.w	r3, r7, #16
 80005e8:	4619      	mov	r1, r3
 80005ea:	4805      	ldr	r0, [pc, #20]	@ (8000600 <MX_GPIO_Init+0xd8>)
 80005ec:	f001 fa02 	bl	80019f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005f0:	bf00      	nop
 80005f2:	3720      	adds	r7, #32
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40011000 	.word	0x40011000
 8000600:	40010c00 	.word	0x40010c00

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <Error_Handler+0x8>

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <HAL_MspInit+0x54>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	4a12      	ldr	r2, [pc, #72]	@ (8000664 <HAL_MspInit+0x54>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6193      	str	r3, [r2, #24]
 8000622:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <HAL_MspInit+0x54>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b0d      	ldr	r3, [pc, #52]	@ (8000664 <HAL_MspInit+0x54>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a0c      	ldr	r2, [pc, #48]	@ (8000664 <HAL_MspInit+0x54>)
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000638:	61d3      	str	r3, [r2, #28]
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <HAL_MspInit+0x54>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 8000646:	4b08      	ldr	r3, [pc, #32]	@ (8000668 <HAL_MspInit+0x58>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	4a04      	ldr	r2, [pc, #16]	@ (8000668 <HAL_MspInit+0x58>)
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065a:	bf00      	nop
 800065c:	3714      	adds	r7, #20
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	40021000 	.word	0x40021000
 8000668:	40010000 	.word	0x40010000

0800066c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b08a      	sub	sp, #40	@ 0x28
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000674:	f107 0318 	add.w	r3, r7, #24
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a33      	ldr	r2, [pc, #204]	@ (8000754 <HAL_ADC_MspInit+0xe8>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d15f      	bne.n	800074c <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800068c:	4b32      	ldr	r3, [pc, #200]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a31      	ldr	r2, [pc, #196]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 8000692:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b2f      	ldr	r3, [pc, #188]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006a0:	617b      	str	r3, [r7, #20]
 80006a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006aa:	f043 0310 	orr.w	r3, r3, #16
 80006ae:	6193      	str	r3, [r2, #24]
 80006b0:	4b29      	ldr	r3, [pc, #164]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	f003 0310 	and.w	r3, r3, #16
 80006b8:	613b      	str	r3, [r7, #16]
 80006ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	4b26      	ldr	r3, [pc, #152]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006c2:	f043 0304 	orr.w	r3, r3, #4
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b23      	ldr	r3, [pc, #140]	@ (8000758 <HAL_ADC_MspInit+0xec>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f003 0304 	and.w	r3, r3, #4
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80006d4:	230e      	movs	r3, #14
 80006d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006d8:	2303      	movs	r3, #3
 80006da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006dc:	f107 0318 	add.w	r3, r7, #24
 80006e0:	4619      	mov	r1, r3
 80006e2:	481e      	ldr	r0, [pc, #120]	@ (800075c <HAL_ADC_MspInit+0xf0>)
 80006e4:	f001 f986 	bl	80019f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80006e8:	231f      	movs	r3, #31
 80006ea:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ec:	2303      	movs	r3, #3
 80006ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f0:	f107 0318 	add.w	r3, r7, #24
 80006f4:	4619      	mov	r1, r3
 80006f6:	481a      	ldr	r0, [pc, #104]	@ (8000760 <HAL_ADC_MspInit+0xf4>)
 80006f8:	f001 f97c 	bl	80019f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80006fc:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 80006fe:	4a1a      	ldr	r2, [pc, #104]	@ (8000768 <HAL_ADC_MspInit+0xfc>)
 8000700:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000702:	4b18      	ldr	r3, [pc, #96]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000704:	2200      	movs	r2, #0
 8000706:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000708:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800070e:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000710:	2280      	movs	r2, #128	@ 0x80
 8000712:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000714:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800071a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 800071e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000722:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000726:	2220      	movs	r2, #32
 8000728:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 800072c:	2200      	movs	r2, #0
 800072e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000730:	480c      	ldr	r0, [pc, #48]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000732:	f000 fe1f 	bl	8001374 <HAL_DMA_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 800073c:	f7ff ff62 	bl	8000604 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a08      	ldr	r2, [pc, #32]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000744:	621a      	str	r2, [r3, #32]
 8000746:	4a07      	ldr	r2, [pc, #28]	@ (8000764 <HAL_ADC_MspInit+0xf8>)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800074c:	bf00      	nop
 800074e:	3728      	adds	r7, #40	@ 0x28
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40012400 	.word	0x40012400
 8000758:	40021000 	.word	0x40021000
 800075c:	40011000 	.word	0x40011000
 8000760:	40010800 	.word	0x40010800
 8000764:	200000bc 	.word	0x200000bc
 8000768:	40020008 	.word	0x40020008

0800076c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	f107 0310 	add.w	r3, r7, #16
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a1c      	ldr	r2, [pc, #112]	@ (80007f8 <HAL_UART_MspInit+0x8c>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d131      	bne.n	80007f0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <HAL_UART_MspInit+0x90>)
 800078e:	69db      	ldr	r3, [r3, #28]
 8000790:	4a1a      	ldr	r2, [pc, #104]	@ (80007fc <HAL_UART_MspInit+0x90>)
 8000792:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000796:	61d3      	str	r3, [r2, #28]
 8000798:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <HAL_UART_MspInit+0x90>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a4:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <HAL_UART_MspInit+0x90>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a14      	ldr	r2, [pc, #80]	@ (80007fc <HAL_UART_MspInit+0x90>)
 80007aa:	f043 0308 	orr.w	r3, r3, #8
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_UART_MspInit+0x90>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f003 0308 	and.w	r3, r3, #8
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c6:	2303      	movs	r3, #3
 80007c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ca:	f107 0310 	add.w	r3, r7, #16
 80007ce:	4619      	mov	r1, r3
 80007d0:	480b      	ldr	r0, [pc, #44]	@ (8000800 <HAL_UART_MspInit+0x94>)
 80007d2:	f001 f90f 	bl	80019f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 0310 	add.w	r3, r7, #16
 80007e8:	4619      	mov	r1, r3
 80007ea:	4805      	ldr	r0, [pc, #20]	@ (8000800 <HAL_UART_MspInit+0x94>)
 80007ec:	f001 f902 	bl	80019f4 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40004800 	.word	0x40004800
 80007fc:	40021000 	.word	0x40021000
 8000800:	40010c00 	.word	0x40010c00

08000804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <NMI_Handler+0x4>

0800080c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
#ifdef DEBUG
     __BKPT(0);
 8000810:	be00      	bkpt	0x0000
    #endif
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000812:	bf00      	nop
 8000814:	e7fd      	b.n	8000812 <HardFault_Handler+0x6>

08000816 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800081a:	bf00      	nop
 800081c:	e7fd      	b.n	800081a <MemManage_Handler+0x4>

0800081e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000822:	bf00      	nop
 8000824:	e7fd      	b.n	8000822 <BusFault_Handler+0x4>

08000826 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800082a:	bf00      	nop
 800082c:	e7fd      	b.n	800082a <UsageFault_Handler+0x4>

0800082e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	bc80      	pop	{r7}
 8000838:	4770      	bx	lr

0800083a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr

08000852 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000856:	f000 f87f 	bl	8000958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000864:	4802      	ldr	r0, [pc, #8]	@ (8000870 <DMA1_Channel1_IRQHandler+0x10>)
 8000866:	f000 fe5b 	bl	8001520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200000bc 	.word	0x200000bc

08000874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000880:	f7ff fff8 	bl	8000874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480b      	ldr	r0, [pc, #44]	@ (80008b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000886:	490c      	ldr	r1, [pc, #48]	@ (80008b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a09      	ldr	r2, [pc, #36]	@ (80008c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800089c:	4c09      	ldr	r4, [pc, #36]	@ (80008c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008aa:	f002 fb99 	bl	8002fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ae:	f7ff fcc5 	bl	800023c <main>
  bx lr
 80008b2:	4770      	bx	lr
  ldr r0, =_sdata
 80008b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80008bc:	08003108 	.word	0x08003108
  ldr r2, =_sbss
 80008c0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80008c4:	2000019c 	.word	0x2000019c

080008c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c8:	e7fe      	b.n	80008c8 <ADC1_2_IRQHandler>
	...

080008cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d0:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <HAL_Init+0x28>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a07      	ldr	r2, [pc, #28]	@ (80008f4 <HAL_Init+0x28>)
 80008d6:	f043 0310 	orr.w	r3, r3, #16
 80008da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008dc:	2003      	movs	r0, #3
 80008de:	f000 fd07 	bl	80012f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e2:	200f      	movs	r0, #15
 80008e4:	f000 f808 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008e8:	f7ff fe92 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40022000 	.word	0x40022000

080008f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <HAL_InitTick+0x54>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <HAL_InitTick+0x58>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800090e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000912:	fbb2 f3f3 	udiv	r3, r2, r3
 8000916:	4618      	mov	r0, r3
 8000918:	f000 fd1f 	bl	800135a <HAL_SYSTICK_Config>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	e00e      	b.n	8000944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2b0f      	cmp	r3, #15
 800092a:	d80a      	bhi.n	8000942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800092c:	2200      	movs	r2, #0
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	f000 fce7 	bl	8001306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000938:	4a06      	ldr	r2, [pc, #24]	@ (8000954 <HAL_InitTick+0x5c>)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800093e:	2300      	movs	r3, #0
 8000940:	e000      	b.n	8000944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
}
 8000944:	4618      	mov	r0, r3
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000000 	.word	0x20000000
 8000950:	20000008 	.word	0x20000008
 8000954:	20000004 	.word	0x20000004

08000958 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
extern unsigned char main1msFlag;
__weak void HAL_IncTick(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800095c:	4b07      	ldr	r3, [pc, #28]	@ (800097c <HAL_IncTick+0x24>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	461a      	mov	r2, r3
 8000962:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <HAL_IncTick+0x28>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4413      	add	r3, r2
 8000968:	4a05      	ldr	r2, [pc, #20]	@ (8000980 <HAL_IncTick+0x28>)
 800096a:	6013      	str	r3, [r2, #0]
  main1msFlag= 1;
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <HAL_IncTick+0x2c>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
}
 8000972:	bf00      	nop
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	20000008 	.word	0x20000008
 8000980:	20000148 	.word	0x20000148
 8000984:	20000088 	.word	0x20000088

08000988 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return uwTick;
 800098c:	4b02      	ldr	r3, [pc, #8]	@ (8000998 <HAL_GetTick+0x10>)
 800098e:	681b      	ldr	r3, [r3, #0]
}
 8000990:	4618      	mov	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	20000148 	.word	0x20000148

0800099c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009a4:	2300      	movs	r3, #0
 80009a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80009a8:	2300      	movs	r3, #0
 80009aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d101      	bne.n	80009be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e0ce      	b.n	8000b5c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d109      	bne.n	80009e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2200      	movs	r2, #0
 80009d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff fe46 	bl	800066c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f000 fb11 	bl	8001008 <ADC_ConversionStop_Disable>
 80009e6:	4603      	mov	r3, r0
 80009e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ee:	f003 0310 	and.w	r3, r3, #16
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	f040 80a9 	bne.w	8000b4a <HAL_ADC_Init+0x1ae>
 80009f8:	7dfb      	ldrb	r3, [r7, #23]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f040 80a5 	bne.w	8000b4a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a04:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000a08:	f023 0302 	bic.w	r3, r3, #2
 8000a0c:	f043 0202 	orr.w	r2, r3, #2
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4951      	ldr	r1, [pc, #324]	@ (8000b64 <HAL_ADC_Init+0x1c8>)
 8000a1e:	428b      	cmp	r3, r1
 8000a20:	d10a      	bne.n	8000a38 <HAL_ADC_Init+0x9c>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	69db      	ldr	r3, [r3, #28]
 8000a26:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8000a2a:	d002      	beq.n	8000a32 <HAL_ADC_Init+0x96>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	69db      	ldr	r3, [r3, #28]
 8000a30:	e004      	b.n	8000a3c <HAL_ADC_Init+0xa0>
 8000a32:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000a36:	e001      	b.n	8000a3c <HAL_ADC_Init+0xa0>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a3c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	7b1b      	ldrb	r3, [r3, #12]
 8000a42:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a44:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a46:	68ba      	ldr	r2, [r7, #8]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a54:	d003      	beq.n	8000a5e <HAL_ADC_Init+0xc2>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d102      	bne.n	8000a64 <HAL_ADC_Init+0xc8>
 8000a5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a62:	e000      	b.n	8000a66 <HAL_ADC_Init+0xca>
 8000a64:	2300      	movs	r3, #0
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	7d1b      	ldrb	r3, [r3, #20]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d119      	bne.n	8000aa8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	7b1b      	ldrb	r3, [r3, #12]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d109      	bne.n	8000a90 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	3b01      	subs	r3, #1
 8000a82:	035a      	lsls	r2, r3, #13
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	e00b      	b.n	8000aa8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a94:	f043 0220 	orr.w	r2, r3, #32
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa0:	f043 0201 	orr.w	r2, r3, #1
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	689a      	ldr	r2, [r3, #8]
 8000ac2:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <HAL_ADC_Init+0x1cc>)
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	6812      	ldr	r2, [r2, #0]
 8000aca:	68b9      	ldr	r1, [r7, #8]
 8000acc:	430b      	orrs	r3, r1
 8000ace:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ad8:	d003      	beq.n	8000ae2 <HAL_ADC_Init+0x146>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d104      	bne.n	8000aec <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	691b      	ldr	r3, [r3, #16]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	051b      	lsls	r3, r3, #20
 8000aea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000af2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	430a      	orrs	r2, r1
 8000afe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	689a      	ldr	r2, [r3, #8]
 8000b06:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <HAL_ADC_Init+0x1d0>)
 8000b08:	4013      	ands	r3, r2
 8000b0a:	68ba      	ldr	r2, [r7, #8]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d10b      	bne.n	8000b28 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b1a:	f023 0303 	bic.w	r3, r3, #3
 8000b1e:	f043 0201 	orr.w	r2, r3, #1
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b26:	e018      	b.n	8000b5a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b2c:	f023 0312 	bic.w	r3, r3, #18
 8000b30:	f043 0210 	orr.w	r2, r3, #16
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b3c:	f043 0201 	orr.w	r2, r3, #1
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000b44:	2301      	movs	r3, #1
 8000b46:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b48:	e007      	b.n	8000b5a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b4e:	f043 0210 	orr.w	r2, r3, #16
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40013c00 	.word	0x40013c00
 8000b68:	ffe1f7fd 	.word	0xffe1f7fd
 8000b6c:	ff1f0efe 	.word	0xff1f0efe

08000b70 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a64      	ldr	r2, [pc, #400]	@ (8000d18 <HAL_ADC_Start_DMA+0x1a8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d004      	beq.n	8000b94 <HAL_ADC_Start_DMA+0x24>
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a63      	ldr	r2, [pc, #396]	@ (8000d1c <HAL_ADC_Start_DMA+0x1ac>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d106      	bne.n	8000ba2 <HAL_ADC_Start_DMA+0x32>
 8000b94:	4b60      	ldr	r3, [pc, #384]	@ (8000d18 <HAL_ADC_Start_DMA+0x1a8>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	f040 80b3 	bne.w	8000d08 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d101      	bne.n	8000bb0 <HAL_ADC_Start_DMA+0x40>
 8000bac:	2302      	movs	r3, #2
 8000bae:	e0ae      	b.n	8000d0e <HAL_ADC_Start_DMA+0x19e>
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000bb8:	68f8      	ldr	r0, [r7, #12]
 8000bba:	f000 f9cb 	bl	8000f54 <ADC_Enable>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	f040 809a 	bne.w	8000cfe <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000bd2:	f023 0301 	bic.w	r3, r3, #1
 8000bd6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a4e      	ldr	r2, [pc, #312]	@ (8000d1c <HAL_ADC_Start_DMA+0x1ac>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d105      	bne.n	8000bf4 <HAL_ADC_Start_DMA+0x84>
 8000be8:	4b4b      	ldr	r3, [pc, #300]	@ (8000d18 <HAL_ADC_Start_DMA+0x1a8>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d115      	bne.n	8000c20 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bf8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d026      	beq.n	8000c5c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c12:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c16:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c1e:	e01d      	b.n	8000c5c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c24:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a39      	ldr	r2, [pc, #228]	@ (8000d18 <HAL_ADC_Start_DMA+0x1a8>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d004      	beq.n	8000c40 <HAL_ADC_Start_DMA+0xd0>
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a38      	ldr	r2, [pc, #224]	@ (8000d1c <HAL_ADC_Start_DMA+0x1ac>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d10d      	bne.n	8000c5c <HAL_ADC_Start_DMA+0xec>
 8000c40:	4b35      	ldr	r3, [pc, #212]	@ (8000d18 <HAL_ADC_Start_DMA+0x1a8>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d007      	beq.n	8000c5c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c50:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c54:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d006      	beq.n	8000c76 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c6c:	f023 0206 	bic.w	r2, r3, #6
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c74:	e002      	b.n	8000c7c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	6a1b      	ldr	r3, [r3, #32]
 8000c88:	4a25      	ldr	r2, [pc, #148]	@ (8000d20 <HAL_ADC_Start_DMA+0x1b0>)
 8000c8a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	4a24      	ldr	r2, [pc, #144]	@ (8000d24 <HAL_ADC_Start_DMA+0x1b4>)
 8000c92:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	6a1b      	ldr	r3, [r3, #32]
 8000c98:	4a23      	ldr	r2, [pc, #140]	@ (8000d28 <HAL_ADC_Start_DMA+0x1b8>)
 8000c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f06f 0202 	mvn.w	r2, #2
 8000ca4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	689a      	ldr	r2, [r3, #8]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000cb4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6a18      	ldr	r0, [r3, #32]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	334c      	adds	r3, #76	@ 0x4c
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	68ba      	ldr	r2, [r7, #8]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f000 fbcb 	bl	8001460 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000cd4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000cd8:	d108      	bne.n	8000cec <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	689a      	ldr	r2, [r3, #8]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000ce8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000cea:	e00f      	b.n	8000d0c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	689a      	ldr	r2, [r3, #8]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000cfa:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000cfc:	e006      	b.n	8000d0c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2200      	movs	r2, #0
 8000d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8000d06:	e001      	b.n	8000d0c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40012400 	.word	0x40012400
 8000d1c:	40012800 	.word	0x40012800
 8000d20:	0800108b 	.word	0x0800108b
 8000d24:	08001107 	.word	0x08001107
 8000d28:	08001123 	.word	0x08001123

08000d2c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr

08000d3e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b083      	sub	sp, #12
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
	...

08000d64 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d101      	bne.n	8000d84 <HAL_ADC_ConfigChannel+0x20>
 8000d80:	2302      	movs	r3, #2
 8000d82:	e0dc      	b.n	8000f3e <HAL_ADC_ConfigChannel+0x1da>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2201      	movs	r2, #1
 8000d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b06      	cmp	r3, #6
 8000d92:	d81c      	bhi.n	8000dce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	4613      	mov	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	4413      	add	r3, r2
 8000da4:	3b05      	subs	r3, #5
 8000da6:	221f      	movs	r2, #31
 8000da8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dac:	43db      	mvns	r3, r3
 8000dae:	4019      	ands	r1, r3
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	6818      	ldr	r0, [r3, #0]
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	4613      	mov	r3, r2
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	4413      	add	r3, r2
 8000dbe:	3b05      	subs	r3, #5
 8000dc0:	fa00 f203 	lsl.w	r2, r0, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dcc:	e03c      	b.n	8000e48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2b0c      	cmp	r3, #12
 8000dd4:	d81c      	bhi.n	8000e10 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	4613      	mov	r3, r2
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	4413      	add	r3, r2
 8000de6:	3b23      	subs	r3, #35	@ 0x23
 8000de8:	221f      	movs	r2, #31
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	4019      	ands	r1, r3
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	6818      	ldr	r0, [r3, #0]
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	3b23      	subs	r3, #35	@ 0x23
 8000e02:	fa00 f203 	lsl.w	r2, r0, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e0e:	e01b      	b.n	8000e48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685a      	ldr	r2, [r3, #4]
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	3b41      	subs	r3, #65	@ 0x41
 8000e22:	221f      	movs	r2, #31
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	4019      	ands	r1, r3
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	6818      	ldr	r0, [r3, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	4613      	mov	r3, r2
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	4413      	add	r3, r2
 8000e3a:	3b41      	subs	r3, #65	@ 0x41
 8000e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	430a      	orrs	r2, r1
 8000e46:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b09      	cmp	r3, #9
 8000e4e:	d91c      	bls.n	8000e8a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68d9      	ldr	r1, [r3, #12]
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	4413      	add	r3, r2
 8000e60:	3b1e      	subs	r3, #30
 8000e62:	2207      	movs	r2, #7
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	4019      	ands	r1, r3
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	6898      	ldr	r0, [r3, #8]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4613      	mov	r3, r2
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	4413      	add	r3, r2
 8000e7a:	3b1e      	subs	r3, #30
 8000e7c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	430a      	orrs	r2, r1
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	e019      	b.n	8000ebe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	6919      	ldr	r1, [r3, #16]
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4613      	mov	r3, r2
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	4413      	add	r3, r2
 8000e9a:	2207      	movs	r2, #7
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	4019      	ands	r1, r3
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	6898      	ldr	r0, [r3, #8]
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4613      	mov	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	fa00 f203 	lsl.w	r2, r0, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b10      	cmp	r3, #16
 8000ec4:	d003      	beq.n	8000ece <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000eca:	2b11      	cmp	r3, #17
 8000ecc:	d132      	bne.n	8000f34 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f48 <HAL_ADC_ConfigChannel+0x1e4>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d125      	bne.n	8000f24 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d126      	bne.n	8000f34 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000ef4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b10      	cmp	r3, #16
 8000efc:	d11a      	bne.n	8000f34 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <HAL_ADC_ConfigChannel+0x1e8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <HAL_ADC_ConfigChannel+0x1ec>)
 8000f04:	fba2 2303 	umull	r2, r3, r2, r3
 8000f08:	0c9a      	lsrs	r2, r3, #18
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f14:	e002      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	3b01      	subs	r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1f9      	bne.n	8000f16 <HAL_ADC_ConfigChannel+0x1b2>
 8000f22:	e007      	b.n	8000f34 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f28:	f043 0220 	orr.w	r2, r3, #32
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	40012400 	.word	0x40012400
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	431bde83 	.word	0x431bde83

08000f54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d040      	beq.n	8000ff4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f042 0201 	orr.w	r2, r2, #1
 8000f80:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f82:	4b1f      	ldr	r3, [pc, #124]	@ (8001000 <ADC_Enable+0xac>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a1f      	ldr	r2, [pc, #124]	@ (8001004 <ADC_Enable+0xb0>)
 8000f88:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8c:	0c9b      	lsrs	r3, r3, #18
 8000f8e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f90:	e002      	b.n	8000f98 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	3b01      	subs	r3, #1
 8000f96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1f9      	bne.n	8000f92 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f9e:	f7ff fcf3 	bl	8000988 <HAL_GetTick>
 8000fa2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000fa4:	e01f      	b.n	8000fe6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000fa6:	f7ff fcef 	bl	8000988 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d918      	bls.n	8000fe6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d011      	beq.n	8000fe6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc6:	f043 0210 	orr.w	r2, r3, #16
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd2:	f043 0201 	orr.w	r2, r3, #1
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e007      	b.n	8000ff6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d1d8      	bne.n	8000fa6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000000 	.word	0x20000000
 8001004:	431bde83 	.word	0x431bde83

08001008 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001010:	2300      	movs	r3, #0
 8001012:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	2b01      	cmp	r3, #1
 8001020:	d12e      	bne.n	8001080 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f022 0201 	bic.w	r2, r2, #1
 8001030:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001032:	f7ff fca9 	bl	8000988 <HAL_GetTick>
 8001036:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001038:	e01b      	b.n	8001072 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800103a:	f7ff fca5 	bl	8000988 <HAL_GetTick>
 800103e:	4602      	mov	r2, r0
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d914      	bls.n	8001072 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	2b01      	cmp	r3, #1
 8001054:	d10d      	bne.n	8001072 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800105a:	f043 0210 	orr.w	r2, r3, #16
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001066:	f043 0201 	orr.w	r2, r3, #1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e007      	b.n	8001082 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f003 0301 	and.w	r3, r3, #1
 800107c:	2b01      	cmp	r3, #1
 800107e:	d0dc      	beq.n	800103a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001096:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800109c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d127      	bne.n	80010f4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80010ba:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80010be:	d115      	bne.n	80010ec <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d111      	bne.n	80010ec <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d105      	bne.n	80010ec <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e4:	f043 0201 	orr.w	r2, r3, #1
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f7ff fe1d 	bl	8000d2c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80010f2:	e004      	b.n	80010fe <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	4798      	blx	r3
}
 80010fe:	bf00      	nop
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b084      	sub	sp, #16
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001112:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff fe12 	bl	8000d3e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b084      	sub	sp, #16
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001134:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001140:	f043 0204 	orr.w	r2, r3, #4
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff fe01 	bl	8000d50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001168:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001174:	4013      	ands	r3, r2
 8001176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118a:	4a04      	ldr	r2, [pc, #16]	@ (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	60d3      	str	r3, [r2, #12]
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <__NVIC_GetPriorityGrouping+0x18>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	f003 0307 	and.w	r3, r3, #7
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db0b      	blt.n	80011e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	f003 021f 	and.w	r2, r3, #31
 80011d4:	4906      	ldr	r1, [pc, #24]	@ (80011f0 <__NVIC_EnableIRQ+0x34>)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	095b      	lsrs	r3, r3, #5
 80011dc:	2001      	movs	r0, #1
 80011de:	fa00 f202 	lsl.w	r2, r0, r2
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	e000e100 	.word	0xe000e100

080011f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001204:	2b00      	cmp	r3, #0
 8001206:	db0a      	blt.n	800121e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	b2da      	uxtb	r2, r3
 800120c:	490c      	ldr	r1, [pc, #48]	@ (8001240 <__NVIC_SetPriority+0x4c>)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	0112      	lsls	r2, r2, #4
 8001214:	b2d2      	uxtb	r2, r2
 8001216:	440b      	add	r3, r1
 8001218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800121c:	e00a      	b.n	8001234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4908      	ldr	r1, [pc, #32]	@ (8001244 <__NVIC_SetPriority+0x50>)
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	3b04      	subs	r3, #4
 800122c:	0112      	lsls	r2, r2, #4
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	440b      	add	r3, r1
 8001232:	761a      	strb	r2, [r3, #24]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000e100 	.word	0xe000e100
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001248:	b480      	push	{r7}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f1c3 0307 	rsb	r3, r3, #7
 8001262:	2b04      	cmp	r3, #4
 8001264:	bf28      	it	cs
 8001266:	2304      	movcs	r3, #4
 8001268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3304      	adds	r3, #4
 800126e:	2b06      	cmp	r3, #6
 8001270:	d902      	bls.n	8001278 <NVIC_EncodePriority+0x30>
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3b03      	subs	r3, #3
 8001276:	e000      	b.n	800127a <NVIC_EncodePriority+0x32>
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	f04f 32ff 	mov.w	r2, #4294967295
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43da      	mvns	r2, r3
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	401a      	ands	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001290:	f04f 31ff 	mov.w	r1, #4294967295
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	43d9      	mvns	r1, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a0:	4313      	orrs	r3, r2
         );
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3724      	adds	r7, #36	@ 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012bc:	d301      	bcc.n	80012c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012be:	2301      	movs	r3, #1
 80012c0:	e00f      	b.n	80012e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <SysTick_Config+0x40>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ca:	210f      	movs	r1, #15
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f7ff ff90 	bl	80011f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d4:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <SysTick_Config+0x40>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012da:	4b04      	ldr	r3, [pc, #16]	@ (80012ec <SysTick_Config+0x40>)
 80012dc:	2207      	movs	r2, #7
 80012de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	e000e010 	.word	0xe000e010

080012f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ff2d 	bl	8001158 <__NVIC_SetPriorityGrouping>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001306:	b580      	push	{r7, lr}
 8001308:	b086      	sub	sp, #24
 800130a:	af00      	add	r7, sp, #0
 800130c:	4603      	mov	r3, r0
 800130e:	60b9      	str	r1, [r7, #8]
 8001310:	607a      	str	r2, [r7, #4]
 8001312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001318:	f7ff ff42 	bl	80011a0 <__NVIC_GetPriorityGrouping>
 800131c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	6978      	ldr	r0, [r7, #20]
 8001324:	f7ff ff90 	bl	8001248 <NVIC_EncodePriority>
 8001328:	4602      	mov	r2, r0
 800132a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132e:	4611      	mov	r1, r2
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ff5f 	bl	80011f4 <__NVIC_SetPriority>
}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	4603      	mov	r3, r0
 8001346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff35 	bl	80011bc <__NVIC_EnableIRQ>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff ffa2 	bl	80012ac <SysTick_Config>
 8001368:	4603      	mov	r3, r0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e059      	b.n	800143e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b2d      	ldr	r3, [pc, #180]	@ (8001448 <HAL_DMA_Init+0xd4>)
 8001392:	429a      	cmp	r2, r3
 8001394:	d80f      	bhi.n	80013b6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	4b2b      	ldr	r3, [pc, #172]	@ (800144c <HAL_DMA_Init+0xd8>)
 800139e:	4413      	add	r3, r2
 80013a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001450 <HAL_DMA_Init+0xdc>)
 80013a2:	fba2 2303 	umull	r2, r3, r2, r3
 80013a6:	091b      	lsrs	r3, r3, #4
 80013a8:	009a      	lsls	r2, r3, #2
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a28      	ldr	r2, [pc, #160]	@ (8001454 <HAL_DMA_Init+0xe0>)
 80013b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013b4:	e00e      	b.n	80013d4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b26      	ldr	r3, [pc, #152]	@ (8001458 <HAL_DMA_Init+0xe4>)
 80013be:	4413      	add	r3, r2
 80013c0:	4a23      	ldr	r2, [pc, #140]	@ (8001450 <HAL_DMA_Init+0xdc>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	091b      	lsrs	r3, r3, #4
 80013c8:	009a      	lsls	r2, r3, #2
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a22      	ldr	r2, [pc, #136]	@ (800145c <HAL_DMA_Init+0xe8>)
 80013d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2202      	movs	r2, #2
 80013d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80013ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	4313      	orrs	r3, r2
 800141c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40020407 	.word	0x40020407
 800144c:	bffdfff8 	.word	0xbffdfff8
 8001450:	cccccccd 	.word	0xcccccccd
 8001454:	40020000 	.word	0x40020000
 8001458:	bffdfbf8 	.word	0xbffdfbf8
 800145c:	40020400 	.word	0x40020400

08001460 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	2300      	movs	r3, #0
 8001470:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d101      	bne.n	8001480 <HAL_DMA_Start_IT+0x20>
 800147c:	2302      	movs	r3, #2
 800147e:	e04b      	b.n	8001518 <HAL_DMA_Start_IT+0xb8>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b01      	cmp	r3, #1
 8001492:	d13a      	bne.n	800150a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2202      	movs	r2, #2
 8001498:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2200      	movs	r2, #0
 80014a0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f022 0201 	bic.w	r2, r2, #1
 80014b0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	68b9      	ldr	r1, [r7, #8]
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	f000 fa6d 	bl	8001998 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d008      	beq.n	80014d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f042 020e 	orr.w	r2, r2, #14
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	e00f      	b.n	80014f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f022 0204 	bic.w	r2, r2, #4
 80014e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f042 020a 	orr.w	r2, r2, #10
 80014f6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f042 0201 	orr.w	r2, r2, #1
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	e005      	b.n	8001516 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001512:	2302      	movs	r3, #2
 8001514:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001516:	7dfb      	ldrb	r3, [r7, #23]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	2204      	movs	r2, #4
 800153e:	409a      	lsls	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4013      	ands	r3, r2
 8001544:	2b00      	cmp	r3, #0
 8001546:	f000 80f1 	beq.w	800172c <HAL_DMA_IRQHandler+0x20c>
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 80eb 	beq.w	800172c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0320 	and.w	r3, r3, #32
 8001560:	2b00      	cmp	r3, #0
 8001562:	d107      	bne.n	8001574 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0204 	bic.w	r2, r2, #4
 8001572:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	4b5f      	ldr	r3, [pc, #380]	@ (80016f8 <HAL_DMA_IRQHandler+0x1d8>)
 800157c:	429a      	cmp	r2, r3
 800157e:	d958      	bls.n	8001632 <HAL_DMA_IRQHandler+0x112>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a5d      	ldr	r2, [pc, #372]	@ (80016fc <HAL_DMA_IRQHandler+0x1dc>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d04f      	beq.n	800162a <HAL_DMA_IRQHandler+0x10a>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a5c      	ldr	r2, [pc, #368]	@ (8001700 <HAL_DMA_IRQHandler+0x1e0>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d048      	beq.n	8001626 <HAL_DMA_IRQHandler+0x106>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a5a      	ldr	r2, [pc, #360]	@ (8001704 <HAL_DMA_IRQHandler+0x1e4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d040      	beq.n	8001620 <HAL_DMA_IRQHandler+0x100>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a59      	ldr	r2, [pc, #356]	@ (8001708 <HAL_DMA_IRQHandler+0x1e8>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d038      	beq.n	800161a <HAL_DMA_IRQHandler+0xfa>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a57      	ldr	r2, [pc, #348]	@ (800170c <HAL_DMA_IRQHandler+0x1ec>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d030      	beq.n	8001614 <HAL_DMA_IRQHandler+0xf4>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a56      	ldr	r2, [pc, #344]	@ (8001710 <HAL_DMA_IRQHandler+0x1f0>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d028      	beq.n	800160e <HAL_DMA_IRQHandler+0xee>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a4d      	ldr	r2, [pc, #308]	@ (80016f8 <HAL_DMA_IRQHandler+0x1d8>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d020      	beq.n	8001608 <HAL_DMA_IRQHandler+0xe8>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a52      	ldr	r2, [pc, #328]	@ (8001714 <HAL_DMA_IRQHandler+0x1f4>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d019      	beq.n	8001604 <HAL_DMA_IRQHandler+0xe4>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a50      	ldr	r2, [pc, #320]	@ (8001718 <HAL_DMA_IRQHandler+0x1f8>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d012      	beq.n	8001600 <HAL_DMA_IRQHandler+0xe0>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a4f      	ldr	r2, [pc, #316]	@ (800171c <HAL_DMA_IRQHandler+0x1fc>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d00a      	beq.n	80015fa <HAL_DMA_IRQHandler+0xda>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a4d      	ldr	r2, [pc, #308]	@ (8001720 <HAL_DMA_IRQHandler+0x200>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d102      	bne.n	80015f4 <HAL_DMA_IRQHandler+0xd4>
 80015ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015f2:	e01b      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 80015f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80015f8:	e018      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 80015fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015fe:	e015      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001600:	2340      	movs	r3, #64	@ 0x40
 8001602:	e013      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001604:	2304      	movs	r3, #4
 8001606:	e011      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001608:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800160c:	e00e      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 800160e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001612:	e00b      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001614:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001618:	e008      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 800161a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800161e:	e005      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001620:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001624:	e002      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 8001626:	2340      	movs	r3, #64	@ 0x40
 8001628:	e000      	b.n	800162c <HAL_DMA_IRQHandler+0x10c>
 800162a:	2304      	movs	r3, #4
 800162c:	4a3d      	ldr	r2, [pc, #244]	@ (8001724 <HAL_DMA_IRQHandler+0x204>)
 800162e:	6053      	str	r3, [r2, #4]
 8001630:	e057      	b.n	80016e2 <HAL_DMA_IRQHandler+0x1c2>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a31      	ldr	r2, [pc, #196]	@ (80016fc <HAL_DMA_IRQHandler+0x1dc>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d04f      	beq.n	80016dc <HAL_DMA_IRQHandler+0x1bc>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a2f      	ldr	r2, [pc, #188]	@ (8001700 <HAL_DMA_IRQHandler+0x1e0>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d048      	beq.n	80016d8 <HAL_DMA_IRQHandler+0x1b8>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a2e      	ldr	r2, [pc, #184]	@ (8001704 <HAL_DMA_IRQHandler+0x1e4>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d040      	beq.n	80016d2 <HAL_DMA_IRQHandler+0x1b2>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a2c      	ldr	r2, [pc, #176]	@ (8001708 <HAL_DMA_IRQHandler+0x1e8>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d038      	beq.n	80016cc <HAL_DMA_IRQHandler+0x1ac>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a2b      	ldr	r2, [pc, #172]	@ (800170c <HAL_DMA_IRQHandler+0x1ec>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d030      	beq.n	80016c6 <HAL_DMA_IRQHandler+0x1a6>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a29      	ldr	r2, [pc, #164]	@ (8001710 <HAL_DMA_IRQHandler+0x1f0>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d028      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x1a0>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a21      	ldr	r2, [pc, #132]	@ (80016f8 <HAL_DMA_IRQHandler+0x1d8>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d020      	beq.n	80016ba <HAL_DMA_IRQHandler+0x19a>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a25      	ldr	r2, [pc, #148]	@ (8001714 <HAL_DMA_IRQHandler+0x1f4>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d019      	beq.n	80016b6 <HAL_DMA_IRQHandler+0x196>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a24      	ldr	r2, [pc, #144]	@ (8001718 <HAL_DMA_IRQHandler+0x1f8>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d012      	beq.n	80016b2 <HAL_DMA_IRQHandler+0x192>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a22      	ldr	r2, [pc, #136]	@ (800171c <HAL_DMA_IRQHandler+0x1fc>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d00a      	beq.n	80016ac <HAL_DMA_IRQHandler+0x18c>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a21      	ldr	r2, [pc, #132]	@ (8001720 <HAL_DMA_IRQHandler+0x200>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d102      	bne.n	80016a6 <HAL_DMA_IRQHandler+0x186>
 80016a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016a4:	e01b      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016a6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80016aa:	e018      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016b0:	e015      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016b2:	2340      	movs	r3, #64	@ 0x40
 80016b4:	e013      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016b6:	2304      	movs	r3, #4
 80016b8:	e011      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80016be:	e00e      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016c4:	e00b      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016c6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80016ca:	e008      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016d0:	e005      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016d6:	e002      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016d8:	2340      	movs	r3, #64	@ 0x40
 80016da:	e000      	b.n	80016de <HAL_DMA_IRQHandler+0x1be>
 80016dc:	2304      	movs	r3, #4
 80016de:	4a12      	ldr	r2, [pc, #72]	@ (8001728 <HAL_DMA_IRQHandler+0x208>)
 80016e0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 8136 	beq.w	8001958 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80016f4:	e130      	b.n	8001958 <HAL_DMA_IRQHandler+0x438>
 80016f6:	bf00      	nop
 80016f8:	40020080 	.word	0x40020080
 80016fc:	40020008 	.word	0x40020008
 8001700:	4002001c 	.word	0x4002001c
 8001704:	40020030 	.word	0x40020030
 8001708:	40020044 	.word	0x40020044
 800170c:	40020058 	.word	0x40020058
 8001710:	4002006c 	.word	0x4002006c
 8001714:	40020408 	.word	0x40020408
 8001718:	4002041c 	.word	0x4002041c
 800171c:	40020430 	.word	0x40020430
 8001720:	40020444 	.word	0x40020444
 8001724:	40020400 	.word	0x40020400
 8001728:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001730:	2202      	movs	r2, #2
 8001732:	409a      	lsls	r2, r3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4013      	ands	r3, r2
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80dd 	beq.w	80018f8 <HAL_DMA_IRQHandler+0x3d8>
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80d7 	beq.w	80018f8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0320 	and.w	r3, r3, #32
 8001754:	2b00      	cmp	r3, #0
 8001756:	d10b      	bne.n	8001770 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 020a 	bic.w	r2, r2, #10
 8001766:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4b7b      	ldr	r3, [pc, #492]	@ (8001964 <HAL_DMA_IRQHandler+0x444>)
 8001778:	429a      	cmp	r2, r3
 800177a:	d958      	bls.n	800182e <HAL_DMA_IRQHandler+0x30e>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a79      	ldr	r2, [pc, #484]	@ (8001968 <HAL_DMA_IRQHandler+0x448>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d04f      	beq.n	8001826 <HAL_DMA_IRQHandler+0x306>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a78      	ldr	r2, [pc, #480]	@ (800196c <HAL_DMA_IRQHandler+0x44c>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d048      	beq.n	8001822 <HAL_DMA_IRQHandler+0x302>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a76      	ldr	r2, [pc, #472]	@ (8001970 <HAL_DMA_IRQHandler+0x450>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d040      	beq.n	800181c <HAL_DMA_IRQHandler+0x2fc>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a75      	ldr	r2, [pc, #468]	@ (8001974 <HAL_DMA_IRQHandler+0x454>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d038      	beq.n	8001816 <HAL_DMA_IRQHandler+0x2f6>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a73      	ldr	r2, [pc, #460]	@ (8001978 <HAL_DMA_IRQHandler+0x458>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d030      	beq.n	8001810 <HAL_DMA_IRQHandler+0x2f0>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a72      	ldr	r2, [pc, #456]	@ (800197c <HAL_DMA_IRQHandler+0x45c>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d028      	beq.n	800180a <HAL_DMA_IRQHandler+0x2ea>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a69      	ldr	r2, [pc, #420]	@ (8001964 <HAL_DMA_IRQHandler+0x444>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d020      	beq.n	8001804 <HAL_DMA_IRQHandler+0x2e4>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001980 <HAL_DMA_IRQHandler+0x460>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d019      	beq.n	8001800 <HAL_DMA_IRQHandler+0x2e0>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a6c      	ldr	r2, [pc, #432]	@ (8001984 <HAL_DMA_IRQHandler+0x464>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d012      	beq.n	80017fc <HAL_DMA_IRQHandler+0x2dc>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a6b      	ldr	r2, [pc, #428]	@ (8001988 <HAL_DMA_IRQHandler+0x468>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d00a      	beq.n	80017f6 <HAL_DMA_IRQHandler+0x2d6>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a69      	ldr	r2, [pc, #420]	@ (800198c <HAL_DMA_IRQHandler+0x46c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d102      	bne.n	80017f0 <HAL_DMA_IRQHandler+0x2d0>
 80017ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ee:	e01b      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 80017f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017f4:	e018      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 80017f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017fa:	e015      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 80017fc:	2320      	movs	r3, #32
 80017fe:	e013      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001800:	2302      	movs	r3, #2
 8001802:	e011      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001804:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001808:	e00e      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 800180a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800180e:	e00b      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001810:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001814:	e008      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001816:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800181a:	e005      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 800181c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001820:	e002      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001822:	2320      	movs	r3, #32
 8001824:	e000      	b.n	8001828 <HAL_DMA_IRQHandler+0x308>
 8001826:	2302      	movs	r3, #2
 8001828:	4a59      	ldr	r2, [pc, #356]	@ (8001990 <HAL_DMA_IRQHandler+0x470>)
 800182a:	6053      	str	r3, [r2, #4]
 800182c:	e057      	b.n	80018de <HAL_DMA_IRQHandler+0x3be>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a4d      	ldr	r2, [pc, #308]	@ (8001968 <HAL_DMA_IRQHandler+0x448>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d04f      	beq.n	80018d8 <HAL_DMA_IRQHandler+0x3b8>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a4b      	ldr	r2, [pc, #300]	@ (800196c <HAL_DMA_IRQHandler+0x44c>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d048      	beq.n	80018d4 <HAL_DMA_IRQHandler+0x3b4>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a4a      	ldr	r2, [pc, #296]	@ (8001970 <HAL_DMA_IRQHandler+0x450>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d040      	beq.n	80018ce <HAL_DMA_IRQHandler+0x3ae>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a48      	ldr	r2, [pc, #288]	@ (8001974 <HAL_DMA_IRQHandler+0x454>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d038      	beq.n	80018c8 <HAL_DMA_IRQHandler+0x3a8>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a47      	ldr	r2, [pc, #284]	@ (8001978 <HAL_DMA_IRQHandler+0x458>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d030      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x3a2>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a45      	ldr	r2, [pc, #276]	@ (800197c <HAL_DMA_IRQHandler+0x45c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d028      	beq.n	80018bc <HAL_DMA_IRQHandler+0x39c>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a3d      	ldr	r2, [pc, #244]	@ (8001964 <HAL_DMA_IRQHandler+0x444>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d020      	beq.n	80018b6 <HAL_DMA_IRQHandler+0x396>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a41      	ldr	r2, [pc, #260]	@ (8001980 <HAL_DMA_IRQHandler+0x460>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d019      	beq.n	80018b2 <HAL_DMA_IRQHandler+0x392>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a40      	ldr	r2, [pc, #256]	@ (8001984 <HAL_DMA_IRQHandler+0x464>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d012      	beq.n	80018ae <HAL_DMA_IRQHandler+0x38e>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a3e      	ldr	r2, [pc, #248]	@ (8001988 <HAL_DMA_IRQHandler+0x468>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d00a      	beq.n	80018a8 <HAL_DMA_IRQHandler+0x388>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a3d      	ldr	r2, [pc, #244]	@ (800198c <HAL_DMA_IRQHandler+0x46c>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d102      	bne.n	80018a2 <HAL_DMA_IRQHandler+0x382>
 800189c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018a0:	e01b      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018a6:	e018      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018ac:	e015      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018ae:	2320      	movs	r3, #32
 80018b0:	e013      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e011      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018ba:	e00e      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80018c0:	e00b      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018c6:	e008      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018cc:	e005      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018d2:	e002      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018d4:	2320      	movs	r3, #32
 80018d6:	e000      	b.n	80018da <HAL_DMA_IRQHandler+0x3ba>
 80018d8:	2302      	movs	r3, #2
 80018da:	4a2e      	ldr	r2, [pc, #184]	@ (8001994 <HAL_DMA_IRQHandler+0x474>)
 80018dc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d034      	beq.n	8001958 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80018f6:	e02f      	b.n	8001958 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fc:	2208      	movs	r2, #8
 80018fe:	409a      	lsls	r2, r3
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	4013      	ands	r3, r2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d028      	beq.n	800195a <HAL_DMA_IRQHandler+0x43a>
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	2b00      	cmp	r3, #0
 8001910:	d023      	beq.n	800195a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 020e 	bic.w	r2, r2, #14
 8001920:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800192a:	2101      	movs	r1, #1
 800192c:	fa01 f202 	lsl.w	r2, r1, r2
 8001930:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	4798      	blx	r3
    }
  }
  return;
 8001958:	bf00      	nop
 800195a:	bf00      	nop
}
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020080 	.word	0x40020080
 8001968:	40020008 	.word	0x40020008
 800196c:	4002001c 	.word	0x4002001c
 8001970:	40020030 	.word	0x40020030
 8001974:	40020044 	.word	0x40020044
 8001978:	40020058 	.word	0x40020058
 800197c:	4002006c 	.word	0x4002006c
 8001980:	40020408 	.word	0x40020408
 8001984:	4002041c 	.word	0x4002041c
 8001988:	40020430 	.word	0x40020430
 800198c:	40020444 	.word	0x40020444
 8001990:	40020400 	.word	0x40020400
 8001994:	40020000 	.word	0x40020000

08001998 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
 80019a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ae:	2101      	movs	r1, #1
 80019b0:	fa01 f202 	lsl.w	r2, r1, r2
 80019b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b10      	cmp	r3, #16
 80019c4:	d108      	bne.n	80019d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80019d6:	e007      	b.n	80019e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	60da      	str	r2, [r3, #12]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
	...

080019f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b08b      	sub	sp, #44	@ 0x2c
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019fe:	2300      	movs	r3, #0
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a02:	2300      	movs	r3, #0
 8001a04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a06:	e179      	b.n	8001cfc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	f040 8168 	bne.w	8001cf6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4a96      	ldr	r2, [pc, #600]	@ (8001c84 <HAL_GPIO_Init+0x290>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d05e      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a30:	4a94      	ldr	r2, [pc, #592]	@ (8001c84 <HAL_GPIO_Init+0x290>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d875      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a36:	4a94      	ldr	r2, [pc, #592]	@ (8001c88 <HAL_GPIO_Init+0x294>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d058      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a3c:	4a92      	ldr	r2, [pc, #584]	@ (8001c88 <HAL_GPIO_Init+0x294>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d86f      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a42:	4a92      	ldr	r2, [pc, #584]	@ (8001c8c <HAL_GPIO_Init+0x298>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d052      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a48:	4a90      	ldr	r2, [pc, #576]	@ (8001c8c <HAL_GPIO_Init+0x298>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d869      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a4e:	4a90      	ldr	r2, [pc, #576]	@ (8001c90 <HAL_GPIO_Init+0x29c>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d04c      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a54:	4a8e      	ldr	r2, [pc, #568]	@ (8001c90 <HAL_GPIO_Init+0x29c>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d863      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a5a:	4a8e      	ldr	r2, [pc, #568]	@ (8001c94 <HAL_GPIO_Init+0x2a0>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d046      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a60:	4a8c      	ldr	r2, [pc, #560]	@ (8001c94 <HAL_GPIO_Init+0x2a0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d85d      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a66:	2b12      	cmp	r3, #18
 8001a68:	d82a      	bhi.n	8001ac0 <HAL_GPIO_Init+0xcc>
 8001a6a:	2b12      	cmp	r3, #18
 8001a6c:	d859      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a74 <HAL_GPIO_Init+0x80>)
 8001a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a74:	08001aef 	.word	0x08001aef
 8001a78:	08001ac9 	.word	0x08001ac9
 8001a7c:	08001adb 	.word	0x08001adb
 8001a80:	08001b1d 	.word	0x08001b1d
 8001a84:	08001b23 	.word	0x08001b23
 8001a88:	08001b23 	.word	0x08001b23
 8001a8c:	08001b23 	.word	0x08001b23
 8001a90:	08001b23 	.word	0x08001b23
 8001a94:	08001b23 	.word	0x08001b23
 8001a98:	08001b23 	.word	0x08001b23
 8001a9c:	08001b23 	.word	0x08001b23
 8001aa0:	08001b23 	.word	0x08001b23
 8001aa4:	08001b23 	.word	0x08001b23
 8001aa8:	08001b23 	.word	0x08001b23
 8001aac:	08001b23 	.word	0x08001b23
 8001ab0:	08001b23 	.word	0x08001b23
 8001ab4:	08001b23 	.word	0x08001b23
 8001ab8:	08001ad1 	.word	0x08001ad1
 8001abc:	08001ae5 	.word	0x08001ae5
 8001ac0:	4a75      	ldr	r2, [pc, #468]	@ (8001c98 <HAL_GPIO_Init+0x2a4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d013      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ac6:	e02c      	b.n	8001b22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	623b      	str	r3, [r7, #32]
          break;
 8001ace:	e029      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e024      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	3308      	adds	r3, #8
 8001ae0:	623b      	str	r3, [r7, #32]
          break;
 8001ae2:	e01f      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	330c      	adds	r3, #12
 8001aea:	623b      	str	r3, [r7, #32]
          break;
 8001aec:	e01a      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d102      	bne.n	8001afc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001af6:	2304      	movs	r3, #4
 8001af8:	623b      	str	r3, [r7, #32]
          break;
 8001afa:	e013      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d105      	bne.n	8001b10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b04:	2308      	movs	r3, #8
 8001b06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	611a      	str	r2, [r3, #16]
          break;
 8001b0e:	e009      	b.n	8001b24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b10:	2308      	movs	r3, #8
 8001b12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	615a      	str	r2, [r3, #20]
          break;
 8001b1a:	e003      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	623b      	str	r3, [r7, #32]
          break;
 8001b20:	e000      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          break;
 8001b22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	2bff      	cmp	r3, #255	@ 0xff
 8001b28:	d801      	bhi.n	8001b2e <HAL_GPIO_Init+0x13a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	e001      	b.n	8001b32 <HAL_GPIO_Init+0x13e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	3304      	adds	r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	2bff      	cmp	r3, #255	@ 0xff
 8001b38:	d802      	bhi.n	8001b40 <HAL_GPIO_Init+0x14c>
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	e002      	b.n	8001b46 <HAL_GPIO_Init+0x152>
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	3b08      	subs	r3, #8
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	210f      	movs	r1, #15
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	fa01 f303 	lsl.w	r3, r1, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	401a      	ands	r2, r3
 8001b58:	6a39      	ldr	r1, [r7, #32]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	431a      	orrs	r2, r3
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f000 80c1 	beq.w	8001cf6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b74:	4b49      	ldr	r3, [pc, #292]	@ (8001c9c <HAL_GPIO_Init+0x2a8>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	4a48      	ldr	r2, [pc, #288]	@ (8001c9c <HAL_GPIO_Init+0x2a8>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	6193      	str	r3, [r2, #24]
 8001b80:	4b46      	ldr	r3, [pc, #280]	@ (8001c9c <HAL_GPIO_Init+0x2a8>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	60bb      	str	r3, [r7, #8]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b8c:	4a44      	ldr	r2, [pc, #272]	@ (8001ca0 <HAL_GPIO_Init+0x2ac>)
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b90:	089b      	lsrs	r3, r3, #2
 8001b92:	3302      	adds	r3, #2
 8001b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	4013      	ands	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a3c      	ldr	r2, [pc, #240]	@ (8001ca4 <HAL_GPIO_Init+0x2b0>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d01f      	beq.n	8001bf8 <HAL_GPIO_Init+0x204>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca8 <HAL_GPIO_Init+0x2b4>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d019      	beq.n	8001bf4 <HAL_GPIO_Init+0x200>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a3a      	ldr	r2, [pc, #232]	@ (8001cac <HAL_GPIO_Init+0x2b8>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d013      	beq.n	8001bf0 <HAL_GPIO_Init+0x1fc>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a39      	ldr	r2, [pc, #228]	@ (8001cb0 <HAL_GPIO_Init+0x2bc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d00d      	beq.n	8001bec <HAL_GPIO_Init+0x1f8>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a38      	ldr	r2, [pc, #224]	@ (8001cb4 <HAL_GPIO_Init+0x2c0>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d007      	beq.n	8001be8 <HAL_GPIO_Init+0x1f4>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a37      	ldr	r2, [pc, #220]	@ (8001cb8 <HAL_GPIO_Init+0x2c4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d101      	bne.n	8001be4 <HAL_GPIO_Init+0x1f0>
 8001be0:	2305      	movs	r3, #5
 8001be2:	e00a      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001be4:	2306      	movs	r3, #6
 8001be6:	e008      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001be8:	2304      	movs	r3, #4
 8001bea:	e006      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001bec:	2303      	movs	r3, #3
 8001bee:	e004      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	e002      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <HAL_GPIO_Init+0x206>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bfc:	f002 0203 	and.w	r2, r2, #3
 8001c00:	0092      	lsls	r2, r2, #2
 8001c02:	4093      	lsls	r3, r2
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c0a:	4925      	ldr	r1, [pc, #148]	@ (8001ca0 <HAL_GPIO_Init+0x2ac>)
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	3302      	adds	r3, #2
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c24:	4b25      	ldr	r3, [pc, #148]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	4924      	ldr	r1, [pc, #144]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	608b      	str	r3, [r1, #8]
 8001c30:	e006      	b.n	8001c40 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c32:	4b22      	ldr	r3, [pc, #136]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	4920      	ldr	r1, [pc, #128]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d006      	beq.n	8001c5a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	491a      	ldr	r1, [pc, #104]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	60cb      	str	r3, [r1, #12]
 8001c58:	e006      	b.n	8001c68 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c5c:	68da      	ldr	r2, [r3, #12]
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	4916      	ldr	r1, [pc, #88]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d025      	beq.n	8001cc0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c74:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	4910      	ldr	r1, [pc, #64]	@ (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	604b      	str	r3, [r1, #4]
 8001c80:	e025      	b.n	8001cce <HAL_GPIO_Init+0x2da>
 8001c82:	bf00      	nop
 8001c84:	10320000 	.word	0x10320000
 8001c88:	10310000 	.word	0x10310000
 8001c8c:	10220000 	.word	0x10220000
 8001c90:	10210000 	.word	0x10210000
 8001c94:	10120000 	.word	0x10120000
 8001c98:	10110000 	.word	0x10110000
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	40010800 	.word	0x40010800
 8001ca8:	40010c00 	.word	0x40010c00
 8001cac:	40011000 	.word	0x40011000
 8001cb0:	40011400 	.word	0x40011400
 8001cb4:	40011800 	.word	0x40011800
 8001cb8:	40011c00 	.word	0x40011c00
 8001cbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cc0:	4b15      	ldr	r3, [pc, #84]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	4913      	ldr	r1, [pc, #76]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001cca:	4013      	ands	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d006      	beq.n	8001ce8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cda:	4b0f      	ldr	r3, [pc, #60]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	490e      	ldr	r1, [pc, #56]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	4909      	ldr	r1, [pc, #36]	@ (8001d18 <HAL_GPIO_Init+0x324>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d02:	fa22 f303 	lsr.w	r3, r2, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f47f ae7e 	bne.w	8001a08 <HAL_GPIO_Init+0x14>
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	372c      	adds	r7, #44	@ 0x2c
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	40010400 	.word	0x40010400

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d38:	e003      	b.n	8001d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d3a:	887b      	ldrh	r3, [r7, #2]
 8001d3c:	041a      	lsls	r2, r3, #16
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	611a      	str	r2, [r3, #16]
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e272      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8087 	beq.w	8001e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d6c:	4b92      	ldr	r3, [pc, #584]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 030c 	and.w	r3, r3, #12
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d00c      	beq.n	8001d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d78:	4b8f      	ldr	r3, [pc, #572]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d112      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
 8001d84:	4b8c      	ldr	r3, [pc, #560]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d90:	d10b      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d92:	4b89      	ldr	r3, [pc, #548]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d06c      	beq.n	8001e78 <HAL_RCC_OscConfig+0x12c>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d168      	bne.n	8001e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e24c      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x76>
 8001db4:	4b80      	ldr	r3, [pc, #512]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a7f      	ldr	r2, [pc, #508]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	e02e      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x98>
 8001dca:	4b7b      	ldr	r3, [pc, #492]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a7a      	ldr	r2, [pc, #488]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b78      	ldr	r3, [pc, #480]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a77      	ldr	r2, [pc, #476]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	e01d      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0xbc>
 8001dee:	4b72      	ldr	r3, [pc, #456]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a71      	ldr	r2, [pc, #452]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	4b6f      	ldr	r3, [pc, #444]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a6e      	ldr	r2, [pc, #440]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001e08:	4b6b      	ldr	r3, [pc, #428]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a6a      	ldr	r2, [pc, #424]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b68      	ldr	r3, [pc, #416]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a67      	ldr	r2, [pc, #412]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d013      	beq.n	8001e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e28:	f7fe fdae 	bl	8000988 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7fe fdaa 	bl	8000988 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	@ 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e200      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e42:	4b5d      	ldr	r3, [pc, #372]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0xe4>
 8001e4e:	e014      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7fe fd9a 	bl	8000988 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e58:	f7fe fd96 	bl	8000988 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	@ 0x64
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e1ec      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e6a:	4b53      	ldr	r3, [pc, #332]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x10c>
 8001e76:	e000      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d063      	beq.n	8001f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e86:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 030c 	and.w	r3, r3, #12
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00b      	beq.n	8001eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e92:	4b49      	ldr	r3, [pc, #292]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d11c      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x18c>
 8001e9e:	4b46      	ldr	r3, [pc, #280]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d116      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eaa:	4b43      	ldr	r3, [pc, #268]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x176>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d001      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e1c0      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	4939      	ldr	r1, [pc, #228]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed6:	e03a      	b.n	8001f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d020      	beq.n	8001f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ee0:	4b36      	ldr	r3, [pc, #216]	@ (8001fbc <HAL_RCC_OscConfig+0x270>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee6:	f7fe fd4f 	bl	8000988 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eee:	f7fe fd4b 	bl	8000988 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e1a1      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f00:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0f0      	beq.n	8001eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	4927      	ldr	r1, [pc, #156]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	600b      	str	r3, [r1, #0]
 8001f20:	e015      	b.n	8001f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f22:	4b26      	ldr	r3, [pc, #152]	@ (8001fbc <HAL_RCC_OscConfig+0x270>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7fe fd2e 	bl	8000988 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f30:	f7fe fd2a 	bl	8000988 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e180      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f42:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0308 	and.w	r3, r3, #8
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d03a      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d019      	beq.n	8001f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f62:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <HAL_RCC_OscConfig+0x274>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7fe fd0e 	bl	8000988 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f70:	f7fe fd0a 	bl	8000988 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e160      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f82:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f0      	beq.n	8001f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f8e:	2001      	movs	r0, #1
 8001f90:	f000 face 	bl	8002530 <RCC_Delay>
 8001f94:	e01c      	b.n	8001fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f96:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <HAL_RCC_OscConfig+0x274>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9c:	f7fe fcf4 	bl	8000988 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fa2:	e00f      	b.n	8001fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa4:	f7fe fcf0 	bl	8000988 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d908      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e146      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	42420000 	.word	0x42420000
 8001fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc4:	4b92      	ldr	r3, [pc, #584]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e9      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 80a6 	beq.w	800212a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe2:	4b8b      	ldr	r3, [pc, #556]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10d      	bne.n	800200a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fee:	4b88      	ldr	r3, [pc, #544]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	4a87      	ldr	r2, [pc, #540]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff8:	61d3      	str	r3, [r2, #28]
 8001ffa:	4b85      	ldr	r3, [pc, #532]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002006:	2301      	movs	r3, #1
 8002008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200a:	4b82      	ldr	r3, [pc, #520]	@ (8002214 <HAL_RCC_OscConfig+0x4c8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d118      	bne.n	8002048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002016:	4b7f      	ldr	r3, [pc, #508]	@ (8002214 <HAL_RCC_OscConfig+0x4c8>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a7e      	ldr	r2, [pc, #504]	@ (8002214 <HAL_RCC_OscConfig+0x4c8>)
 800201c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002022:	f7fe fcb1 	bl	8000988 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202a:	f7fe fcad 	bl	8000988 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b64      	cmp	r3, #100	@ 0x64
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e103      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203c:	4b75      	ldr	r3, [pc, #468]	@ (8002214 <HAL_RCC_OscConfig+0x4c8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0f0      	beq.n	800202a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d106      	bne.n	800205e <HAL_RCC_OscConfig+0x312>
 8002050:	4b6f      	ldr	r3, [pc, #444]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4a6e      	ldr	r2, [pc, #440]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6213      	str	r3, [r2, #32]
 800205c:	e02d      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0x334>
 8002066:	4b6a      	ldr	r3, [pc, #424]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4a69      	ldr	r2, [pc, #420]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6213      	str	r3, [r2, #32]
 8002072:	4b67      	ldr	r3, [pc, #412]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4a66      	ldr	r2, [pc, #408]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002078:	f023 0304 	bic.w	r3, r3, #4
 800207c:	6213      	str	r3, [r2, #32]
 800207e:	e01c      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	2b05      	cmp	r3, #5
 8002086:	d10c      	bne.n	80020a2 <HAL_RCC_OscConfig+0x356>
 8002088:	4b61      	ldr	r3, [pc, #388]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4a60      	ldr	r2, [pc, #384]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800208e:	f043 0304 	orr.w	r3, r3, #4
 8002092:	6213      	str	r3, [r2, #32]
 8002094:	4b5e      	ldr	r3, [pc, #376]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4a5d      	ldr	r2, [pc, #372]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6213      	str	r3, [r2, #32]
 80020a0:	e00b      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 80020a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	f023 0301 	bic.w	r3, r3, #1
 80020ac:	6213      	str	r3, [r2, #32]
 80020ae:	4b58      	ldr	r3, [pc, #352]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4a57      	ldr	r2, [pc, #348]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80020b4:	f023 0304 	bic.w	r3, r3, #4
 80020b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d015      	beq.n	80020ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c2:	f7fe fc61 	bl	8000988 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c8:	e00a      	b.n	80020e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ca:	f7fe fc5d 	bl	8000988 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d8:	4293      	cmp	r3, r2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e0b1      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0ee      	beq.n	80020ca <HAL_RCC_OscConfig+0x37e>
 80020ec:	e014      	b.n	8002118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ee:	f7fe fc4b 	bl	8000988 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f4:	e00a      	b.n	800210c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f6:	f7fe fc47 	bl	8000988 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e09b      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210c:	4b40      	ldr	r3, [pc, #256]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1ee      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002118:	7dfb      	ldrb	r3, [r7, #23]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d105      	bne.n	800212a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800211e:	4b3c      	ldr	r3, [pc, #240]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	4a3b      	ldr	r2, [pc, #236]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8087 	beq.w	8002242 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002134:	4b36      	ldr	r3, [pc, #216]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 030c 	and.w	r3, r3, #12
 800213c:	2b08      	cmp	r3, #8
 800213e:	d061      	beq.n	8002204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69db      	ldr	r3, [r3, #28]
 8002144:	2b02      	cmp	r3, #2
 8002146:	d146      	bne.n	80021d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002148:	4b33      	ldr	r3, [pc, #204]	@ (8002218 <HAL_RCC_OscConfig+0x4cc>)
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214e:	f7fe fc1b 	bl	8000988 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002156:	f7fe fc17 	bl	8000988 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e06d      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002168:	4b29      	ldr	r3, [pc, #164]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f0      	bne.n	8002156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800217c:	d108      	bne.n	8002190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800217e:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	4921      	ldr	r1, [pc, #132]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	4313      	orrs	r3, r2
 800218e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002190:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a19      	ldr	r1, [r3, #32]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a0:	430b      	orrs	r3, r1
 80021a2:	491b      	ldr	r1, [pc, #108]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002218 <HAL_RCC_OscConfig+0x4cc>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7fe fbeb 	bl	8000988 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b6:	f7fe fbe7 	bl	8000988 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e03d      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x46a>
 80021d4:	e035      	b.n	8002242 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d6:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <HAL_RCC_OscConfig+0x4cc>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7fe fbd4 	bl	8000988 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e4:	f7fe fbd0 	bl	8000988 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e026      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f6:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <HAL_RCC_OscConfig+0x4c4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f0      	bne.n	80021e4 <HAL_RCC_OscConfig+0x498>
 8002202:	e01e      	b.n	8002242 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d107      	bne.n	800221c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e019      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
 8002218:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800221c:	4b0b      	ldr	r3, [pc, #44]	@ (800224c <HAL_RCC_OscConfig+0x500>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	429a      	cmp	r2, r3
 800222e:	d106      	bne.n	800223e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223a:	429a      	cmp	r2, r3
 800223c:	d001      	beq.n	8002242 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3718      	adds	r7, #24
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000

08002250 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e0d0      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002264:	4b6a      	ldr	r3, [pc, #424]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	429a      	cmp	r2, r3
 8002270:	d910      	bls.n	8002294 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002272:	4b67      	ldr	r3, [pc, #412]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f023 0207 	bic.w	r2, r3, #7
 800227a:	4965      	ldr	r1, [pc, #404]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	4313      	orrs	r3, r2
 8002280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002282:	4b63      	ldr	r3, [pc, #396]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	429a      	cmp	r2, r3
 800228e:	d001      	beq.n	8002294 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e0b8      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d020      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022ac:	4b59      	ldr	r3, [pc, #356]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a58      	ldr	r2, [pc, #352]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c4:	4b53      	ldr	r3, [pc, #332]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	4a52      	ldr	r2, [pc, #328]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80022ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d0:	4b50      	ldr	r3, [pc, #320]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	494d      	ldr	r1, [pc, #308]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d040      	beq.n	8002370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d107      	bne.n	8002306 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f6:	4b47      	ldr	r3, [pc, #284]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d115      	bne.n	800232e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e07f      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d107      	bne.n	800231e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230e:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d109      	bne.n	800232e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e073      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231e:	4b3d      	ldr	r3, [pc, #244]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e06b      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800232e:	4b39      	ldr	r3, [pc, #228]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f023 0203 	bic.w	r2, r3, #3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	4936      	ldr	r1, [pc, #216]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 800233c:	4313      	orrs	r3, r2
 800233e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002340:	f7fe fb22 	bl	8000988 <HAL_GetTick>
 8002344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002346:	e00a      	b.n	800235e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002348:	f7fe fb1e 	bl	8000988 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002356:	4293      	cmp	r3, r2
 8002358:	d901      	bls.n	800235e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e053      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235e:	4b2d      	ldr	r3, [pc, #180]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 020c 	and.w	r2, r3, #12
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	429a      	cmp	r2, r3
 800236e:	d1eb      	bne.n	8002348 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002370:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d210      	bcs.n	80023a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237e:	4b24      	ldr	r3, [pc, #144]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 0207 	bic.w	r2, r3, #7
 8002386:	4922      	ldr	r1, [pc, #136]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b20      	ldr	r3, [pc, #128]	@ (8002410 <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e032      	b.n	8002406 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d008      	beq.n	80023be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023ac:	4b19      	ldr	r3, [pc, #100]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	4916      	ldr	r1, [pc, #88]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d009      	beq.n	80023de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ca:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	490e      	ldr	r1, [pc, #56]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023de:	f000 f821 	bl	8002424 <HAL_RCC_GetSysClockFreq>
 80023e2:	4602      	mov	r2, r0
 80023e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	091b      	lsrs	r3, r3, #4
 80023ea:	f003 030f 	and.w	r3, r3, #15
 80023ee:	490a      	ldr	r1, [pc, #40]	@ (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023f0:	5ccb      	ldrb	r3, [r1, r3]
 80023f2:	fa22 f303 	lsr.w	r3, r2, r3
 80023f6:	4a09      	ldr	r2, [pc, #36]	@ (800241c <HAL_RCC_ClockConfig+0x1cc>)
 80023f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023fa:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <HAL_RCC_ClockConfig+0x1d0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe fa7a 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40022000 	.word	0x40022000
 8002414:	40021000 	.word	0x40021000
 8002418:	08003060 	.word	0x08003060
 800241c:	20000000 	.word	0x20000000
 8002420:	20000004 	.word	0x20000004

08002424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	2300      	movs	r3, #0
 8002438:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800243a:	2300      	movs	r3, #0
 800243c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800243e:	4b1e      	ldr	r3, [pc, #120]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 030c 	and.w	r3, r3, #12
 800244a:	2b04      	cmp	r3, #4
 800244c:	d002      	beq.n	8002454 <HAL_RCC_GetSysClockFreq+0x30>
 800244e:	2b08      	cmp	r3, #8
 8002450:	d003      	beq.n	800245a <HAL_RCC_GetSysClockFreq+0x36>
 8002452:	e027      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002454:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002456:	613b      	str	r3, [r7, #16]
      break;
 8002458:	e027      	b.n	80024aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	0c9b      	lsrs	r3, r3, #18
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	4a17      	ldr	r2, [pc, #92]	@ (80024c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002464:	5cd3      	ldrb	r3, [r2, r3]
 8002466:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d010      	beq.n	8002494 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002472:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	0c5b      	lsrs	r3, r3, #17
 8002478:	f003 0301 	and.w	r3, r3, #1
 800247c:	4a11      	ldr	r2, [pc, #68]	@ (80024c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800247e:	5cd3      	ldrb	r3, [r2, r3]
 8002480:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a0d      	ldr	r2, [pc, #52]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002486:	fb03 f202 	mul.w	r2, r3, r2
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	e004      	b.n	800249e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a0c      	ldr	r2, [pc, #48]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002498:	fb02 f303 	mul.w	r3, r2, r3
 800249c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	613b      	str	r3, [r7, #16]
      break;
 80024a2:	e002      	b.n	80024aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024a4:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x98>)
 80024a6:	613b      	str	r3, [r7, #16]
      break;
 80024a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024aa:	693b      	ldr	r3, [r7, #16]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40021000 	.word	0x40021000
 80024bc:	007a1200 	.word	0x007a1200
 80024c0:	08003078 	.word	0x08003078
 80024c4:	08003088 	.word	0x08003088
 80024c8:	003d0900 	.word	0x003d0900

080024cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d0:	4b02      	ldr	r3, [pc, #8]	@ (80024dc <HAL_RCC_GetHCLKFreq+0x10>)
 80024d2:	681b      	ldr	r3, [r3, #0]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	20000000 	.word	0x20000000

080024e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024e4:	f7ff fff2 	bl	80024cc <HAL_RCC_GetHCLKFreq>
 80024e8:	4602      	mov	r2, r0
 80024ea:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	0a1b      	lsrs	r3, r3, #8
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	4903      	ldr	r1, [pc, #12]	@ (8002504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024f6:	5ccb      	ldrb	r3, [r1, r3]
 80024f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40021000 	.word	0x40021000
 8002504:	08003070 	.word	0x08003070

08002508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800250c:	f7ff ffde 	bl	80024cc <HAL_RCC_GetHCLKFreq>
 8002510:	4602      	mov	r2, r0
 8002512:	4b05      	ldr	r3, [pc, #20]	@ (8002528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	0adb      	lsrs	r3, r3, #11
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	4903      	ldr	r1, [pc, #12]	@ (800252c <HAL_RCC_GetPCLK2Freq+0x24>)
 800251e:	5ccb      	ldrb	r3, [r1, r3]
 8002520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002524:	4618      	mov	r0, r3
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	08003070 	.word	0x08003070

08002530 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002538:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <RCC_Delay+0x34>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0a      	ldr	r2, [pc, #40]	@ (8002568 <RCC_Delay+0x38>)
 800253e:	fba2 2303 	umull	r2, r3, r2, r3
 8002542:	0a5b      	lsrs	r3, r3, #9
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	fb02 f303 	mul.w	r3, r2, r3
 800254a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800254c:	bf00      	nop
  }
  while (Delay --);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	1e5a      	subs	r2, r3, #1
 8002552:	60fa      	str	r2, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1f9      	bne.n	800254c <RCC_Delay+0x1c>
}
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	3714      	adds	r7, #20
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	20000000 	.word	0x20000000
 8002568:	10624dd3 	.word	0x10624dd3

0800256c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	d07d      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002588:	2300      	movs	r3, #0
 800258a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800258c:	4b4f      	ldr	r3, [pc, #316]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10d      	bne.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002598:	4b4c      	ldr	r3, [pc, #304]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	4a4b      	ldr	r2, [pc, #300]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800259e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025a2:	61d3      	str	r3, [r2, #28]
 80025a4:	4b49      	ldr	r3, [pc, #292]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025b0:	2301      	movs	r3, #1
 80025b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b4:	4b46      	ldr	r3, [pc, #280]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d118      	bne.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025c0:	4b43      	ldr	r3, [pc, #268]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a42      	ldr	r2, [pc, #264]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025cc:	f7fe f9dc 	bl	8000988 <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d2:	e008      	b.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025d4:	f7fe f9d8 	bl	8000988 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b64      	cmp	r3, #100	@ 0x64
 80025e0:	d901      	bls.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e06d      	b.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e6:	4b3a      	ldr	r3, [pc, #232]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025f2:	4b36      	ldr	r3, [pc, #216]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d02e      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	429a      	cmp	r2, r3
 800260e:	d027      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002610:	4b2e      	ldr	r3, [pc, #184]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002618:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800261a:	4b2e      	ldr	r3, [pc, #184]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800261c:	2201      	movs	r2, #1
 800261e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002620:	4b2c      	ldr	r3, [pc, #176]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002626:	4a29      	ldr	r2, [pc, #164]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d014      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002636:	f7fe f9a7 	bl	8000988 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800263c:	e00a      	b.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263e:	f7fe f9a3 	bl	8000988 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800264c:	4293      	cmp	r3, r2
 800264e:	d901      	bls.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e036      	b.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002654:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ee      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002660:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	4917      	ldr	r1, [pc, #92]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800266e:	4313      	orrs	r3, r2
 8002670:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d105      	bne.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002678:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	4a13      	ldr	r2, [pc, #76]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800267e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002682:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002690:	4b0e      	ldr	r3, [pc, #56]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	490b      	ldr	r1, [pc, #44]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d008      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026ae:	4b07      	ldr	r3, [pc, #28]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	4904      	ldr	r1, [pc, #16]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40007000 	.word	0x40007000
 80026d4:	42420440 	.word	0x42420440

080026d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e042      	b.n	8002770 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d106      	bne.n	8002704 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe f834 	bl	800076c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2224      	movs	r2, #36	@ 0x24
 8002708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800271a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f000 f82b 	bl	8002778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	691a      	ldr	r2, [r3, #16]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002730:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	695a      	ldr	r2, [r3, #20]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002740:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002750:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2220      	movs	r2, #32
 8002764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689a      	ldr	r2, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80027b2:	f023 030c 	bic.w	r3, r3, #12
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	68b9      	ldr	r1, [r7, #8]
 80027bc:	430b      	orrs	r3, r1
 80027be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a2c      	ldr	r2, [pc, #176]	@ (800288c <UART_SetConfig+0x114>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d103      	bne.n	80027e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027e0:	f7ff fe92 	bl	8002508 <HAL_RCC_GetPCLK2Freq>
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	e002      	b.n	80027ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027e8:	f7ff fe7a 	bl	80024e0 <HAL_RCC_GetPCLK1Freq>
 80027ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	009a      	lsls	r2, r3, #2
 80027f8:	441a      	add	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	fbb2 f3f3 	udiv	r3, r2, r3
 8002804:	4a22      	ldr	r2, [pc, #136]	@ (8002890 <UART_SetConfig+0x118>)
 8002806:	fba2 2303 	umull	r2, r3, r2, r3
 800280a:	095b      	lsrs	r3, r3, #5
 800280c:	0119      	lsls	r1, r3, #4
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	009a      	lsls	r2, r3, #2
 8002818:	441a      	add	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	fbb2 f2f3 	udiv	r2, r2, r3
 8002824:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <UART_SetConfig+0x118>)
 8002826:	fba3 0302 	umull	r0, r3, r3, r2
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2064      	movs	r0, #100	@ 0x64
 800282e:	fb00 f303 	mul.w	r3, r0, r3
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	3332      	adds	r3, #50	@ 0x32
 8002838:	4a15      	ldr	r2, [pc, #84]	@ (8002890 <UART_SetConfig+0x118>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002844:	4419      	add	r1, r3
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	009a      	lsls	r2, r3, #2
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	fbb2 f2f3 	udiv	r2, r2, r3
 800285c:	4b0c      	ldr	r3, [pc, #48]	@ (8002890 <UART_SetConfig+0x118>)
 800285e:	fba3 0302 	umull	r0, r3, r3, r2
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	2064      	movs	r0, #100	@ 0x64
 8002866:	fb00 f303 	mul.w	r3, r0, r3
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	3332      	adds	r3, #50	@ 0x32
 8002870:	4a07      	ldr	r2, [pc, #28]	@ (8002890 <UART_SetConfig+0x118>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	f003 020f 	and.w	r2, r3, #15
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	440a      	add	r2, r1
 8002882:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002884:	bf00      	nop
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40013800 	.word	0x40013800
 8002890:	51eb851f 	.word	0x51eb851f

08002894 <IOHWAB_Task>:
/*********************************************************************************************************************/

/*********************************************************************************************************************/
/* Definitions of global functions                                                                                   */
/*********************************************************************************************************************/
void IOHWAB_Task(void){}
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
 8002898:	bf00      	nop
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <IOHWAB_Init>:

void IOHWAB_Init(void){
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOC, do_spPwr_Pin, GPIO_PIN_SET);
 80028a4:	2201      	movs	r2, #1
 80028a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028aa:	4805      	ldr	r0, [pc, #20]	@ (80028c0 <IOHWAB_Init+0x20>)
 80028ac:	f7ff fa36 	bl	8001d1c <HAL_GPIO_WritePin>
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)ADC_Val, ADC_CHANELS);
 80028b0:	2208      	movs	r2, #8
 80028b2:	4904      	ldr	r1, [pc, #16]	@ (80028c4 <IOHWAB_Init+0x24>)
 80028b4:	4804      	ldr	r0, [pc, #16]	@ (80028c8 <IOHWAB_Init+0x28>)
 80028b6:	f7fe f95b 	bl	8000b70 <HAL_ADC_Start_DMA>
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40011000 	.word	0x40011000
 80028c4:	2000014c 	.word	0x2000014c
 80028c8:	2000008c 	.word	0x2000008c

080028cc <IOHWAB_GetSpHeatADCVolatage>:
void IOHWAB_SetDI(){

}


uint16 IOHWAB_GetSpHeatADCVolatage(void){
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0

	return  ADC_Val[SPHEATADC];
 80028d0:	4b03      	ldr	r3, [pc, #12]	@ (80028e0 <IOHWAB_GetSpHeatADCVolatage+0x14>)
 80028d2:	895b      	ldrh	r3, [r3, #10]
 80028d4:	b29b      	uxth	r3, r3
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	2000014c 	.word	0x2000014c

080028e4 <IOHWAB_GetSpPneuHorADCVolatage>:

uint16 IOHWAB_GetSpPneuHorADCVolatage(void){
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0

	return  ADC_Val[SPPNEUMHORADC];
 80028e8:	4b03      	ldr	r3, [pc, #12]	@ (80028f8 <IOHWAB_GetSpPneuHorADCVolatage+0x14>)
 80028ea:	899b      	ldrh	r3, [r3, #12]
 80028ec:	b29b      	uxth	r3, r3
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	2000014c 	.word	0x2000014c

080028fc <IOHWAB_GetSpPneuVerADCVolatage>:

uint16 IOHWAB_GetSpPneuVerADCVolatage(void){
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

	return  ADC_Val[SPPNEUVERADC];
 8002900:	4b03      	ldr	r3, [pc, #12]	@ (8002910 <IOHWAB_GetSpPneuVerADCVolatage+0x14>)
 8002902:	89db      	ldrh	r3, [r3, #14]
 8002904:	b29b      	uxth	r3, r3
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	2000014c 	.word	0x2000014c

08002914 <IOHWAB_GetSpMemoryADCVolatage>:

uint16 IOHWAB_GetSpMemoryADCVolatage(void){
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0

	return  ADC_Val[SPMEMORYADC];
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <IOHWAB_GetSpMemoryADCVolatage+0x14>)
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	b29b      	uxth	r3, r3
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	2000014c 	.word	0x2000014c

0800292c <IOHWAB_GetSpTiltADCVolatage>:

uint16 IOHWAB_GetSpTiltADCVolatage(){
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0

	return  ADC_Val[SPTILTADC];
 8002930:	4b03      	ldr	r3, [pc, #12]	@ (8002940 <IOHWAB_GetSpTiltADCVolatage+0x14>)
 8002932:	885b      	ldrh	r3, [r3, #2]
 8002934:	b29b      	uxth	r3, r3
}
 8002936:	4618      	mov	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	2000014c 	.word	0x2000014c

08002944 <IOHWAB_GetSpBackRestADCVolatage>:

uint16 IOHWAB_GetSpBackRestADCVolatage(){
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0

	return  ADC_Val[SPBACKRESTADC];
 8002948:	4b03      	ldr	r3, [pc, #12]	@ (8002958 <IOHWAB_GetSpBackRestADCVolatage+0x14>)
 800294a:	88db      	ldrh	r3, [r3, #6]
 800294c:	b29b      	uxth	r3, r3
}
 800294e:	4618      	mov	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	2000014c 	.word	0x2000014c

0800295c <IOHWAB_GetSpHeightADCVolatage>:

uint16 IOHWAB_GetSpHeightADCVolatage(){
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

	return  ADC_Val[SPHEIGHTADC];
 8002960:	4b03      	ldr	r3, [pc, #12]	@ (8002970 <IOHWAB_GetSpHeightADCVolatage+0x14>)
 8002962:	889b      	ldrh	r3, [r3, #4]
 8002964:	b29b      	uxth	r3, r3
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	2000014c 	.word	0x2000014c

08002974 <IOHWAB_GetSpSlideADCVolatage>:

uint16 IOHWAB_GetSpSlideADCVolatage(){
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0

	return  ADC_Val[SPSLIDEADC];
 8002978:	4b03      	ldr	r3, [pc, #12]	@ (8002988 <IOHWAB_GetSpSlideADCVolatage+0x14>)
 800297a:	891b      	ldrh	r3, [r3, #8]
 800297c:	b29b      	uxth	r3, r3
}
 800297e:	4618      	mov	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	2000014c 	.word	0x2000014c

0800298c <KbdDrv_GetAutReq>:

/*********************************************************************************************************************/
/* Definitions of global functions                                                                                   */
/*********************************************************************************************************************/

Std_Return_Type KbdDrv_GetAutReq(uint16 *switchesStateP){
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	Std_Return_Type retL = E_NOT_OK;
 8002994:	2301      	movs	r3, #1
 8002996:	73fb      	strb	r3, [r7, #15]
/*copies the button state to a pointer. AutoMovementLocal will read out the bit mask*/
	if(NULL != switchesStateP){
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00a      	beq.n	80029b4 <KbdDrv_GetAutReq+0x28>
		*switchesStateP = (switchesState & KBDDRV_AUTO_REQ_SW_MASK);
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <KbdDrv_GetAutReq+0x34>)
 80029a0:	881b      	ldrh	r3, [r3, #0]
 80029a2:	f423 43f1 	bic.w	r3, r3, #30848	@ 0x7880
 80029a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	801a      	strh	r2, [r3, #0]
		retL = E_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	73fb      	strb	r3, [r7, #15]
	}else{
		/*do nothing*/
	}
	return retL;
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr
 80029c0:	2000015c 	.word	0x2000015c

080029c4 <KbdDrv_GetManReq>:

Std_Return_Type KbdDrv_GetManReq(uint16 *switchesStateP){
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	Std_Return_Type retL = E_NOT_OK;
 80029cc:	2301      	movs	r3, #1
 80029ce:	73fb      	strb	r3, [r7, #15]
	/*copies the button state to a pointer. ManAdj will read out the bit mask*/
	if(NULL != switchesStateP){
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d009      	beq.n	80029ea <KbdDrv_GetManReq+0x26>
			*switchesStateP =(switchesState & KBDDRV_MANUAL_REQ_SW_MASK);
 80029d6:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <KbdDrv_GetManReq+0x34>)
 80029d8:	881a      	ldrh	r2, [r3, #0]
 80029da:	f647 03ff 	movw	r3, #30975	@ 0x78ff
 80029de:	4013      	ands	r3, r2
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	801a      	strh	r2, [r3, #0]
			retL = E_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	73fb      	strb	r3, [r7, #15]
	}else{
			/*do nothing*/
	}

	return retL;
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	2000015c 	.word	0x2000015c

080029fc <KbdDrv_Init>:

/*********************************************************************************************************************/
/* Definitions of local functions																					 */
/*********************************************************************************************************************/

void KbdDrv_Init(){
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
	switchesState = 0;
 8002a00:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <KbdDrv_Init+0x14>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	801a      	strh	r2, [r3, #0]
}
 8002a06:	bf00      	nop
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	2000015c 	.word	0x2000015c

08002a14 <KbdDrv_Task>:
 static uint16 lineVoltage[Line_cnt];
void KbdDrv_Task(void){
 8002a14:	b5b0      	push	{r4, r5, r7, lr}
 8002a16:	b08a      	sub	sp, #40	@ 0x28
 8002a18:	af00      	add	r7, sp, #0
	uint8 i;
	//uint16 lineVoltage[Line_cnt];
	//uint16 btnSts[KbdDrv_swCnt];
	pToIOHWABFunc arrayOfHWABfuncs[Line_cnt] = KBDRV_INT_GET_LINE_VOLTAGE;
 8002a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b0c <KbdDrv_Task+0xf8>)
 8002a1c:	1d3c      	adds	r4, r7, #4
 8002a1e:	461d      	mov	r5, r3
 8002a20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a24:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002a28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(i = 0; i < Line_cnt; i++){
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002a32:	e013      	b.n	8002a5c <KbdDrv_Task+0x48>
		lineVoltage[i] = arrayOfHWABfuncs[i]();
 8002a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	3328      	adds	r3, #40	@ 0x28
 8002a3c:	443b      	add	r3, r7
 8002a3e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8002a42:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8002a46:	4798      	blx	r3
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4b30      	ldr	r3, [pc, #192]	@ (8002b10 <KbdDrv_Task+0xfc>)
 8002a4e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for(i = 0; i < Line_cnt; i++){
 8002a52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a56:	3301      	adds	r3, #1
 8002a58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a60:	2b07      	cmp	r3, #7
 8002a62:	d9e7      	bls.n	8002a34 <KbdDrv_Task+0x20>
	}

	for(i = 0; i < KbdDrv_swCnt; i++){
 8002a64:	2300      	movs	r3, #0
 8002a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002a6a:	e046      	b.n	8002afa <KbdDrv_Task+0xe6>
		if (TRUE == IsVoltageInRange(lineVoltage[swithcCfg[i].lineId], swithcCfg[i].pressThrsLow, swithcCfg[i].pressThrsHigh)){
 8002a6c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002a70:	4928      	ldr	r1, [pc, #160]	@ (8002b14 <KbdDrv_Task+0x100>)
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	440b      	add	r3, r1
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b23      	ldr	r3, [pc, #140]	@ (8002b10 <KbdDrv_Task+0xfc>)
 8002a82:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8002a86:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002a8a:	4922      	ldr	r1, [pc, #136]	@ (8002b14 <KbdDrv_Task+0x100>)
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	440b      	add	r3, r1
 8002a96:	3302      	adds	r3, #2
 8002a98:	8819      	ldrh	r1, [r3, #0]
 8002a9a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002a9e:	4c1d      	ldr	r4, [pc, #116]	@ (8002b14 <KbdDrv_Task+0x100>)
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4423      	add	r3, r4
 8002aaa:	3304      	adds	r3, #4
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f000 f834 	bl	8002b1c <IsVoltageInRange>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d10c      	bne.n	8002ad4 <KbdDrv_Task+0xc0>
			/*button is pressed*/
			switchesState|= (1u<< i);
 8002aba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002abe:	2201      	movs	r2, #1
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <KbdDrv_Task+0x104>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <KbdDrv_Task+0x104>)
 8002ad0:	801a      	strh	r2, [r3, #0]
 8002ad2:	e00d      	b.n	8002af0 <KbdDrv_Task+0xdc>
		}else{
			//button is released
			switchesState&= ~(1u<< i);
 8002ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ad8:	2201      	movs	r2, #1
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <KbdDrv_Task+0x104>)
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	4013      	ands	r3, r2
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	4b0a      	ldr	r3, [pc, #40]	@ (8002b18 <KbdDrv_Task+0x104>)
 8002aee:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < KbdDrv_swCnt; i++){
 8002af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002af4:	3301      	adds	r3, #1
 8002af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002afe:	2b0f      	cmp	r3, #15
 8002b00:	d9b4      	bls.n	8002a6c <KbdDrv_Task+0x58>
		}
	}
}
 8002b02:	bf00      	nop
 8002b04:	bf00      	nop
 8002b06:	3728      	adds	r7, #40	@ 0x28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b0c:	08003040 	.word	0x08003040
 8002b10:	20000160 	.word	0x20000160
 8002b14:	2000000c 	.word	0x2000000c
 8002b18:	2000015c 	.word	0x2000015c

08002b1c <IsVoltageInRange>:
/*Checks voltage thresholds for the selected swithcpack line*/
static boolean IsVoltageInRange(uint16 voltage, uint16 thrsLow, uint16 thrsHigh){
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	80fb      	strh	r3, [r7, #6]
 8002b26:	460b      	mov	r3, r1
 8002b28:	80bb      	strh	r3, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	807b      	strh	r3, [r7, #2]
	boolean res = FALSE;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]

	if((voltage >= thrsLow) && (voltage <= thrsHigh)){
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	88bb      	ldrh	r3, [r7, #4]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d305      	bcc.n	8002b46 <IsVoltageInRange+0x2a>
 8002b3a:	88fa      	ldrh	r2, [r7, #6]
 8002b3c:	887b      	ldrh	r3, [r7, #2]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d801      	bhi.n	8002b46 <IsVoltageInRange+0x2a>
		res = TRUE;
 8002b42:	2301      	movs	r3, #1
 8002b44:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr
	...

08002b54 <ManAdj_Do>:

void ManAdj_Start(){

}

void ManAdj_Do(){
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0

	uint16 buttonRequest;
	static uint8 previousReq;

	KbdDrv_GetManReq(&buttonRequest);
 8002b5a:	1d3b      	adds	r3, r7, #4
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff31 	bl	80029c4 <KbdDrv_GetManReq>

	for (uint8 i= 0; i< KbdDrv_swCnt; i++){
 8002b62:	2300      	movs	r3, #0
 8002b64:	71fb      	strb	r3, [r7, #7]
 8002b66:	e022      	b.n	8002bae <ManAdj_Do+0x5a>
			if (buttonRequest& (1<< i)) {
 8002b68:	88bb      	ldrh	r3, [r7, #4]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	fa42 f303 	asr.w	r3, r2, r3
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00d      	beq.n	8002b96 <ManAdj_Do+0x42>
				SeatPosCtrl_Move(/*axis*/req[i].axisId, /*dir*/req[i].req);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	4a11      	ldr	r2, [pc, #68]	@ (8002bc4 <ManAdj_Do+0x70>)
 8002b7e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	490f      	ldr	r1, [pc, #60]	@ (8002bc4 <ManAdj_Do+0x70>)
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	440b      	add	r3, r1
 8002b8a:	785b      	ldrb	r3, [r3, #1]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4610      	mov	r0, r2
 8002b90:	f000 f86a 	bl	8002c68 <SeatPosCtrl_Move>
 8002b94:	e008      	b.n	8002ba8 <ManAdj_Do+0x54>
			} else if(previousReq != 0 && buttonRequest == 0){
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <ManAdj_Do+0x74>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d004      	beq.n	8002ba8 <ManAdj_Do+0x54>
 8002b9e:	88bb      	ldrh	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <ManAdj_Do+0x54>
				PosCtlr_StopAll();
 8002ba4:	f000 f8a8 	bl	8002cf8 <PosCtlr_StopAll>
	for (uint8 i= 0; i< KbdDrv_swCnt; i++){
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	3301      	adds	r3, #1
 8002bac:	71fb      	strb	r3, [r7, #7]
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	2b0f      	cmp	r3, #15
 8002bb2:	d9d9      	bls.n	8002b68 <ManAdj_Do+0x14>
			} else{
				/* Do nothing*/
			}
		}
	previousReq = buttonRequest;
 8002bb4:	88bb      	ldrh	r3, [r7, #4]
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	4b03      	ldr	r3, [pc, #12]	@ (8002bc8 <ManAdj_Do+0x74>)
 8002bba:	701a      	strb	r2, [r3, #0]

}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	0800308c 	.word	0x0800308c
 8002bc8:	20000170 	.word	0x20000170

08002bcc <SeatPosCtrl_Init>:
SeatPosCtrl_TEDir PosCtrl_TDir;
/*********************************************************************************************************************/
/* Declarations of prototypes for local functions                                                                    */
/*********************************************************************************************************************/

void SeatPosCtrl_Init(void){
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0

}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <SeatPosCtrl_Task>:

void SeatPosCtrl_Task(void){
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
	uint8 i;
	for(i = 0; i < POSCTRL_AXIS_CNT; i++){
 8002bde:	2300      	movs	r3, #0
 8002be0:	71fb      	strb	r3, [r7, #7]
 8002be2:	e033      	b.n	8002c4c <SeatPosCtrl_Task+0x74>
		if(axis[axisId].state == axisState_fw){
 8002be4:	4b1e      	ldr	r3, [pc, #120]	@ (8002c60 <SeatPosCtrl_Task+0x88>)
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4a1e      	ldr	r2, [pc, #120]	@ (8002c64 <SeatPosCtrl_Task+0x8c>)
 8002bec:	460b      	mov	r3, r1
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	440b      	add	r3, r1
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d10c      	bne.n	8002c16 <SeatPosCtrl_Task+0x3e>
			axis[axisId].position = MotDirFw;
 8002bfc:	4b18      	ldr	r3, [pc, #96]	@ (8002c60 <SeatPosCtrl_Task+0x88>)
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4a18      	ldr	r2, [pc, #96]	@ (8002c64 <SeatPosCtrl_Task+0x8c>)
 8002c04:	460b      	mov	r3, r1
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	440b      	add	r3, r1
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3302      	adds	r3, #2
 8002c10:	2201      	movs	r2, #1
 8002c12:	801a      	strh	r2, [r3, #0]
 8002c14:	e017      	b.n	8002c46 <SeatPosCtrl_Task+0x6e>
		}else if(axis[axisId].state == axisState_bw){
 8002c16:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <SeatPosCtrl_Task+0x88>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4a11      	ldr	r2, [pc, #68]	@ (8002c64 <SeatPosCtrl_Task+0x8c>)
 8002c1e:	460b      	mov	r3, r1
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	440b      	add	r3, r1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d10b      	bne.n	8002c46 <SeatPosCtrl_Task+0x6e>
			axis[axisId].position = MotDirBw;
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <SeatPosCtrl_Task+0x88>)
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	4619      	mov	r1, r3
 8002c34:	4a0b      	ldr	r2, [pc, #44]	@ (8002c64 <SeatPosCtrl_Task+0x8c>)
 8002c36:	460b      	mov	r3, r1
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	440b      	add	r3, r1
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	3302      	adds	r3, #2
 8002c42:	2202      	movs	r2, #2
 8002c44:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < POSCTRL_AXIS_CNT; i++){
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	71fb      	strb	r3, [r7, #7]
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d9c8      	bls.n	8002be4 <SeatPosCtrl_Task+0xc>
		/* call IOHWAB interface for actuating axis */

	}

	//MotDrv_Command(axisId, axis[axisId].state);
}
 8002c52:	bf00      	nop
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	2000018c 	.word	0x2000018c
 8002c64:	20000174 	.word	0x20000174

08002c68 <SeatPosCtrl_Move>:

/*********************************************************************************************************************/
/* Definitions of global functions                                                                                   */
/*********************************************************************************************************************/
Std_Return_Type SeatPosCtrl_Move(SeatPosCtrl_TEAxis axisReq, SeatPosCtrl_TEDir dir){
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	460a      	mov	r2, r1
 8002c72:	71fb      	strb	r3, [r7, #7]
 8002c74:	4613      	mov	r3, r2
 8002c76:	71bb      	strb	r3, [r7, #6]

	Std_Return_Type res = E_NOT_OK;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]

	uint16 axisId = axisReq;
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	81bb      	strh	r3, [r7, #12]

	if((axisId < POSCTRL_AXIS_CNT)&&(dir < MotDirCnt)){
 8002c80:	89bb      	ldrh	r3, [r7, #12]
 8002c82:	2b03      	cmp	r3, #3
 8002c84:	d82c      	bhi.n	8002ce0 <SeatPosCtrl_Move+0x78>
 8002c86:	79bb      	ldrb	r3, [r7, #6]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d829      	bhi.n	8002ce0 <SeatPosCtrl_Move+0x78>
		if(axis[axisId].error == 0){
 8002c8c:	89ba      	ldrh	r2, [r7, #12]
 8002c8e:	4918      	ldr	r1, [pc, #96]	@ (8002cf0 <SeatPosCtrl_Move+0x88>)
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	440b      	add	r3, r1
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d11b      	bne.n	8002cda <SeatPosCtrl_Move+0x72>
			res = E_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
			if(dir == motDir[MotDirCnt]){
 8002ca6:	79bb      	ldrb	r3, [r7, #6]
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <SeatPosCtrl_Move+0x8c>)
 8002cac:	88db      	ldrh	r3, [r3, #6]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d109      	bne.n	8002cc6 <SeatPosCtrl_Move+0x5e>
				axis[axisId].state = axisState_fw;
 8002cb2:	89ba      	ldrh	r2, [r7, #12]
 8002cb4:	490e      	ldr	r1, [pc, #56]	@ (8002cf0 <SeatPosCtrl_Move+0x88>)
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	4413      	add	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	440b      	add	r3, r1
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	701a      	strb	r2, [r3, #0]
		if(axis[axisId].error == 0){
 8002cc4:	e00e      	b.n	8002ce4 <SeatPosCtrl_Move+0x7c>
			}else{
				axis[axisId].state = axisState_bw;
 8002cc6:	89ba      	ldrh	r2, [r7, #12]
 8002cc8:	4909      	ldr	r1, [pc, #36]	@ (8002cf0 <SeatPosCtrl_Move+0x88>)
 8002cca:	4613      	mov	r3, r2
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	4413      	add	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	440b      	add	r3, r1
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	701a      	strb	r2, [r3, #0]
		if(axis[axisId].error == 0){
 8002cd8:	e004      	b.n	8002ce4 <SeatPosCtrl_Move+0x7c>
			}
		}else{
			//Error for that axis, request could not be accepted
			res = E_NOT_OK;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	73fb      	strb	r3, [r7, #15]
		if(axis[axisId].error == 0){
 8002cde:	e001      	b.n	8002ce4 <SeatPosCtrl_Move+0x7c>
		}
	}else{
		//Invalid argument passed, request could not be accepted
		res = E_NOT_OK;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000174 	.word	0x20000174
 8002cf4:	20000190 	.word	0x20000190

08002cf8 <PosCtlr_StopAll>:
		res = E_NOT_OK;
	}
	return res;
}

void PosCtlr_StopAll(){
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0


}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <Stm_Init>:
/*********************************************************************************************************************/
/* @param[in]    none																								 */
/* @return       none																								 */
/*********************************************************************************************************************/

void Stm_Init(void){
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
	stm_state = stm_idle;
 8002d08:	4b03      	ldr	r3, [pc, #12]	@ (8002d18 <Stm_Init+0x14>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	701a      	strb	r2, [r3, #0]
}
 8002d0e:	bf00      	nop
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000196 	.word	0x20000196

08002d1c <Stm_Task>:
/*********************************************************************************************************************/
/* @param[in]    none																								 */
/* @return       none																								 */
/*********************************************************************************************************************/

void Stm_Task(void){
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
			/*stm_sleep		*/		{	NULL, 					NULL, 						 NULL					}};/*expected '}' before ';' token*/
	static uint8 stmOldState = stm_idle;


	/* State change? */
	if(stm_state != stmOldState){
 8002d20:	4b2a      	ldr	r3, [pc, #168]	@ (8002dcc <Stm_Task+0xb0>)
 8002d22:	781a      	ldrb	r2, [r3, #0]
 8002d24:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd0 <Stm_Task+0xb4>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d033      	beq.n	8002d94 <Stm_Task+0x78>
		if (stm_stm[stmOldState].onExitFunc!= NULL) {
 8002d2c:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <Stm_Task+0xb4>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4619      	mov	r1, r3
 8002d32:	4a28      	ldr	r2, [pc, #160]	@ (8002dd4 <Stm_Task+0xb8>)
 8002d34:	460b      	mov	r3, r1
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	440b      	add	r3, r1
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3308      	adds	r3, #8
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <Stm_Task+0x42>
					stm_stm[stmOldState].onExitFunc();
 8002d46:	4b22      	ldr	r3, [pc, #136]	@ (8002dd0 <Stm_Task+0xb4>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4a21      	ldr	r2, [pc, #132]	@ (8002dd4 <Stm_Task+0xb8>)
 8002d4e:	460b      	mov	r3, r1
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	440b      	add	r3, r1
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4413      	add	r3, r2
 8002d58:	3308      	adds	r3, #8
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4798      	blx	r3
		}
				/* new state enter... */
		if (stm_stm[stm_state].onEnterFunc!= NULL) {
 8002d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dcc <Stm_Task+0xb0>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	4619      	mov	r1, r3
 8002d64:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd4 <Stm_Task+0xb8>)
 8002d66:	460b      	mov	r3, r1
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	440b      	add	r3, r1
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00a      	beq.n	8002d8c <Stm_Task+0x70>
			stm_stm[stm_state].onEnterFunc();
 8002d76:	4b15      	ldr	r3, [pc, #84]	@ (8002dcc <Stm_Task+0xb0>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4a15      	ldr	r2, [pc, #84]	@ (8002dd4 <Stm_Task+0xb8>)
 8002d7e:	460b      	mov	r3, r1
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	440b      	add	r3, r1
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4798      	blx	r3
		}
		/* update the old state */
		stmOldState= stm_state;
 8002d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002dcc <Stm_Task+0xb0>)
 8002d8e:	781a      	ldrb	r2, [r3, #0]
 8002d90:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd0 <Stm_Task+0xb4>)
 8002d92:	701a      	strb	r2, [r3, #0]
	}

	if(stm_stm[stm_state].doFunc != NULL){
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <Stm_Task+0xb0>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd4 <Stm_Task+0xb8>)
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	440b      	add	r3, r1
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	3304      	adds	r3, #4
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <Stm_Task+0xaa>
		stm_stm[stm_state].doFunc();
 8002dae:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <Stm_Task+0xb0>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	4619      	mov	r1, r3
 8002db4:	4a07      	ldr	r2, [pc, #28]	@ (8002dd4 <Stm_Task+0xb8>)
 8002db6:	460b      	mov	r3, r1
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	440b      	add	r3, r1
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4798      	blx	r3
	}
}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000196 	.word	0x20000196
 8002dd0:	2000019a 	.word	0x2000019a
 8002dd4:	080030ac 	.word	0x080030ac

08002dd8 <Stm_Do_Idle>:

/*********************************************************************************************************************/
/* Definitions of local functions																					 */
/*********************************************************************************************************************/

static void Stm_Do_Idle(void){
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0

	uint16 result;
	//CommMngr_TCommReq remoteReq;

	KbdDrv_GetManReq(&result);
 8002dde:	1dbb      	adds	r3, r7, #6
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff fdef 	bl	80029c4 <KbdDrv_GetManReq>
	if(result != 0){
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <Stm_Do_Idle+0x1c>
		//there is a request for manual movement
		stm_state = stm_manual;
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <Stm_Do_Idle+0x38>)
 8002dee:	2203      	movs	r2, #3
 8002df0:	701a      	strb	r2, [r3, #0]
			if(remoteReq == CommReq_MemorySet){
				stm_state = stm_autoRemote;
			}*/
		}
	}
}
 8002df2:	e009      	b.n	8002e08 <Stm_Do_Idle+0x30>
		KbdDrv_GetAutReq(&result);
 8002df4:	1dbb      	adds	r3, r7, #6
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fdc8 	bl	800298c <KbdDrv_GetAutReq>
		if(result != 0){
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <Stm_Do_Idle+0x30>
			stm_state = stm_autoLocal;
 8002e02:	4b03      	ldr	r3, [pc, #12]	@ (8002e10 <Stm_Do_Idle+0x38>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	701a      	strb	r2, [r3, #0]
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	20000196 	.word	0x20000196

08002e14 <Stm_Enter_AutoLocal>:

static void Stm_Enter_AutoLocal(void){
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002e18:	f7ff ff6e 	bl	8002cf8 <PosCtlr_StopAll>
	Tout = CFG_AUTOLOCAL_TOUT;
 8002e1c:	4b02      	ldr	r3, [pc, #8]	@ (8002e28 <Stm_Enter_AutoLocal+0x14>)
 8002e1e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002e22:	801a      	strh	r2, [r3, #0]
}
 8002e24:	bf00      	nop
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000198 	.word	0x20000198

08002e2c <Stm_Do_AutoLocal>:

static void Stm_Do_AutoLocal(void){
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
	uint8 result;
	uint16 manReq;

	result = KbdDrv_GetManReq(&manReq);
 8002e32:	1d3b      	adds	r3, r7, #4
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff fdc5 	bl	80029c4 <KbdDrv_GetManReq>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
	if(result !=0){
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <Stm_Do_AutoLocal+0x20>
		stm_state = stm_emrgyStop;
 8002e44:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <Stm_Do_AutoLocal+0x34>)
 8002e46:	2204      	movs	r2, #4
 8002e48:	701a      	strb	r2, [r3, #0]
	}else{
		Tout--;
	}
}
 8002e4a:	e005      	b.n	8002e58 <Stm_Do_AutoLocal+0x2c>
		Tout--;
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <Stm_Do_AutoLocal+0x38>)
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	4b03      	ldr	r3, [pc, #12]	@ (8002e64 <Stm_Do_AutoLocal+0x38>)
 8002e56:	801a      	strh	r2, [r3, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000196 	.word	0x20000196
 8002e64:	20000198 	.word	0x20000198

08002e68 <Stm_Exit_AutoLocal>:

static void Stm_Exit_AutoLocal(void){
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002e6c:	f7ff ff44 	bl	8002cf8 <PosCtlr_StopAll>
	stm_state = stm_idle;
 8002e70:	4b02      	ldr	r3, [pc, #8]	@ (8002e7c <Stm_Exit_AutoLocal+0x14>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000196 	.word	0x20000196

08002e80 <Stm_Enter_AutoRemote>:

static void Stm_Enter_AutoRemote(void){
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002e84:	f7ff ff38 	bl	8002cf8 <PosCtlr_StopAll>
	Tout = CFG_AUTOREMOTE_TOUT;
 8002e88:	4b02      	ldr	r3, [pc, #8]	@ (8002e94 <Stm_Enter_AutoRemote+0x14>)
 8002e8a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002e8e:	801a      	strh	r2, [r3, #0]
}
 8002e90:	bf00      	nop
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	20000198 	.word	0x20000198

08002e98 <Stm_Do_AutoRemote>:

static void Stm_Do_AutoRemote(void){
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
	uint8 result;
	uint16 manReq;
	result = KbdDrv_GetManReq(&manReq);
 8002e9e:	1d3b      	adds	r3, r7, #4
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff fd8f 	bl	80029c4 <KbdDrv_GetManReq>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
	if(result != 0){
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <Stm_Do_AutoRemote+0x20>
		stm_state = stm_emrgyStop;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <Stm_Do_AutoRemote+0x34>)
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	701a      	strb	r2, [r3, #0]
	}else{
		Tout--;
	}
}
 8002eb6:	e005      	b.n	8002ec4 <Stm_Do_AutoRemote+0x2c>
		Tout--;
 8002eb8:	4b05      	ldr	r3, [pc, #20]	@ (8002ed0 <Stm_Do_AutoRemote+0x38>)
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <Stm_Do_AutoRemote+0x38>)
 8002ec2:	801a      	strh	r2, [r3, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20000196 	.word	0x20000196
 8002ed0:	20000198 	.word	0x20000198

08002ed4 <Stm_Exit_AutoRemote>:
static void Stm_Exit_AutoRemote(void){
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002ed8:	f7ff ff0e 	bl	8002cf8 <PosCtlr_StopAll>
	if(Tout == 0){
 8002edc:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <Stm_Exit_AutoRemote+0x20>)
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d105      	bne.n	8002ef0 <Stm_Exit_AutoRemote+0x1c>
		stm_state = stm_idle;
 8002ee4:	4b04      	ldr	r3, [pc, #16]	@ (8002ef8 <Stm_Exit_AutoRemote+0x24>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
		Tout = 0;
 8002eea:	4b02      	ldr	r3, [pc, #8]	@ (8002ef4 <Stm_Exit_AutoRemote+0x20>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	801a      	strh	r2, [r3, #0]
	}

}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20000198 	.word	0x20000198
 8002ef8:	20000196 	.word	0x20000196

08002efc <Stm_Enter_Manual>:
static void Stm_Enter_Manual(void){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002f00:	f7ff fefa 	bl	8002cf8 <PosCtlr_StopAll>
	Tout = CFG_MANMODE_TOUT;
 8002f04:	4b02      	ldr	r3, [pc, #8]	@ (8002f10 <Stm_Enter_Manual+0x14>)
 8002f06:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002f0a:	801a      	strh	r2, [r3, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20000198 	.word	0x20000198

08002f14 <Stm_Do_Manual>:
static void Stm_Do_Manual(void){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0

	uint8 result;
	uint16 manReq;

	result = KbdDrv_GetManReq(&manReq);
 8002f1a:	1d3b      	adds	r3, r7, #4
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fd51 	bl	80029c4 <KbdDrv_GetManReq>
 8002f22:	4603      	mov	r3, r0
 8002f24:	71fb      	strb	r3, [r7, #7]
	if(result != 0){
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <Stm_Do_Manual+0x24>
		stm_state = stm_manual;
 8002f2c:	4b07      	ldr	r3, [pc, #28]	@ (8002f4c <Stm_Do_Manual+0x38>)
 8002f2e:	2203      	movs	r2, #3
 8002f30:	701a      	strb	r2, [r3, #0]
		ManAdj_Do();
 8002f32:	f7ff fe0f 	bl	8002b54 <ManAdj_Do>
	}else{
		Tout--;
	}
}
 8002f36:	e005      	b.n	8002f44 <Stm_Do_Manual+0x30>
		Tout--;
 8002f38:	4b05      	ldr	r3, [pc, #20]	@ (8002f50 <Stm_Do_Manual+0x3c>)
 8002f3a:	881b      	ldrh	r3, [r3, #0]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	4b03      	ldr	r3, [pc, #12]	@ (8002f50 <Stm_Do_Manual+0x3c>)
 8002f42:	801a      	strh	r2, [r3, #0]
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20000196 	.word	0x20000196
 8002f50:	20000198 	.word	0x20000198

08002f54 <Stm_Exit_Manual>:
static void Stm_Exit_Manual(void){
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002f58:	f7ff fece 	bl	8002cf8 <PosCtlr_StopAll>
	stm_state = stm_idle;
 8002f5c:	4b02      	ldr	r3, [pc, #8]	@ (8002f68 <Stm_Exit_Manual+0x14>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	701a      	strb	r2, [r3, #0]
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000196 	.word	0x20000196

08002f6c <Stm_Enter_EmrgyStop>:
static void Stm_Enter_EmrgyStop(void){
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
	PosCtlr_StopAll();
 8002f70:	f7ff fec2 	bl	8002cf8 <PosCtlr_StopAll>
	Tout = CFG_EMRG_TOUT;
 8002f74:	4b02      	ldr	r3, [pc, #8]	@ (8002f80 <Stm_Enter_EmrgyStop+0x14>)
 8002f76:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002f7a:	801a      	strh	r2, [r3, #0]
}
 8002f7c:	bf00      	nop
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	20000198 	.word	0x20000198

08002f84 <Stm_Do_EmrgyStop>:
static void Stm_Do_EmrgyStop(void){
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
	if(CFG_EMRG_TOUT == 0){
		stm_state = stm_idle;
	}else{
		Tout--;
 8002f88:	4b04      	ldr	r3, [pc, #16]	@ (8002f9c <Stm_Do_EmrgyStop+0x18>)
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	4b02      	ldr	r3, [pc, #8]	@ (8002f9c <Stm_Do_EmrgyStop+0x18>)
 8002f92:	801a      	strh	r2, [r3, #0]
	}
}
 8002f94:	bf00      	nop
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr
 8002f9c:	20000198 	.word	0x20000198

08002fa0 <Stm_Exit_EmrgyStop>:
static void Stm_Exit_EmrgyStop(void){
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0

}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr

08002fac <Stm_Enter_Diag>:
static void Stm_Enter_Diag(void){
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0

}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <Stm_Do_Diag>:
static void Stm_Do_Diag(void){
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0

}
 8002fbc:	bf00      	nop
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr

08002fc4 <Stm_Exit_Diag>:
static void Stm_Exit_Diag(void){
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0

}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <memset>:
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	4402      	add	r2, r0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d100      	bne.n	8002fda <memset+0xa>
 8002fd8:	4770      	bx	lr
 8002fda:	f803 1b01 	strb.w	r1, [r3], #1
 8002fde:	e7f9      	b.n	8002fd4 <memset+0x4>

08002fe0 <__libc_init_array>:
 8002fe0:	b570      	push	{r4, r5, r6, lr}
 8002fe2:	2600      	movs	r6, #0
 8002fe4:	4d0c      	ldr	r5, [pc, #48]	@ (8003018 <__libc_init_array+0x38>)
 8002fe6:	4c0d      	ldr	r4, [pc, #52]	@ (800301c <__libc_init_array+0x3c>)
 8002fe8:	1b64      	subs	r4, r4, r5
 8002fea:	10a4      	asrs	r4, r4, #2
 8002fec:	42a6      	cmp	r6, r4
 8002fee:	d109      	bne.n	8003004 <__libc_init_array+0x24>
 8002ff0:	f000 f81a 	bl	8003028 <_init>
 8002ff4:	2600      	movs	r6, #0
 8002ff6:	4d0a      	ldr	r5, [pc, #40]	@ (8003020 <__libc_init_array+0x40>)
 8002ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8003024 <__libc_init_array+0x44>)
 8002ffa:	1b64      	subs	r4, r4, r5
 8002ffc:	10a4      	asrs	r4, r4, #2
 8002ffe:	42a6      	cmp	r6, r4
 8003000:	d105      	bne.n	800300e <__libc_init_array+0x2e>
 8003002:	bd70      	pop	{r4, r5, r6, pc}
 8003004:	f855 3b04 	ldr.w	r3, [r5], #4
 8003008:	4798      	blx	r3
 800300a:	3601      	adds	r6, #1
 800300c:	e7ee      	b.n	8002fec <__libc_init_array+0xc>
 800300e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003012:	4798      	blx	r3
 8003014:	3601      	adds	r6, #1
 8003016:	e7f2      	b.n	8002ffe <__libc_init_array+0x1e>
 8003018:	08003100 	.word	0x08003100
 800301c:	08003100 	.word	0x08003100
 8003020:	08003100 	.word	0x08003100
 8003024:	08003104 	.word	0x08003104

08003028 <_init>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	bf00      	nop
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr

08003034 <_fini>:
 8003034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003036:	bf00      	nop
 8003038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800303a:	bc08      	pop	{r3}
 800303c:	469e      	mov	lr, r3
 800303e:	4770      	bx	lr
