 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top
Version: R-2020.09-SP5
Date   : Thu May 26 13:46:18 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: pricing0/mc_core0/inv0/sig2_r_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pricing0/mc_core0/inv0/out0_r_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                G200K                 fsa0m_a_generic_core_tt1p8v25c
  MAT_INV            enG30K                fsa0m_a_generic_core_tt1p8v25c
  MAT_INV_DW01_inc_5 enG5K                 fsa0m_a_generic_core_tt1p8v25c
  MAT_INV_DW_mult_uns_14
                     enG5K                 fsa0m_a_generic_core_tt1p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  pricing0/mc_core0/inv0/sig2_r_reg[0]/CK (QDFFRBN)       0.00 #     0.50 r
  pricing0/mc_core0/inv0/sig2_r_reg[0]/Q (QDFFRBN)        0.49       0.99 r
  pricing0/mc_core0/inv0/U612/O (INV1S)                   0.19       1.18 f
  pricing0/mc_core0/inv0/add_384/A[0] (MAT_INV_DW01_inc_5)
                                                          0.00       1.18 f
  pricing0/mc_core0/inv0/add_384/U50/C (HA1)              0.28       1.46 f
  pricing0/mc_core0/inv0/add_384/U60/O (ND2)              0.13       1.59 r
  pricing0/mc_core0/inv0/add_384/U70/O (NR2)              0.08       1.67 f
  pricing0/mc_core0/inv0/add_384/U31/C (HA1)              0.18       1.85 f
  pricing0/mc_core0/inv0/add_384/U30/C (HA1)              0.18       2.03 f
  pricing0/mc_core0/inv0/add_384/U29/C (HA1)              0.18       2.21 f
  pricing0/mc_core0/inv0/add_384/U28/C (HA1)              0.18       2.38 f
  pricing0/mc_core0/inv0/add_384/U27/C (HA1)              0.18       2.56 f
  pricing0/mc_core0/inv0/add_384/U26/C (HA1)              0.18       2.74 f
  pricing0/mc_core0/inv0/add_384/U25/C (HA1)              0.18       2.91 f
  pricing0/mc_core0/inv0/add_384/U24/C (HA1)              0.18       3.09 f
  pricing0/mc_core0/inv0/add_384/U23/C (HA1)              0.18       3.26 f
  pricing0/mc_core0/inv0/add_384/U22/C (HA1)              0.18       3.44 f
  pricing0/mc_core0/inv0/add_384/U21/C (HA1)              0.18       3.62 f
  pricing0/mc_core0/inv0/add_384/U20/C (HA1)              0.18       3.79 f
  pricing0/mc_core0/inv0/add_384/U19/C (HA1)              0.18       3.97 f
  pricing0/mc_core0/inv0/add_384/U18/S (HA1)              0.40       4.37 r
  pricing0/mc_core0/inv0/add_384/SUM[19] (MAT_INV_DW01_inc_5)
                                                          0.00       4.37 r
  pricing0/mc_core0/inv0/mult_384/b[19] (MAT_INV_DW_mult_uns_14)
                                                          0.00       4.37 r
  pricing0/mc_core0/inv0/mult_384/U1183/O (BUF1CK)        0.36       4.73 r
  pricing0/mc_core0/inv0/mult_384/U1524/O (XNR2HS)        0.20       4.93 r
  pricing0/mc_core0/inv0/mult_384/U1528/O (OAI22S)        0.12       5.05 f
  pricing0/mc_core0/inv0/mult_384/U1525/S (FA1S)          0.55       5.60 r
  pricing0/mc_core0/inv0/mult_384/U1531/S (FA1S)          0.43       6.03 f
  pricing0/mc_core0/inv0/mult_384/U1496/S (FA1S)          0.53       6.56 r
  pricing0/mc_core0/inv0/mult_384/U1473/S (FA1S)          0.41       6.97 f
  pricing0/mc_core0/inv0/mult_384/U1475/CO (FA1S)         0.39       7.36 f
  pricing0/mc_core0/inv0/mult_384/U1353/CO (FA1S)         0.40       7.76 f
  pricing0/mc_core0/inv0/mult_384/U1354/S (FA1S)          0.40       8.16 f
  pricing0/mc_core0/inv0/mult_384/U1492/S (FA1S)          0.55       8.71 r
  pricing0/mc_core0/inv0/mult_384/U1503/S (FA1S)          0.44       9.15 f
  pricing0/mc_core0/inv0/mult_384/U1355/O (NR2)           0.26       9.41 r
  pricing0/mc_core0/inv0/mult_384/U1273/O (INV1S)         0.09       9.50 f
  pricing0/mc_core0/inv0/mult_384/U1230/O (AO12)          0.25       9.75 f
  pricing0/mc_core0/inv0/mult_384/U1229/O (XNR2HS)        0.17       9.92 f
  pricing0/mc_core0/inv0/mult_384/product[34] (MAT_INV_DW_mult_uns_14)
                                                          0.00       9.92 f
  pricing0/mc_core0/inv0/U1136/O (AO222S)                 0.41      10.33 f
  pricing0/mc_core0/inv0/out0_r_reg[34]/D (QDFFRBN)       0.00      10.33 f
  data arrival time                                                 10.33

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  pricing0/mc_core0/inv0/out0_r_reg[34]/CK (QDFFRBN)      0.00      10.40 r
  library setup time                                     -0.07      10.33
  data required time                                                10.33
  --------------------------------------------------------------------------
  data required time                                                10.33
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
