// Seed: 3050321227
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output tri id_6,
    output wand id_7,
    input uwire id_8,
    output wand id_9,
    input uwire id_10,
    output tri id_11,
    input wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wire id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wor id_19,
    output wor id_20,
    input supply1 id_21,
    input tri id_22,
    output tri1 id_23,
    output supply1 id_24,
    output wire module_0,
    input tri1 id_26
);
  assign id_20 = id_13;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1
    , id_5,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_6;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
