library verilog;
use verilog.vl_types.all;
entity reg3b is
    port(
        di              : in     vl_logic_vector(2 downto 0);
        do              : out    vl_logic_vector(2 downto 0);
        pl              : in     vl_logic;
        clk             : in     vl_logic
    );
end reg3b;
