INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ripple_Carry_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/Shift_Operations.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shift_Operations
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/Logic_Opeartions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_Operations
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/Substractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EE103/Desktop/Kipdemir/Boran lab4/Boran lab4.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_TB
