Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  2 14:06:37 2024
| Host         : Lisa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JK_flipflop_timing_summary_routed.rpt -pb JK_flipflop_timing_summary_routed.pb -rpx JK_flipflop_timing_summary_routed.rpx -warn_on_violation
| Design       : JK_flipflop
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 4.094ns (61.473%)  route 2.566ns (38.527%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  q_reg/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q_reg/Q
                         net (fo=3, routed)           0.505     0.961    q_OBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     3.146    qb_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.659 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     6.659    qb
    R18                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.968ns (66.207%)  route 2.026ns (33.793%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  q_reg/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg/Q
                         net (fo=3, routed)           2.026     2.482    q_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.512     5.994 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     5.994    q
    T17                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k
                            (input port)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.357ns  (logic 1.715ns (51.073%)  route 1.643ns (48.927%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  k (IN)
                         net (fo=0)                   0.000     0.000    k
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 f  k_IBUF_inst/O
                         net (fo=1, routed)           1.643     3.205    k_IBUF
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.357 r  q_i_1/O
                         net (fo=1, routed)           0.000     3.357    q_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  q_reg/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_reg/Q
                         net (fo=3, routed)           0.168     0.309    q_OBUF
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  q_i_1/O
                         net (fo=1, routed)           0.000     0.351    q_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.355ns (73.453%)  route 0.490ns (26.547%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  q_reg/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_reg/Q
                         net (fo=3, routed)           0.490     0.631    q_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.214     1.844 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.844    q
    T17                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.401ns (68.251%)  route 0.652ns (31.749%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  q_reg/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  q_reg/Q
                         net (fo=3, routed)           0.168     0.309    q_OBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.483     0.838    qb_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.052 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     2.052    qb
    R18                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------





