{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743724964714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743724964714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 21:02:44 2025 " "Processing started: Thu Apr 03 21:02:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743724964714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724964714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724964714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743724965461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743724965461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincoprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file maincoprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainCoprocessor " "Found entity 1: MainCoprocessor" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor " "Found entity 1: Coprocessor" {  } { { "Coprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixadder.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixAdder " "Found entity 1: MatrixAdder" {  } { { "MatrixAdder.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixSubtractor " "Found entity 1: MatrixSubtractor" {  } { { "MatrixSubtractor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file transposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 transposicao_matriz " "Found entity 1: transposicao_matriz" {  } { { "transposicao_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/transposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file oposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 oposicao_matriz " "Found entity 1: oposicao_matriz" {  } { { "oposicao_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/oposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacao_num_matriz.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplicacao_num_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao_num_matriz " "Found entity 1: multiplicacao_num_matriz" {  } { { "multiplicacao_num_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982714 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplicar_elemento " "Found entity 2: multiplicar_elemento" {  } { { "multiplicacao_num_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE determinante_5x5.v(13) " "Verilog HDL Declaration information at determinante_5x5.v(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743724982714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "determinante_5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file determinante_5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante_5x5 " "Found entity 1: determinante_5x5" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_soma_matrizes.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_soma_matrizes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_soma_matrizes " "Found entity 1: tb_soma_matrizes" {  } { { "tb_soma_matrizes.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_soma_matrizes.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_matrixsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_matrixsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MatrixSubtractor " "Found entity 1: tb_MatrixSubtractor" {  } { { "tb_MatrixSubtractor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_MatrixSubtractor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_transposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_transposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_transposicao_matriz " "Found entity 1: tb_transposicao_matriz" {  } { { "tb_transposicao_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_transposicao_matriz.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_oposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_oposicao_matriz " "Found entity 1: tb_oposicao_matriz" {  } { { "tb_oposicao_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_oposicao_matriz.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplicacao_num_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplicacao_num_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplicacao_num_matriz " "Found entity 1: tb_multiplicacao_num_matriz" {  } { { "tb_multiplicacao_num_matriz.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_multiplicacao_num_matriz.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_determinante_5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_determinante_5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_determinante_5x5 " "Found entity 1: tb_determinante_5x5" {  } { { "output_files/tb_determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/tb_determinante_5x5.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724982728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainCoprocessor " "Elaborating entity \"MainCoprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743724982822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_index MainCoprocessor.v(21) " "Verilog HDL or VHDL warning at MainCoprocessor.v(21): object \"shift_index\" assigned a value but never read" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743724982822 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainCoprocessor.v(81) " "Verilog HDL assignment warning at MainCoprocessor.v(81): truncated value with size 32 to match size of target (8)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982838 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(110) " "Verilog HDL assignment warning at MainCoprocessor.v(110): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982838 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MainCoprocessor.v(111) " "Verilog HDL assignment warning at MainCoprocessor.v(111): truncated value with size 32 to match size of target (5)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982838 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(126) " "Verilog HDL assignment warning at MainCoprocessor.v(126): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982838 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(131) " "Verilog HDL assignment warning at MainCoprocessor.v(131): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MainCoprocessor.v(132) " "Verilog HDL assignment warning at MainCoprocessor.v(132): truncated value with size 32 to match size of target (5)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(146) " "Verilog HDL assignment warning at MainCoprocessor.v(146): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MainCoprocessor.v(149) " "Verilog HDL assignment warning at MainCoprocessor.v(149): truncated value with size 32 to match size of target (5)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(164) " "Verilog HDL assignment warning at MainCoprocessor.v(164): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MainCoprocessor.v(167) " "Verilog HDL assignment warning at MainCoprocessor.v(167): truncated value with size 32 to match size of target (7)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MainCoprocessor.v(169) " "Verilog HDL assignment warning at MainCoprocessor.v(169): truncated value with size 32 to match size of target (5)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724982853 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "matrix_a_Receive MainCoprocessor.v(90) " "Verilog HDL Always Construct warning at MainCoprocessor.v(90): inferring latch(es) for variable \"matrix_a_Receive\", which holds its previous value in one or more paths through the always construct" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "matrix_b_Receive MainCoprocessor.v(90) " "Verilog HDL Always Construct warning at MainCoprocessor.v(90): inferring latch(es) for variable \"matrix_b_Receive\", which holds its previous value in one or more paths through the always construct" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.data_a 0 MainCoprocessor.v(27) " "Net \"matrix_a_Send.data_a\" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.waddr_a 0 MainCoprocessor.v(27) " "Net \"matrix_a_Send.waddr_a\" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.data_a 0 MainCoprocessor.v(28) " "Net \"matrix_b_Send.data_a\" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.waddr_a 0 MainCoprocessor.v(28) " "Net \"matrix_b_Send.waddr_a\" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.we_a 0 MainCoprocessor.v(27) " "Net \"matrix_a_Send.we_a\" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.we_a 0 MainCoprocessor.v(28) " "Net \"matrix_b_Send.we_a\" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743724982869 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[39\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[39\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[40\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[40\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[41\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[41\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[42\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[42\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[43\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[43\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[44\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[44\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[45\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[45\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[46\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[46\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[47\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[47\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[48\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[48\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[49\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[49\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[50\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[50\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[51\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[51\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[52\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[52\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[53\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[53\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[54\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[54\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982900 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[55\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[55\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[56\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[56\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[57\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[57\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[58\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[58\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[59\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[59\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[60\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[60\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[61\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[61\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[62\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[62\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[63\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[63\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[64\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[64\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[65\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[65\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[66\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[66\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[67\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[67\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[68\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[68\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[69\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[69\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[70\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[70\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[71\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[71\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[72\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[72\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[73\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[73\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[74\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[74\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[75\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[75\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[76\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[76\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[77\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[77\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[78\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[78\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[79\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[79\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[80\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[80\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[81\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[81\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[82\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[82\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[83\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[83\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[84\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[84\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[85\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[85\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[86\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[86\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[87\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[87\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[88\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[88\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[89\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[89\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982912 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[90\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[90\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[91\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[91\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[92\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[92\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[93\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[93\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[94\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[94\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[95\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[95\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[96\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[96\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[97\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[97\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[98\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[98\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[99\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[99\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[100\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[100\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[101\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[101\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[102\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[102\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[103\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[103\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[104\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[104\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[105\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[105\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[106\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[106\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[107\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[107\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[108\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[108\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[109\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[109\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[110\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[110\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[111\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[111\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[112\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[112\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[113\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[113\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[114\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[114\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[115\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[115\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[116\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[116\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[117\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[117\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[118\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[118\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[119\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[119\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[120\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[120\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[121\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[121\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[122\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[122\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[123\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[123\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[124\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[124\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[125\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[125\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[126\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[126\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[127\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[127\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[128\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[128\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[129\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[129\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[130\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[130\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[131\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[131\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[132\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[132\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[133\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[133\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[134\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[134\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[135\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[135\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[136\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[136\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[137\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[137\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[138\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[138\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[139\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[139\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[140\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[140\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[141\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[141\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[142\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[142\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[143\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[143\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[144\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[144\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[145\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[145\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[146\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[146\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[147\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[147\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[148\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[148\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[149\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[149\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[150\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[150\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[151\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[151\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[152\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[152\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[153\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[153\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[154\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[154\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[155\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[155\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[156\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[156\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[157\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[157\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[158\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[158\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[159\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[159\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[160\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[160\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[161\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[161\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[162\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[162\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[163\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[163\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[164\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[164\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[165\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[165\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[166\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[166\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[167\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[167\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[168\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[168\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[169\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[169\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[170\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[170\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[171\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[171\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[172\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[172\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[173\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[173\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[174\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[174\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[175\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[175\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[176\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[176\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[177\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[177\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[178\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[178\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[179\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[179\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[180\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[180\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[181\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[181\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[182\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[182\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[183\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[183\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[184\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[184\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[185\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[185\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[186\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[186\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[187\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[187\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[188\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[188\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[189\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[189\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[190\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[190\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[191\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[191\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[192\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[192\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[193\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[193\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[194\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[194\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[195\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[195\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[196\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[196\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[197\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[197\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[198\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[198\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_b_Receive\[199\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_b_Receive\[199\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982916 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[39\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[39\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[40\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[40\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[41\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[41\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[42\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[42\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[43\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[43\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[44\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[44\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[45\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[45\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[46\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[46\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[47\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[47\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[48\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[48\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[49\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[49\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[50\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[50\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[51\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[51\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[52\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[52\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[53\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[53\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[54\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[54\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[55\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[55\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[56\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[56\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[57\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[57\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[58\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[58\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[59\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[59\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[60\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[60\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[61\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[61\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[62\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[62\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[63\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[63\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[64\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[64\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[65\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[65\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[66\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[66\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[67\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[67\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[68\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[68\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[69\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[69\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[70\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[70\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[71\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[71\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[72\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[72\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[73\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[73\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[74\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[74\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[75\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[75\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[76\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[76\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[77\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[77\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[78\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[78\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[79\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[79\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[80\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[80\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[81\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[81\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[82\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[82\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[83\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[83\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[84\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[84\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[85\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[85\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[86\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[86\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[87\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[87\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[88\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[88\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[89\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[89\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[90\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[90\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[91\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[91\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[92\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[92\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[93\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[93\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[94\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[94\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[95\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[95\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[96\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[96\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[97\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[97\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[98\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[98\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[99\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[99\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[100\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[100\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[101\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[101\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[102\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[102\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[103\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[103\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[104\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[104\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[105\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[105\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[106\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[106\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[107\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[107\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[108\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[108\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[109\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[109\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[110\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[110\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[111\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[111\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[112\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[112\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[113\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[113\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[114\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[114\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[115\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[115\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[116\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[116\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[117\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[117\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[118\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[118\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[119\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[119\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[120\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[120\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[121\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[121\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[122\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[122\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[123\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[123\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[124\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[124\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[125\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[125\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[126\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[126\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[127\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[127\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[128\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[128\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[129\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[129\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[130\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[130\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[131\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[131\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[132\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[132\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[133\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[133\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[134\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[134\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[135\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[135\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[136\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[136\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[137\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[137\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[138\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[138\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[139\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[139\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[140\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[140\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[141\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[141\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[142\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[142\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[143\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[143\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[144\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[144\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982932 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[145\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[145\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[146\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[146\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[147\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[147\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[148\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[148\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[149\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[149\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[150\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[150\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[151\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[151\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[152\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[152\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[153\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[153\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[154\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[154\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[155\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[155\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[156\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[156\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[157\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[157\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[158\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[158\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[159\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[159\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[160\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[160\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[161\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[161\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[162\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[162\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[163\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[163\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[164\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[164\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[165\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[165\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[166\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[166\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[167\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[167\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[168\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[168\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[169\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[169\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[170\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[170\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[171\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[171\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[172\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[172\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[173\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[173\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[174\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[174\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[175\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[175\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[176\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[176\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[177\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[177\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[178\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[178\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[179\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[179\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[180\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[180\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[181\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[181\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[182\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[182\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[183\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[183\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[184\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[184\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[185\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[185\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[186\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[186\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[187\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[187\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[188\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[188\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[189\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[189\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[190\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[190\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[191\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[191\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[192\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[192\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[193\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[193\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[194\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[194\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[195\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[195\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[196\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[196\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[197\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[197\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[198\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[198\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix_a_Receive\[199\] MainCoprocessor.v(90) " "Inferred latch for \"matrix_a_Receive\[199\]\" at MainCoprocessor.v(90)" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724982947 "|MainCoprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coprocessor Coprocessor:uut " "Elaborating entity \"Coprocessor\" for hierarchy \"Coprocessor:uut\"" {  } { { "MainCoprocessor.v" "uut" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixAdder Coprocessor:uut\|MatrixAdder:adder " "Elaborating entity \"MatrixAdder\" for hierarchy \"Coprocessor:uut\|MatrixAdder:adder\"" {  } { { "Coprocessor.v" "adder" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixSubtractor Coprocessor:uut\|MatrixSubtractor:subtractor " "Elaborating entity \"MatrixSubtractor\" for hierarchy \"Coprocessor:uut\|MatrixSubtractor:subtractor\"" {  } { { "Coprocessor.v" "subtractor" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transposicao_matriz Coprocessor:uut\|transposicao_matriz:transpose " "Elaborating entity \"transposicao_matriz\" for hierarchy \"Coprocessor:uut\|transposicao_matriz:transpose\"" {  } { { "Coprocessor.v" "transpose" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oposicao_matriz Coprocessor:uut\|oposicao_matriz:opposite " "Elaborating entity \"oposicao_matriz\" for hierarchy \"Coprocessor:uut\|oposicao_matriz:opposite\"" {  } { { "Coprocessor.v" "opposite" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao_num_matriz Coprocessor:uut\|multiplicacao_num_matriz:multiplierScalar " "Elaborating entity \"multiplicacao_num_matriz\" for hierarchy \"Coprocessor:uut\|multiplicacao_num_matriz:multiplierScalar\"" {  } { { "Coprocessor.v" "multiplierScalar" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicar_elemento Coprocessor:uut\|multiplicacao_num_matriz:multiplierScalar\|multiplicar_elemento:multiplicacao\[0\].mult " "Elaborating entity \"multiplicar_elemento\" for hierarchy \"Coprocessor:uut\|multiplicacao_num_matriz:multiplierScalar\|multiplicar_elemento:multiplicacao\[0\].mult\"" {  } { { "multiplicacao_num_matriz.v" "multiplicacao\[0\].mult" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determinante_5x5 Coprocessor:uut\|determinante_5x5:det_calculator " "Elaborating entity \"determinante_5x5\" for hierarchy \"Coprocessor:uut\|determinante_5x5:det_calculator\"" {  } { { "Coprocessor.v" "det_calculator" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(78) " "Verilog HDL assignment warning at determinante_5x5.v(78): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(82) " "Verilog HDL assignment warning at determinante_5x5.v(82): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(89) " "Verilog HDL assignment warning at determinante_5x5.v(89): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(92) " "Verilog HDL assignment warning at determinante_5x5.v(92): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(96) " "Verilog HDL assignment warning at determinante_5x5.v(96): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983528 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(115) " "Verilog HDL assignment warning at determinante_5x5.v(115): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983543 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(130) " "Verilog HDL assignment warning at determinante_5x5.v(130): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983543 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 determinante_5x5.v(143) " "Verilog HDL assignment warning at determinante_5x5.v(143): truncated value with size 32 to match size of target (3)" {  } { { "determinante_5x5.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743724983543 "|MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743724983732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memory " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memory\"" {  } { { "MainCoprocessor.v" "memory" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryBlock:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\"" {  } { { "MemoryBlock.v" "altsyncram_component" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryBlock:memory\|altsyncram:altsyncram_component\"" {  } { { "MemoryBlock.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724983951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryBlock:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724983951 ""}  } { { "MemoryBlock.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743724983951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fh1 " "Found entity 1: altsyncram_6fh1" {  } { { "db/altsyncram_6fh1.tdf" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724984045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724984045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fh1 MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated " "Elaborating entity \"altsyncram_6fh1\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724984045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ek72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ek72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ek72 " "Found entity 1: altsyncram_ek72" {  } { { "db/altsyncram_ek72.tdf" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_ek72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743724984155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724984155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ek72 MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|altsyncram_ek72:altsyncram1 " "Elaborating entity \"altsyncram_ek72\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|altsyncram_ek72:altsyncram1\"" {  } { { "db/altsyncram_6fh1.tdf" "altsyncram1" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724984155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6fh1.tdf" "mgl_prim2" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724985442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6fh1.tdf" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724985473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743724985473 ""}  } { { "db/altsyncram_6fh1.tdf" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743724985473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724985866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724986196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_6fh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743724986518 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743724987470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.03.21:03:16 Progress: Loading sld63ed73fd/alt_sld_fab_wrapper_hw.tcl " "2025.04.03.21:03:16 Progress: Loading sld63ed73fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743724996944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725003320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725003854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725008895 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743725009789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld63ed73fd/alt_sld_fab.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725010323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725010527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725010590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725010763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725010982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725010982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743725011134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725011134 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "matrix_a_Send " "RAM logic \"matrix_a_Send\" is uninferred due to inappropriate RAM size" {  } { { "MainCoprocessor.v" "matrix_a_Send" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743725014246 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "matrix_b_Send " "RAM logic \"matrix_b_Send\" is uninferred due to inappropriate RAM size" {  } { { "MainCoprocessor.v" "matrix_b_Send" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743725014246 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743725014246 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram0_MainCoprocessor_3a398f12.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram0_MainCoprocessor_3a398f12.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1743725014246 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram1_MainCoprocessor_3a398f12.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram1_MainCoprocessor_3a398f12.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1743725014261 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743725015815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743725016315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "338 " "338 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743725017171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg " "Generated suppressed messages file C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725017721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743725019339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743725019339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743725019746 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743725019746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Implemented 431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743725019746 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743725019746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743725019746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743725020013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 21:03:40 2025 " "Processing ended: Thu Apr 03 21:03:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743725020013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743725020013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743725020013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743725020013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743725022366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743725022366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 21:03:41 2025 " "Processing started: Thu Apr 03 21:03:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743725022366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743725022366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743725022366 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743725022617 ""}
{ "Info" "0" "" "Project  = Coprocessor" {  } {  } 0 0 "Project  = Coprocessor" 0 0 "Fitter" 0 0 1743725022617 ""}
{ "Info" "0" "" "Revision = Coprocessor" {  } {  } 0 0 "Revision = Coprocessor" 0 0 "Fitter" 0 0 1743725022617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743725022774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743725022774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Coprocessor EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Coprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743725022790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743725022899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743725022899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743725023119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743725023134 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743725023480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743725023480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743725023480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743725023480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743725023511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743725023511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743725023511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743725023511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743725023511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743725023511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743725023511 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743725023526 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743725024405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743725024405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1743725024405 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1743725024405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coprocessor.sdc " "Synopsys Design Constraints File file not found: 'Coprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743725024405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_b_Receive\[0\] clk " "Register matrix_b_Receive\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743725024420 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743725024420 "|MainCoprocessor|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725024420 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725024420 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1743725024420 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1743725024420 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743725024420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743725024420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743725024420 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1743725024420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743725024532 ""}  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743725024532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743725024532 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743725024532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node reset~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743725024532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_we " "Destination node mem_we" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743725024532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_in\[7\]~5 " "Destination node mem_data_in\[7\]~5" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743725024532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_Result\[0\]\[7\]~1 " "Destination node matrix_Result\[0\]\[7\]~1" {  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743725024532 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743725024532 ""}  } { { "MainCoprocessor.v" "" { Text "C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743725024532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743725024987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743725024987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743725024987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743725025003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743725025003 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743725025019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743725025019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743725025034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743725025034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743725025050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743725025050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743725025113 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743725025144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743725026216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743725026439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743725026484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743725026924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743725026924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743725027379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/uemer/PBL_1_Sistemas_Digitais/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743725028524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743725028524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743725028697 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1743725028697 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743725028697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743725028697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743725028979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743725028995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743725029340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743725029356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743725029795 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743725030484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.fit.smsg " "Generated suppressed messages file C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743725031191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743725032227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 21:03:52 2025 " "Processing ended: Thu Apr 03 21:03:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743725032227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743725032227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743725032227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743725032227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743725034032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743725034032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 21:03:53 2025 " "Processing started: Thu Apr 03 21:03:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743725034032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743725034032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743725034032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743725034675 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743725036196 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743725036259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743725036744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 21:03:56 2025 " "Processing ended: Thu Apr 03 21:03:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743725036744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743725036744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743725036744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743725036744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743725041373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743725042661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743725042661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 21:04:02 2025 " "Processing started: Thu Apr 03 21:04:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743725042661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743725042661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Coprocessor -c Coprocessor " "Command: quartus_sta Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743725042661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743725042943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743725043242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743725043242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043352 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743725043759 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743725043759 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1743725043759 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1743725043759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coprocessor.sdc " "Synopsys Design Constraints File file not found: 'Coprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743725043759 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_a_Receive\[0\] clk " "Register matrix_a_Receive\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743725043792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743725043792 "|MainCoprocessor|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725043792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725043792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1743725043792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743725043792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743725043807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.710 " "Worst-case setup slack is 43.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.710               0.000 altera_reserved_tck  " "   43.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.184 " "Worst-case recovery slack is 96.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.184               0.000 altera_reserved_tck  " "   96.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.413 " "Worst-case removal slack is 1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 altera_reserved_tck  " "    1.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.459 " "Worst-case minimum pulse width slack is 49.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725043932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725043932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.138 ns " "Worst Case Available Settling Time: 341.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725044073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743725044073 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743725044073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743725044136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743725044668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_a_Receive\[0\] clk " "Register matrix_a_Receive\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743725045029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743725045029 "|MainCoprocessor|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725045029 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725045029 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1743725045029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.234 " "Worst-case setup slack is 44.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.234               0.000 altera_reserved_tck  " "   44.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.399 " "Worst-case recovery slack is 96.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.399               0.000 altera_reserved_tck  " "   96.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.284 " "Worst-case removal slack is 1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 altera_reserved_tck  " "    1.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.318 " "Worst-case minimum pulse width slack is 49.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.318               0.000 altera_reserved_tck  " "   49.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045154 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.818 ns " "Worst Case Available Settling Time: 341.818 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045327 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743725045327 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743725045342 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_a_Receive\[0\] clk " "Register matrix_a_Receive\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743725045595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743725045595 "|MainCoprocessor|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725045595 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743725045595 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1743725045595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.454 " "Worst-case setup slack is 47.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.454               0.000 altera_reserved_tck  " "   47.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.228 " "Worst-case recovery slack is 98.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.228               0.000 altera_reserved_tck  " "   98.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.586 " "Worst-case removal slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 altera_reserved_tck  " "    0.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743725045719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743725045719 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.390 ns " "Worst Case Available Settling Time: 346.390 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743725045860 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743725045860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743725046613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743725046645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743725046912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 21:04:06 2025 " "Processing ended: Thu Apr 03 21:04:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743725046912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743725046912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743725046912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743725046912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743725047807 ""}
