<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>FCFG1</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">FCFG1</a>
</h2>
<P>Instance: FCFG1<BR>
Component: FCFG1<BR>
Base address: 0x50001000</P>
<BR>
<P>Factory configuration area (FCFG1)</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="FCFG1"></A><A href="CPU_MMAP.html"> TOP</A>:<B>FCFG1</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MISC_CONF_1">MISC_CONF_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00A0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10A0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV5">CONFIG_RF_FRONTEND_DIV5</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10C4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV6">CONFIG_RF_FRONTEND_DIV6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10C8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV10">CONFIG_RF_FRONTEND_DIV10</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00CC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10CC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV12">CONFIG_RF_FRONTEND_DIV12</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10D0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV15">CONFIG_RF_FRONTEND_DIV15</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10D4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND_DIV30">CONFIG_RF_FRONTEND_DIV30</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10D8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV5">CONFIG_SYNTH_DIV5</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00DC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10DC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV6">CONFIG_SYNTH_DIV6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00E0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10E0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV10">CONFIG_SYNTH_DIV10</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00E4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10E4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV12">CONFIG_SYNTH_DIV12</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00E8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10E8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV15">CONFIG_SYNTH_DIV15</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00EC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10EC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH_DIV30">CONFIG_SYNTH_DIV30</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10F0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV5">CONFIG_MISC_ADC_DIV5</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10F4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV6">CONFIG_MISC_ADC_DIV6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10F8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV10">CONFIG_MISC_ADC_DIV10</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00FC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 10FC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV12">CONFIG_MISC_ADC_DIV12</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV15">CONFIG_MISC_ADC_DIV15</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC_DIV30">CONFIG_MISC_ADC_DIV30</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_DIE_ID_0">SHDW_DIE_ID_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0118</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1118</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_DIE_ID_1">SHDW_DIE_ID_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 011C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 111C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_DIE_ID_2">SHDW_DIE_ID_2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0120</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1120</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_DIE_ID_3">SHDW_DIE_ID_3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0124</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1124</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_OSC_BIAS_LDO_TRIM">SHDW_OSC_BIAS_LDO_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0138</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1138</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHDW_ANA_TRIM">SHDW_ANA_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 013C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 113C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_NUMBER">FLASH_NUMBER</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0164</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1164</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_COORDINATE">FLASH_COORDINATE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 016C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 116C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_E_P">FLASH_E_P</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x1733 1A33</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0170</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1170</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_C_E_P_R">FLASH_C_E_P_R</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0A0A 2000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0174</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1174</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_P_R_PV">FLASH_P_R_PV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x026E 0200</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0178</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1178</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_EH_SEQ">FLASH_EH_SEQ</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0200 F000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 017C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 117C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_VHV_E">FLASH_VHV_E</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0180</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1180</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_PP">FLASH_PP</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x00XX 0014</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0184</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1184</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_PROG_EP">FLASH_PROG_EP</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FA0 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0188</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1188</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_ERA_PW">FLASH_ERA_PW</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0FA0</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 018C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 118C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_VHV">FLASH_VHV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0X0X 0X04</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0190</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1190</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_VHV_PV">FLASH_VHV_PV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0X08 XX01</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0194</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1194</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_V">FLASH_V</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0198</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1198</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#USER_ID">USER_ID</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0bXXXX XX00 XXXX XXXX XXXX XXXX XXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0294</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1294</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_OTP_DATA3">FLASH_OTP_DATA3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0011 XX03</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02B0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12B0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ANA2_TRIM">ANA2_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1XXX XX10 01XX XXXX 1111 0100 0111 1111</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02B4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12B4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#LDO_TRIM">LDO_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b111X XXXX 1111 1000 1110 0000 1111 1011</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02B8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12B8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MAC_BLE_0">MAC_BLE_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02E8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12E8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MAC_BLE_1">MAC_BLE_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02EC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12EC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MAC_15_4_0">MAC_15_4_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02F0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12F0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MAC_15_4_1">MAC_15_4_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 02F4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 12F4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FLASH_OTP_DATA4">FLASH_OTP_DATA4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x9898 9F9F</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0308</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1308</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MISC_TRIM">MISC_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FF33</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 030C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 130C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RCOSC_HF_TEMPCOMP">RCOSC_HF_TEMPCOMP</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0003</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0310</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1310</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TRIM_CAL_REVISION">TRIM_CAL_REVISION</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0314</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1314</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICEPICK_DEVICE_ID">ICEPICK_DEVICE_ID</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x8B99 A02F</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0318</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1318</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FCFG1_REVISION">FCFG1_REVISION</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0023</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 031C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 131C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MISC_OTP_DATA">MISC_OTP_DATA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 C6XX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0320</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1320</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IOCONF">IOCONF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1111 1111 1111 1111 1000 0000 0XXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0344</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1344</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_IF_ADC">CONFIG_IF_ADC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b0011 0100 0110 0000 1111 01XX XXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 034C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 134C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_OSC_TOP">CONFIG_OSC_TOP</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1111 1100 0000 0000 1111 11XX XXXX XX00</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0350</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1350</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_RF_FRONTEND">CONFIG_RF_FRONTEND</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b0111 XXXX 0000 0XXX XXX1 1111 1XXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0354</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1354</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_SYNTH">CONFIG_SYNTH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0358</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1358</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SOC_ADC_ABS_GAIN">SOC_ADC_ABS_GAIN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 035C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 135C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SOC_ADC_REL_GAIN">SOC_ADC_REL_GAIN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0360</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1360</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SOC_ADC_EXT_GAIN">SOC_ADC_EXT_GAIN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0364</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1364</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SOC_ADC_OFFSET_INT">SOC_ADC_OFFSET_INT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0368</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1368</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SOC_ADC_REF_TRIM_AND_OFFSET_EXT">SOC_ADC_REF_TRIM_AND_OFFSET_EXT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0bXXXX XXXX XX11 XXXX XX00 0000 10XX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 036C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 136C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AMPCOMP_TH1">AMPCOMP_TH1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFF7B 828E</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0370</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1370</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AMPCOMP_TH2">AMPCOMP_TH2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x6B8B 0303</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0374</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1374</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AMPCOMP_CTRL1">AMPCOMP_CTRL1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFF18 3F47</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0378</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1378</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ANABYPASS_VALUE2">ANABYPASS_VALUE2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF C3FF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 037C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 137C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CONFIG_MISC_ADC">CONFIG_MISC_ADC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1111 1111 1111 11XX XXXX XXX1 0100 1101</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0380</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1380</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VOLT_TRIM">VOLT_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1111 1111 1111 1111 1111 1111 111X XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0388</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1388</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OSC_CONF">OSC_CONF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b1111 0000 0000 1XXX XXXX XXXX XXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 038C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 138C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CAP_TRIM">CAP_TRIM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0394</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1394</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MISC_OTP_DATA_1">MISC_OTP_DATA_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xE004 03F8</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0398</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 1398</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_20C">PWD_CURR_20C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x080B A608</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 039C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 139C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_35C">PWD_CURR_35C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0C10 A50A</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03A0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13A0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_50C">PWD_CURR_50C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x1218 A20D</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03A4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13A4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_65C">PWD_CURR_65C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x1C25 9C14</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03A8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13A8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_80C">PWD_CURR_80C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x2E3B 9021</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03AC</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13AC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_95C">PWD_CURR_95C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x4C62 7A3B</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03B0</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13B0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_110C">PWD_CURR_110C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x789E 706B</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03B4</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13B4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWD_CURR_125C">PWD_CURR_125C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xADE1 809A</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03B8</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 13B8</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:FCFG1 Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="MISC_CONF_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MISC_CONF_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10A0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Misc configurations</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_CONF_1_RESERVED">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF FFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_CONF_1_DEVICE_MINOR_REV">7:0</a>
</TD>
<TD class="cellBitfieldCol2">DEVICE_MINOR_REV</TD>
<TD class="cellBitfieldCol3" colspan="3">HW minor revision number (a value of 0xFF is treated equally to 0x00).<BR>
Value may change without warning.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV5"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV5</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10C4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-5 Mode<BR>
Divide-by-5 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV5_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10C8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-6 Mode<BR>
Divide-by-6 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV6_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV10"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV10</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10CC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-10 Mode<BR>
Divide-by-10 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV10_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV12"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV12</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10D0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-12 Mode<BR>
Divide-by-12 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV12_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV15"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV15</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10D4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-15 Mode<BR>
Divide-by-15 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV15_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND_DIV30"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND_DIV30</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10D8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-30 Mode<BR>
Divide-by-30 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value used for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#LNACTL2_IB">ADI_0_RF:LNACTL2.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_RESERVED">13:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_DIV30_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV5"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV5</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10DC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-5 Mode<BR>
Divide-by-5 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV5_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV5_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV5_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV5_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10E0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-6 Mode<BR>
Divide-by-6 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV6_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV6_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV6_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV6_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV10"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV10</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00E4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10E4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10E4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-10 Mode<BR>
Divide-by-10 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV10_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV10_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV10_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV10_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV12"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV12</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00E8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10E8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10E8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-12 Mode<BR>
Divide-by-12 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV12_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV12_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV12_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV12_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV15"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV15</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00EC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10EC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10EC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-15 Mode<BR>
Divide-by-15 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV15_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV15_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV15_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV15_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH_DIV30"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH_DIV30</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10F0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-30 Mode<BR>
Divide-by-30 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV30_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV30_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV30_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_DIV30_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV5"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV5</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10F4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-5 Mode<BR>
Divide-by-5 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV5_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV5_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV5_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV5_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10F8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-6 Mode<BR>
Divide-by-6 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV6_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV6_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV6_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV6_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV10"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV10</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 10FC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 10FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-10 Mode<BR>
Divide-by-10 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV10_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV10_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV10_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV10_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV12"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV12</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-12 Mode<BR>
Divide-by-12 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV12_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV12_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV12_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV12_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV15"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV15</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-15 Mode<BR>
Divide-by-15 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV15_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV15_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV15_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV15_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC_DIV30"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC_DIV30</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-30 Mode<BR>
Divide-by-30 mode is only available for CC13xx.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV30_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV30_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV30_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DIV30_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_DIE_ID_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_DIE_ID_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1118</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_0">EFUSE:DIE_ID_0</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_DIE_ID_0_ID_31_0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ID_31_0</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_0">EFUSE:DIE_ID_0</A>, ie efuse row number 3</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_DIE_ID_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_DIE_ID_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 011C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 111C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 111C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_1">EFUSE:DIE_ID_1</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_DIE_ID_1_ID_63_32">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ID_63_32</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_1">EFUSE:DIE_ID_1</A>, ie efuse row number 4</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_DIE_ID_2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_DIE_ID_2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0120</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1120</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1120</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_2">EFUSE:DIE_ID_2</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_DIE_ID_2_ID_95_64">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ID_95_64</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_2">EFUSE:DIE_ID_2</A>, ie efuse row number 5</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_DIE_ID_3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_DIE_ID_3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0124</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1124</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1124</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_3">EFUSE:DIE_ID_3</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_DIE_ID_3_ID_127_96">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ID_127_96</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#DIE_ID_3">EFUSE:DIE_ID_3</A>, ie efuse row number 6</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_OSC_BIAS_LDO_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_OSC_BIAS_LDO_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1138</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM">EFUSE:OSC_BIAS_LDO_TRIM</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_RESERVED">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_SET_RCOSC_HF_COARSE_RESISTOR">28:27</a>
</TD>
<TD class="cellBitfieldCol2">SET_RCOSC_HF_COARSE_RESISTOR</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_SET_RCOSC_HF_COARSE_RESISTOR">EFUSE:OSC_BIAS_LDO_TRIM.SET_RCOSC_HF_COARSE_RESISTOR</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_TRIMMAG">26:23</a>
</TD>
<TD class="cellBitfieldCol2">TRIMMAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_TRIMMAG">EFUSE:OSC_BIAS_LDO_TRIM.TRIMMAG</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_TRIMIREF">22:18</a>
</TD>
<TD class="cellBitfieldCol2">TRIMIREF</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_TRIMIREF">EFUSE:OSC_BIAS_LDO_TRIM.TRIMIREF</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_ITRIM_DIG_LDO">17:16</a>
</TD>
<TD class="cellBitfieldCol2">ITRIM_DIG_LDO</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_ITRIM_DIG_LDO">EFUSE:OSC_BIAS_LDO_TRIM.ITRIM_DIG_LDO</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_VTRIM_DIG">15:12</a>
</TD>
<TD class="cellBitfieldCol2">VTRIM_DIG</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_VTRIM_DIG">EFUSE:OSC_BIAS_LDO_TRIM.VTRIM_DIG</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_VTRIM_COARSE">11:8</a>
</TD>
<TD class="cellBitfieldCol2">VTRIM_COARSE</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_VTRIM_COARSE">EFUSE:OSC_BIAS_LDO_TRIM.VTRIM_COARSE</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHF_CTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM">EFUSE:OSC_BIAS_LDO_TRIM.RCOSCHF_CTRIM</A>, ie in efuse row number 11</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHDW_ANA_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SHDW_ANA_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 013C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 113C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 113C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM">EFUSE:ANA_TRIM</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_RESERVED">31:27</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_BOD_BANDGAP_TRIM_CNF">26:25</a>
</TD>
<TD class="cellBitfieldCol2">BOD_BANDGAP_TRIM_CNF</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_BOD_BANDGAP_TRIM_CNF">EFUSE:ANA_TRIM.BOD_BANDGAP_TRIM_CNF</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_VDDR_ENABLE_PG1">24</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_ENABLE_PG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_VDDR_ENABLE_PG1">EFUSE:ANA_TRIM.VDDR_ENABLE_PG1</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_VDDR_OK_HYS">23</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_OK_HYS</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_VDDR_OK_HYS">EFUSE:ANA_TRIM.VDDR_OK_HYS</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_IPTAT_TRIM">22:21</a>
</TD>
<TD class="cellBitfieldCol2">IPTAT_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_IPTAT_TRIM">EFUSE:ANA_TRIM.IPTAT_TRIM</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_VDDR_TRIM">20:16</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_VDDR_TRIM">EFUSE:ANA_TRIM.VDDR_TRIM</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_TRIMBOD_INTMODE">15:11</a>
</TD>
<TD class="cellBitfieldCol2">TRIMBOD_INTMODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_TRIMBOD_INTMODE">EFUSE:ANA_TRIM.TRIMBOD_INTMODE</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_TRIMBOD_EXTMODE">10:6</a>
</TD>
<TD class="cellBitfieldCol2">TRIMBOD_EXTMODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_TRIMBOD_EXTMODE">EFUSE:ANA_TRIM.TRIMBOD_EXTMODE</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHDW_ANA_TRIM_TRIMTEMP">5:0</a>
</TD>
<TD class="cellBitfieldCol2">TRIMTEMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Shadow of <A class="xref" href="../JTAG_TAP/EFUSE.html#ANA_TRIM_TRIMTEMP">EFUSE:ANA_TRIM.TRIMTEMP</A>, ie in efuse row number 12</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_NUMBER"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_NUMBER</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0164</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1164</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1164</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_NUMBER_LOT_NUMBER">31:0</a>
</TD>
<TD class="cellBitfieldCol2">LOT_NUMBER</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of the manufacturing lot that produced this unit.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_COORDINATE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_COORDINATE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 016C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 116C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 116C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_COORDINATE_XCOORDINATE">31:16</a>
</TD>
<TD class="cellBitfieldCol2">XCOORDINATE</TD>
<TD class="cellBitfieldCol3" colspan="3">X coordinate of this unit on the wafer.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_COORDINATE_YCOORDINATE">15:0</a>
</TD>
<TD class="cellBitfieldCol2">YCOORDINATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Y coordinate of this unit on the wafer.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_E_P"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_E_P</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0170</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1170</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1170</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Erase and Program Setup Time</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_E_P_PSU">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PSU</TD>
<TD class="cellBitfieldCol3" colspan="3">Program setup time in cycles. Value will be written to <A class="xref" href="FLASH.html#FSM_PE_OSU_PGM_OSU">FLASH:FSM_PE_OSU.PGM_OSU</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x17</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_E_P_ESU">23:16</a>
</TD>
<TD class="cellBitfieldCol2">ESU</TD>
<TD class="cellBitfieldCol3" colspan="3">Erase setup time in cycles. Value will be written to <A class="xref" href="FLASH.html#FSM_PE_OSU_ERA_OSU">FLASH:FSM_PE_OSU.ERA_OSU</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x33</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_E_P_PVSU">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PVSU</TD>
<TD class="cellBitfieldCol3" colspan="3">Program verify setup time in cycles. Value will be written to <A class="xref" href="FLASH.html#FSM_PE_VSU_PGM_VSU">FLASH:FSM_PE_VSU.PGM_VSU</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_E_P_EVSU">7:0</a>
</TD>
<TD class="cellBitfieldCol2">EVSU</TD>
<TD class="cellBitfieldCol3" colspan="3">Erase verify setup time in cycles. Value will be written to <A class="xref" href="FLASH.html#FSM_PE_VSU_ERA_VSU">FLASH:FSM_PE_VSU.ERA_VSU</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x33</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_C_E_P_R"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_C_E_P_R</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0174</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1174</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1174</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Compaction, Execute, Program and Read</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_C_E_P_R_RVSU">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RVSU</TD>
<TD class="cellBitfieldCol3" colspan="3">Repeat verify setup time in cycles. Used for repeated verifies during program and erase. Value will be written to <A class="xref" href="FLASH.html#FSM_EX_VAL_REP_VSU">FLASH:FSM_EX_VAL.REP_VSU</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_C_E_P_R_PV_ACCESS">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PV_ACCESS</TD>
<TD class="cellBitfieldCol3" colspan="3">Program verify EXECUTEZ-&#62;data valid time in half-microseconds. Value will be converted to number of FCLK cycles by by flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_EX_VAL_EXE_VALD">FLASH:FSM_EX_VAL.EXE_VALD</A> when an erase/program operation is initiated..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_C_E_P_R_A_EXEZ_SETUP">15:12</a>
</TD>
<TD class="cellBitfieldCol2">A_EXEZ_SETUP</TD>
<TD class="cellBitfieldCol3" colspan="3">Address-&#62;EXECUTEZ setup time in cycles. Value will be written to <A class="xref" href="FLASH.html#FSM_CMP_VSU_ADD_EXZ">FLASH:FSM_CMP_VSU.ADD_EXZ</A> by the flash device driver when an erase/program operation is initiated..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x2</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_C_E_P_R_CVSU">11:0</a>
</TD>
<TD class="cellBitfieldCol2">CVSU</TD>
<TD class="cellBitfieldCol3" colspan="3">Compaction verify setup time in cycles.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_P_R_PV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_P_R_PV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0178</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1178</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1178</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Program, Read, and Program Verify</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_P_R_PV_PH">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PH</TD>
<TD class="cellBitfieldCol3" colspan="3">Program hold time in half-microseconds after SAFELV goes low. Value will be converted to number of FCLK cycles by the flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_P_OH_PGM_OH">FLASH:FSM_P_OH.PGM_OH</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x02</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_P_R_PV_RH">23:16</a>
</TD>
<TD class="cellBitfieldCol2">RH</TD>
<TD class="cellBitfieldCol3" colspan="3">Read hold/mode transition time in cycles. Value will be written to the RD_H field bits[7:0] of the FSM_RD_H register in the flash module by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x6E</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_P_R_PV_PVH">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PVH</TD>
<TD class="cellBitfieldCol3" colspan="3">Program verify hold time in half-microseconds after SAFELV goes low. Value will be converted to number of FCLK cycles by the flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_PE_VH_PGM_VH">FLASH:FSM_PE_VH.PGM_VH</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x02</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_P_R_PV_PVH2">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PVH2</TD>
<TD class="cellBitfieldCol3" colspan="3">Program verify row switch time in half-microseconds.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_EH_SEQ"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_EH_SEQ</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 017C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 117C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 117C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Erase Hold and Sequence</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_EH_SEQ_EH">31:24</a>
</TD>
<TD class="cellBitfieldCol2">EH</TD>
<TD class="cellBitfieldCol3" colspan="3">Erase hold time in half-microseconds after SAFELV goes low. Value will be converted to number of FCLK cycles by the flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_ERA_OH_ERA_OH">FLASH:FSM_ERA_OH.ERA_OH</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x02</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_EH_SEQ_SEQ">23:16</a>
</TD>
<TD class="cellBitfieldCol2">SEQ</TD>
<TD class="cellBitfieldCol3" colspan="3">Pump sequence control.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_EH_SEQ_VSTAT">15:12</a>
</TD>
<TD class="cellBitfieldCol2">VSTAT</TD>
<TD class="cellBitfieldCol3" colspan="3">Max number of HCLK cycles allowed for pump brown-out. Value will be written to <A class="xref" href="FLASH.html#FSM_VSTAT_VSTAT_CNT">FLASH:FSM_VSTAT.VSTAT_CNT</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_EH_SEQ_SM_FREQUENCY">11:0</a>
</TD>
<TD class="cellBitfieldCol2">SM_FREQUENCY</TD>
<TD class="cellBitfieldCol3" colspan="3">Max FCLK frequency allowed for program, erase, and verify reads.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_VHV_E"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_VHV_E</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1180</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash VHV Erase</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_E_VHV_E_START">31:16</a>
</TD>
<TD class="cellBitfieldCol2">VHV_E_START</TD>
<TD class="cellBitfieldCol3" colspan="3">Starting VHV-Erase CT for stairstep erase. Value will be written to <A class="xref" href="FLASH.html#FSM_PRG_PUL_BEG_EC_LEVEL">FLASH:FSM_PRG_PUL.BEG_EC_LEVEL</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_E_VHV_E_STEP_HIGHT">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VHV_E_STEP_HIGHT</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of VHV CTs to step after each erase pulse (up to the max). The actual FMC register value should be one less than this since the FMC starts counting from zero. Value will be written to <A class="xref" href="FLASH.html#FSM_EC_STEP_HEIGHT_EC_STEP_HEIGHT">FLASH:FSM_EC_STEP_HEIGHT.EC_STEP_HEIGHT</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0001</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_PP"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_PP</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1184</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Program Pulse</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_PP_PUMP_SU">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PUMP_SU</TD>
<TD class="cellBitfieldCol3" colspan="3">Pump read-&#62;non-read mode transition time in half-microseconds (mainly for FPES).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_PP_RESERVED">23:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_PP_MAX_PP">15:0</a>
</TD>
<TD class="cellBitfieldCol2">MAX_PP</TD>
<TD class="cellBitfieldCol3" colspan="3">Max program pulse limit per program operation. Value will be written to <A class="xref" href="FLASH.html#FSM_PRG_PUL_MAX_PRG_PUL">FLASH:FSM_PRG_PUL.MAX_PRG_PUL</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0014</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_PROG_EP"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_PROG_EP</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1188</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Program and Erase Pulse</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_PROG_EP_MAX_EP">31:16</a>
</TD>
<TD class="cellBitfieldCol2">MAX_EP</TD>
<TD class="cellBitfieldCol3" colspan="3">Max erase pulse limit per erase operation. Value will be written to <A class="xref" href="FLASH.html#FSM_ERA_PUL_MAX_ERA_PUL">FLASH:FSM_ERA_PUL.MAX_ERA_PUL</A> when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0FA0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_PROG_EP_PROGRAM_PW">15:0</a>
</TD>
<TD class="cellBitfieldCol2">PROGRAM_PW</TD>
<TD class="cellBitfieldCol3" colspan="3">Program pulse width in half-microseconds. Value will be converted to number of FCLK cycles by the flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_PRG_PW_PROG_PUL_WIDTH">FLASH:FSM_PRG_PW.PROG_PUL_WIDTH</A> when a erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0010</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_ERA_PW"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_ERA_PW</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 018C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 118C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 118C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Erase Pulse Width</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_ERA_PW_ERASE_PW">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ERASE_PW</TD>
<TD class="cellBitfieldCol3" colspan="3">Erase pulse width in half-microseconds. Value will be converted to number of FCLK cycles by the flash device driver and the converted value is written to <A class="xref" href="FLASH.html#FSM_ERA_PW_FSM_ERA_PW">FLASH:FSM_ERA_PW.FSM_ERA_PW</A> when a erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0FA0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_VHV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_VHV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0190</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1190</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1190</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash VHV</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_RESERVED3">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_TRIM13_P">27:24</a>
</TD>
<TD class="cellBitfieldCol2">TRIM13_P</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT2_TRIM13_P">FLASH:FVHVCT2.TRIM13_P</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_RESERVED2">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_VHV_P">19:16</a>
</TD>
<TD class="cellBitfieldCol2">VHV_P</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT2_VHVCT_P">FLASH:FVHVCT2.VHVCT_P</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_RESERVED1">15:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_TRIM13_E">11:8</a>
</TD>
<TD class="cellBitfieldCol2">TRIM13_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT1_TRIM13_E">FLASH:FVHVCT1.TRIM13_E</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_RESERVED0">7:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_VHV_E">3:0</a>
</TD>
<TD class="cellBitfieldCol2">VHV_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT1_VHVCT_E">FLASH:FVHVCT1.VHVCT_E</A> by the flash device driver when an erase/program operation is initiated</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_VHV_PV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_VHV_PV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0194</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1194</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1194</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash VHV Program Verify</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_RESERVED1">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_TRIM13_PV">27:24</a>
</TD>
<TD class="cellBitfieldCol2">TRIM13_PV</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT1_TRIM13_PV">FLASH:FVHVCT1.TRIM13_PV</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_RESERVED0">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_VHV_PV">19:16</a>
</TD>
<TD class="cellBitfieldCol2">VHV_PV</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FVHVCT1_VHVCT_PV">FLASH:FVHVCT1.VHVCT_PV</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_VCG2P5">15:8</a>
</TD>
<TD class="cellBitfieldCol2">VCG2P5</TD>
<TD class="cellBitfieldCol3" colspan="3">Control gate voltage during read, read margin, and erase verify. Value will be written to <A class="xref" href="FLASH.html#FVNVCT_VCG2P5CT">FLASH:FVNVCT.VCG2P5CT</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_VHV_PV_VINH">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VINH</TD>
<TD class="cellBitfieldCol3" colspan="3">Inhibit voltage applied to unselected columns during programming.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_V"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_V</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0198</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1198</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1198</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash Voltages</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_V_VSL_P">31:24</a>
</TD>
<TD class="cellBitfieldCol2">VSL_P</TD>
<TD class="cellBitfieldCol3" colspan="3">Sourceline voltage applied to the selected block during programming. Value will be written to <A class="xref" href="FLASH.html#FVSLP_VSL_P">FLASH:FVSLP.VSL_P</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_V_VWL_P">23:16</a>
</TD>
<TD class="cellBitfieldCol2">VWL_P</TD>
<TD class="cellBitfieldCol3" colspan="3">Wordline voltage applied to the selected half-row during programming. Value will be written to  <A class="xref" href="FLASH.html#FVWLCT_VWLCT_P">FLASH:FVWLCT.VWLCT_P</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_V_V_READ">15:8</a>
</TD>
<TD class="cellBitfieldCol2">V_READ</TD>
<TD class="cellBitfieldCol3" colspan="3">Wordline voltage applied to the selected block during reads and verifies. Value will be written to <A class="xref" href="FLASH.html#FVREADCT_VREADCT">FLASH:FVREADCT.VREADCT</A> by the flash device driver when an erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_V_RESERVED">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="USER_ID"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:USER_ID</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0294</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1294</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1294</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">User Identification.<BR>
Reading this register or the <A class="xref" href="#_ICEPICK_DEVICE_ID">ICEPICK_DEVICE_ID</A> register is the only support way of identifying a device.<BR>
The value of this register will be written to <A class="xref" href="AON_WUC.html#JTAGUSERCODE">AON_WUC:JTAGUSERCODE</A> by boot FW while in safezone.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_PG_REV">31:28</a>
</TD>
<TD class="cellBitfieldCol2">PG_REV</TD>
<TD class="cellBitfieldCol3" colspan="3">PG revision number:</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_VER">27:26</a>
</TD>
<TD class="cellBitfieldCol2">VER</TD>
<TD class="cellBitfieldCol3" colspan="3">Version number.<BR>
<BR>
0x0: Bits [25:12] of this register has the stated meaning.<BR>
<BR>
Any other setting indicate a different encoding of these bits.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_RESERVED23">25:23</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED23</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_SEQUENCE">22:19</a>
</TD>
<TD class="cellBitfieldCol2">SEQUENCE</TD>
<TD class="cellBitfieldCol3" colspan="3">Sequence.<BR>
<BR>
Used to differentiate between marketing/orderable product where other fields of <A class="xref" href="#USER_ID">USER_ID</A> is the same (temp range, flash size, voltage range etc)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_PKG">18:16</a>
</TD>
<TD class="cellBitfieldCol2">PKG</TD>
<TD class="cellBitfieldCol3" colspan="3">Package type.<BR>
<BR>
0x0: 4x4mm<BR>
0x1: 5x5mm<BR>
0x2: 7x7mm<BR>
<BR>
Others values are reserved for future use.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_PROTOCOL">15:12</a>
</TD>
<TD class="cellBitfieldCol2">PROTOCOL</TD>
<TD class="cellBitfieldCol3" colspan="3">Protocols supported.<BR>
<BR>
0x1: BLE <BR>
0x2: RF4CE <BR>
0x4: Zigbee/6lowpan<BR>
0x8: Proprietary<BR>
<BR>
More than one protocol can be supported on same device - values above are then combined.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="USER_ID_RESERVED0">11:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_OTP_DATA3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_OTP_DATA3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12B0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash OTP Data 3</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_EC_STEP_SIZE">31:23</a>
</TD>
<TD class="cellBitfieldCol2">EC_STEP_SIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FSM_STEP_SIZE_EC_STEP_SIZE">FLASH:FSM_STEP_SIZE.EC_STEP_SIZE</A> by the flash device driver when a erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_DO_PRECOND">22</a>
</TD>
<TD class="cellBitfieldCol2">DO_PRECOND</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FSM_ST_MACHINE_DO_PRECOND">FLASH:FSM_ST_MACHINE.DO_PRECOND</A> by the flash device driver when a erase/program operation is initiated. <BR>
<BR>
Note that during a Total Erase operation the flash bank will always be erased with Precondition enabled independent of the value of this FCFG1 bit field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_MAX_EC_LEVEL">21:18</a>
</TD>
<TD class="cellBitfieldCol2">MAX_EC_LEVEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FSM_ERA_PUL_MAX_EC_LEVEL">FLASH:FSM_ERA_PUL.MAX_EC_LEVEL</A> by the flash device driver when a erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_TRIM_1P7">17:16</a>
</TD>
<TD class="cellBitfieldCol2">TRIM_1P7</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FSEQPMP_TRIM_1P7">FLASH:FSEQPMP.TRIM_1P7</A> by the flash device driver when a erase/program operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_FLASH_SIZE">15:8</a>
</TD>
<TD class="cellBitfieldCol2">FLASH_SIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#FLASH_SIZE_SECTORS">FLASH:FLASH_SIZE.SECTORS</A> by the boot FW while in safe zone. <BR>
<BR>
This register will be write protected by the boot FW by setting <A class="xref" href="FLASH.html#CFG_CONFIGURED">FLASH:CFG.CONFIGURED</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA3_WAIT_SYSCODE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">WAIT_SYSCODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="FLASH.html#WAIT_SYSCODE_WAIT_SYSCODE">FLASH:WAIT_SYSCODE.WAIT_SYSCODE</A> by boot FW code while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x03</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ANA2_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:ANA2_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12B4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Misc Analog Trim</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_RCOSCHFCTRIMFRACT_EN">31</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHFCTRIMFRACT_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to  <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL1_RCOSCHFCTRIMFRACT_EN">DDI_0_OSC:CTL1.RCOSCHFCTRIMFRACT_EN</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_RCOSCHFCTRIMFRACT">30:26</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHFCTRIMFRACT</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL1_RCOSCHFCTRIMFRACT">DDI_0_OSC:CTL1.RCOSCHFCTRIMFRACT</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_RESERVED0">25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_SET_RCOSC_HF_FINE_RESISTOR">24:23</a>
</TD>
<TD class="cellBitfieldCol2">SET_RCOSC_HF_FINE_RESISTOR</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ATESTCTL_SET_RCOSC_HF_FINE_RESISTOR">DDI_0_OSC:ATESTCTL.SET_RCOSC_HF_FINE_RESISTOR</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_ATESTLF_UDIGLDO_IBIAS_TRIM">22</a>
</TD>
<TD class="cellBitfieldCol2">ATESTLF_UDIGLDO_IBIAS_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ATESTCTL_ATESTLF_UDIGLDO_IBIAS_TRIM">DDI_0_OSC:ATESTCTL.ATESTLF_UDIGLDO_IBIAS_TRIM</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_NANOAMP_RES_TRIM">21:16</a>
</TD>
<TD class="cellBitfieldCol2">NANOAMP_RES_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_NANOAMP_RES_TRIM">DDI_0_OSC:ADCDOUBLERNANOAMPCTL.NANOAMP_RES_TRIM</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_RESERVED1">15:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_DITHER_EN">11</a>
</TD>
<TD class="cellBitfieldCol2">DITHER_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL5_DITHER_EN">ADI_3_REFSYS:DCDCCTL5.DITHER_EN</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_DCDC_IPEAK">10:8</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_IPEAK</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL5_IPEAK">ADI_3_REFSYS:DCDCCTL5.IPEAK</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_DEAD_TIME_TRIM">7:6</a>
</TD>
<TD class="cellBitfieldCol2">DEAD_TIME_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL4_DEADTIME_TRIM">ADI_3_REFSYS:DCDCCTL4.DEADTIME_TRIM</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_DCDC_LOW_EN_SEL">5:3</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_LOW_EN_SEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to  <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL4_LOW_EN_SEL">ADI_3_REFSYS:DCDCCTL4.LOW_EN_SEL</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANA2_TRIM_DCDC_HIGH_EN_SEL">2:0</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_HIGH_EN_SEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to  <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL4_HIGH_EN_SEL">ADI_3_REFSYS:DCDCCTL4.HIGH_EN_SEL</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="LDO_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:LDO_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12B8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">LDO Trim</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_RESERVED4">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_VDDR_TRIM_SLEEP">28:24</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_SLEEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL1_VDDR_TRIM_SLEEP">ADI_3_REFSYS:DCDCCTL1.VDDR_TRIM_SLEEP</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_RESERVED3">23:19</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_GLDO_CURSRC">18:16</a>
</TD>
<TD class="cellBitfieldCol2">GLDO_CURSRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL0_GLDO_ISRC">ADI_3_REFSYS:DCDCCTL0.GLDO_ISRC</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_RESERVED2">15:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_ITRIM_DIGLDO_LOAD">12:11</a>
</TD>
<TD class="cellBitfieldCol2">ITRIM_DIGLDO_LOAD</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL3_ITRIM_DIGLDO_LOAD">ADI_2_REFSYS:SOCLDOCTL3.ITRIM_DIGLDO_LOAD</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_ITRIM_UDIGLDO">10:8</a>
</TD>
<TD class="cellBitfieldCol2">ITRIM_UDIGLDO</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL3_ITRIM_UDIGLDO">ADI_2_REFSYS:SOCLDOCTL3.ITRIM_UDIGLDO</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_RESERVED1">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LDO_TRIM_VTRIM_DELTA">2:0</a>
</TD>
<TD class="cellBitfieldCol2">VTRIM_DELTA</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="../ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL2_VTRIM_DELTA">ADI_2_REFSYS:SOCLDOCTL2.VTRIM_DELTA</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MAC_BLE_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MAC_BLE_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02E8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12E8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12E8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MAC BLE Address 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MAC_BLE_0_ADDR_0_31">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR_0_31</TD>
<TD class="cellBitfieldCol3" colspan="3">The first 32-bits of the 64-bit MAC BLE address</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MAC_BLE_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MAC_BLE_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02EC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12EC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12EC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MAC BLE Address 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MAC_BLE_1_ADDR_32_63">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR_32_63</TD>
<TD class="cellBitfieldCol3" colspan="3">The last 32-bits of the 64-bit MAC BLE address</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MAC_15_4_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MAC_15_4_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12F0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MAC IEEE 802.15.4 Address 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MAC_15_4_0_ADDR_0_31">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR_0_31</TD>
<TD class="cellBitfieldCol3" colspan="3">The first 32-bits of the 64-bit MAC 15.4 address</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MAC_15_4_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MAC_15_4_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 02F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 12F4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 12F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MAC IEEE 802.15.4 Address 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MAC_15_4_1_ADDR_32_63">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR_32_63</TD>
<TD class="cellBitfieldCol3" colspan="3">The last 32-bits of the 64-bit MAC 15.4 address</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FLASH_OTP_DATA4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FLASH_OTP_DATA4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0308</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1308</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1308</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Flash OTP Data 4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_WRT">31</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_MODE_SEL_INT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_MODE_SEL">FLASH:CFG.STANDBY_MODE_SEL</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_WRT">30:29</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_PW_SEL_INT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_PW_SEL">FLASH:CFG.STANDBY_PW_SEL</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_STANDBY_INT_WRT">28</a>
</TD>
<TD class="cellBitfieldCol2">DIS_STANDBY_INT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_STANDBY">FLASH:CFG.DIS_STANDBY</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_IDLE_INT_WRT">27</a>
</TD>
<TD class="cellBitfieldCol2">DIS_IDLE_INT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_IDLE">FLASH:CFG.DIS_IDLE</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_VIN_AT_X_INT_WRT">26:24</a>
</TD>
<TD class="cellBitfieldCol2">VIN_AT_X_INT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#FSEQPMP_VIN_AT_X">FLASH:FSEQPMP.VIN_AT_X</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_WRT">23</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_MODE_SEL_EXT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_MODE_SEL">FLASH:CFG.STANDBY_MODE_SEL</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_WRT">22:21</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_PW_SEL_EXT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_PW_SEL">FLASH:CFG.STANDBY_PW_SEL</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_STANDBY_EXT_WRT">20</a>
</TD>
<TD class="cellBitfieldCol2">DIS_STANDBY_EXT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_STANDBY">FLASH:CFG.DIS_STANDBY</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_IDLE_EXT_WRT">19</a>
</TD>
<TD class="cellBitfieldCol2">DIS_IDLE_EXT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_IDLE">FLASH:CFG.DIS_IDLE</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_VIN_AT_X_EXT_WRT">18:16</a>
</TD>
<TD class="cellBitfieldCol2">VIN_AT_X_EXT_WRT</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#FSEQPMP_VIN_AT_X">FLASH:FSEQPMP.VIN_AT_X</A> by flash device driver FW when a flash write operation is initiated.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_RD">15</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_MODE_SEL_INT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_MODE_SEL">FLASH:CFG.STANDBY_MODE_SEL</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_RD">14:13</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_PW_SEL_INT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_PW_SEL">FLASH:CFG.STANDBY_PW_SEL</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_STANDBY_INT_RD">12</a>
</TD>
<TD class="cellBitfieldCol2">DIS_STANDBY_INT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_STANDBY">FLASH:CFG.DIS_STANDBY</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_IDLE_INT_RD">11</a>
</TD>
<TD class="cellBitfieldCol2">DIS_IDLE_INT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_IDLE">FLASH:CFG.DIS_IDLE</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_VIN_AT_X_INT_RD">10:8</a>
</TD>
<TD class="cellBitfieldCol2">VIN_AT_X_INT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 0, this value will be written to <A class="xref" href="FLASH.html#FSEQPMP_VIN_AT_X">FLASH:FSEQPMP.VIN_AT_X</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_RD">7</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_MODE_SEL_EXT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_MODE_SEL">FLASH:CFG.STANDBY_MODE_SEL</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_RD">6:5</a>
</TD>
<TD class="cellBitfieldCol2">STANDBY_PW_SEL_EXT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_STANDBY_PW_SEL">FLASH:CFG.STANDBY_PW_SEL</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_STANDBY_EXT_RD">4</a>
</TD>
<TD class="cellBitfieldCol2">DIS_STANDBY_EXT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_STANDBY">FLASH:CFG.DIS_STANDBY</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_DIS_IDLE_EXT_RD">3</a>
</TD>
<TD class="cellBitfieldCol2">DIS_IDLE_EXT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#CFG_DIS_IDLE">FLASH:CFG.DIS_IDLE</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FLASH_OTP_DATA4_VIN_AT_X_EXT_RD">2:0</a>
</TD>
<TD class="cellBitfieldCol2">VIN_AT_X_EXT_RD</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="AON_SYSCTL.html#PWRCTL_EXT_REG_MODE">AON_SYSCTL:PWRCTL.EXT_REG_MODE</A> = 1, this value will be written to <A class="xref" href="FLASH.html#FSEQPMP_VIN_AT_X">FLASH:FSEQPMP.VIN_AT_X</A> both by boot FW while in safezone, and by flash device driver FW after completion of a flash write operation.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MISC_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MISC_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 030C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 130C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 130C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Miscellaneous Trim  Parameters</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_TRIM_RESERVED">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF FFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_TRIM_TEMPVSLOPE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">TEMPVSLOPE</TD>
<TD class="cellBitfieldCol3" colspan="3">Signed byte value representing the TEMP slope with battery voltage, in degrees C / V, with four fractional bits.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x33</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RCOSC_HF_TEMPCOMP"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:RCOSC_HF_TEMPCOMP</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0310</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1310</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1310</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RCOSC HF Temperature Compensation</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RCOSC_HF_TEMPCOMP_FINE_RESISTOR">31:24</a>
</TD>
<TD class="cellBitfieldCol2">FINE_RESISTOR</TD>
<TD class="cellBitfieldCol3" colspan="3">Change in FINE_RESISTOR trim</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RCOSC_HF_TEMPCOMP_CTRIM">23:16</a>
</TD>
<TD class="cellBitfieldCol2">CTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Change in CTRIM trim</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RCOSC_HF_TEMPCOMP_CTRIMFRACT_QUAD">15:8</a>
</TD>
<TD class="cellBitfieldCol2">CTRIMFRACT_QUAD</TD>
<TD class="cellBitfieldCol3" colspan="3">Temp compensation quadratic CTRIMFRACT</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RCOSC_HF_TEMPCOMP_CTRIMFRACT_SLOPE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">CTRIMFRACT_SLOPE</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of CTRIMFRACT codes per 20 degrees C from default temperature</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x03</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TRIM_CAL_REVISION"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:TRIM_CAL_REVISION</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0314</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1314</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1314</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Production Test Trim and Calibration Revision</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRIM_CAL_REVISION_FT1">31:16</a>
</TD>
<TD class="cellBitfieldCol2">FT1</TD>
<TD class="cellBitfieldCol3" colspan="3">The revision of the ATE Trim&#38;Calc document used in FT1 in production</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRIM_CAL_REVISION_MP1">15:0</a>
</TD>
<TD class="cellBitfieldCol2">MP1</TD>
<TD class="cellBitfieldCol3" colspan="3">The revision of the ATE Trim&#38;Calc document used in MP1 in production</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICEPICK_DEVICE_ID"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:ICEPICK_DEVICE_ID</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0318</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1318</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1318</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IcePick Device Identification<BR>
Reading this register or the <A class="xref" href="#_USER_ID">USER_ID</A> register is the only support way of identifying a device.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICEPICK_DEVICE_ID_PG_REV">31:28</a>
</TD>
<TD class="cellBitfieldCol2">PG_REV</TD>
<TD class="cellBitfieldCol3" colspan="3">Field used to distinguish between different silicon revisions of the device.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICEPICK_DEVICE_ID_WAFER_ID">27:12</a>
</TD>
<TD class="cellBitfieldCol2">WAFER_ID</TD>
<TD class="cellBitfieldCol3" colspan="3">Field used to identify silicon die.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xB99A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICEPICK_DEVICE_ID_MANUFACTURER_ID">11:0</a>
</TD>
<TD class="cellBitfieldCol2">MANUFACTURER_ID</TD>
<TD class="cellBitfieldCol3" colspan="3">Manufacturer code.<BR>
<BR>
0x02F: Texas Instruments</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x02F</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FCFG1_REVISION"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:FCFG1_REVISION</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 031C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 131C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 131C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Factory Configuration (FCFG1) Revision</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FCFG1_REVISION_REV">31:0</a>
</TD>
<TD class="cellBitfieldCol2">REV</TD>
<TD class="cellBitfieldCol3" colspan="3">The revision number of the FCFG1 layout. This value will be read by application SW in order to determine which FCFG1 parameters that have valid values. This revision number must be incremented by 1 before any devices are to be produced if the FCFG1 layout has changed since the previous production of devices.<BR>
Value migth change without warning.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0023</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MISC_OTP_DATA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MISC_OTP_DATA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0320</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1320</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1320</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Misc OTP Data</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_RCOSC_HF_ITUNE">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RCOSC_HF_ITUNE</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value that migth become into use for cc26xx PG2.2 and cc13xx PG2.0. Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#RCOSCHFCTL_RCOSCHF_ITUNE_TRIM">DDI_0_OSC:RCOSCHFCTL.RCOSCHF_ITUNE_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_RCOSC_HF_CRIM">27:20</a>
</TD>
<TD class="cellBitfieldCol2">RCOSC_HF_CRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value that migth become into use for cc26xx PG2.2 and cc13xx PG2.0. Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#RCOSCHFCTL_RCOSCHF_CTRIM">DDI_0_OSC:RCOSCHFCTL.RCOSCHF_CTRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_PER_M">19:15</a>
</TD>
<TD class="cellBitfieldCol2">PER_M</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="AON_WUC.html#OSCCFG_PER_M">AON_WUC:OSCCFG.PER_M</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_PER_E">14:12</a>
</TD>
<TD class="cellBitfieldCol2">PER_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="AON_WUC.html#OSCCFG_PER_E">AON_WUC:OSCCFG.PER_E</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_PO_TAIL_RES_TRIM">11:8</a>
</TD>
<TD class="cellBitfieldCol2">PO_TAIL_RES_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DLO_DTX.html#PLLCTL1_PO_TAIL_RES_TRIM">DLO_DTX:PLLCTL1.PO_TAIL_RES_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x6</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_TEST_PROGRAM_REV">7:0</a>
</TD>
<TD class="cellBitfieldCol2">TEST_PROGRAM_REV</TD>
<TD class="cellBitfieldCol3" colspan="3">The revision of the test program used in the production process when FCFG1 was programmed.<BR>
Value migth change without warning.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IOCONF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:IOCONF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0344</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1344</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1344</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IO Configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCONF_RESERVED7">31:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFF FF00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCONF_GPIO_CNT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">GPIO_CNT</TD>
<TD class="cellBitfieldCol3" colspan="3">This value is written to <A class="xref" href="IOC.html#CFG_GPIO_CNT">IOC:CFG.GPIO_CNT</A> by boot FW while in safezone.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_IF_ADC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_IF_ADC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 034C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 134C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 134C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IF_ADC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_FF2ADJ">31:28</a>
</TD>
<TD class="cellBitfieldCol2">FF2ADJ</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCLFCFG1_FF2ADJ">ADI_0_RF:IFADCLFCFG1.FF2ADJ</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_FF3ADJ">27:24</a>
</TD>
<TD class="cellBitfieldCol2">FF3ADJ</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCLFCFG1_FF3ADJ">ADI_0_RF:IFADCLFCFG1.FF3ADJ</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_INT3ADJ">23:20</a>
</TD>
<TD class="cellBitfieldCol2">INT3ADJ</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCLFCFG0_INT3ADJ">ADI_0_RF:IFADCLFCFG0.INT3ADJ</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x6</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_FF1ADJ">19:16</a>
</TD>
<TD class="cellBitfieldCol2">FF1ADJ</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCLFCFG0_FF1ADJ">ADI_0_RF:IFADCLFCFG0.FF1ADJ</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_AAFCAP">15:14</a>
</TD>
<TD class="cellBitfieldCol2">AAFCAP</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCCTL0_AAFCAP">ADI_0_RF:IFADCCTL0.AAFCAP</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_INT2ADJ">13:10</a>
</TD>
<TD class="cellBitfieldCol2">INT2ADJ</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCCTL0_INT2ADJ">ADI_0_RF:IFADCCTL0.INT2ADJ</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xD</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_IFDIGLDO_TRIM_OUTPUT">9:5</a>
</TD>
<TD class="cellBitfieldCol2">IFDIGLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFDLDO2_TRIM_OUT">ADI_0_RF:IFDLDO2.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_IF_ADC_IFANALDO_TRIM_OUTPUT">4:0</a>
</TD>
<TD class="cellBitfieldCol2">IFANALDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFALDO2_TRIM_OUT">ADI_0_RF:IFALDO2.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_OSC_TOP"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_OSC_TOP</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0350</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1350</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1350</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of OSC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_OSC_TOP_RESERVED">31:30</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_OSC_TOP_XOSC_HF_ROW_Q12">29:26</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_HF_ROW_Q12</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL1_XOSC_HF_ROW_Q12">DDI_0_OSC:ANABYPASSVAL1.XOSC_HF_ROW_Q12</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12">25:10</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_HF_COLUMN_Q12</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL1_XOSC_HF_COLUMN_Q12">DDI_0_OSC:ANABYPASSVAL1.XOSC_HF_COLUMN_Q12</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x003F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM">9:2</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCLF_CTUNE_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_CTUNE_TRIM">DDI_0_OSC:LFOSCCTL.RCOSCLF_CTUNE_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCLF_RTUNE_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_RTUNE_TRIM">DDI_0_OSC:LFOSCCTL.RCOSCLF_RTUNE_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_RF_FRONTEND"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_RF_FRONTEND</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0354</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1354</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1354</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of RF Frontend in Divide-by-2 Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_IFAMP_IB">31:28</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL3_IB">ADI_0_RF:IFAMPCTL3.IB</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_LNA_IB">27:24</a>
</TD>
<TD class="cellBitfieldCol2">LNA_IB</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for [ANATOP_MMAP::ADI_0_RF:LNACTL2:IB].<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_IFAMP_TRIM">23:19</a>
</TD>
<TD class="cellBitfieldCol2">IFAMP_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFAMPCTL0_TRIM">ADI_0_RF:IFAMPCTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_CTL_PA0_TRIM">18:14</a>
</TD>
<TD class="cellBitfieldCol2">CTL_PA0_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#PACTL0_TRIM">ADI_0_RF:PACTL0.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_PATRIMCOMPLETE_N">13</a>
</TD>
<TD class="cellBitfieldCol2">PATRIMCOMPLETE_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of PA trim<BR>
0: Trimmed<BR>
1: Not trimmed</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_RESERVED">12:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_RF_FRONTEND_RFLDO_TRIM_OUTPUT">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RFLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#RFLDO1_TRIM_OUT">ADI_0_RF:RFLDO1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_SYNTH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_SYNTH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0358</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1358</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1358</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of Synthesizer in Divide-by-2 Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_RESERVED">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_RFC_MDM_DEMIQMC0">27:12</a>
</TD>
<TD class="cellBitfieldCol2">RFC_MDM_DEMIQMC0</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="RFC_MDM.html#DEMIQMC0_GAINFACTOR">RFC_MDM:DEMIQMC0.GAINFACTOR</A> and <A class="xref" href="RFC_MDM.html#DEMIQMC0_PHASEFACTOR">RFC_MDM:DEMIQMC0.PHASEFACTOR</A><BR>
Value is read by RF Core ROM FW during RF Core initialization only on cc13xx.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_LDOVCO_TRIM_OUTPUT">11:6</a>
</TD>
<TD class="cellBitfieldCol2">LDOVCO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#VCOLDOCTL1_TRIM_OUT">ADI_1_SYNTH:VCOLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_SYNTH_SLDO_TRIM_OUTPUT">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SLDO_TRIM_OUTPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_1_SYNTH.html#SLDOCTL1_TRIM_OUT">ADI_1_SYNTH:SLDOCTL1.TRIM_OUT</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SOC_ADC_ABS_GAIN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SOC_ADC_ABS_GAIN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 035C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 135C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 135C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AUX_ADC Gain in Absolute Reference Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_ABS_GAIN_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_ABS_GAIN_SOC_ADC_ABS_GAIN_TEMP1">15:0</a>
</TD>
<TD class="cellBitfieldCol2">SOC_ADC_ABS_GAIN_TEMP1</TD>
<TD class="cellBitfieldCol3" colspan="3">SOC_ADC gain in absolute reference mode at temperature 1 (30C). Calculated in production test..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SOC_ADC_REL_GAIN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SOC_ADC_REL_GAIN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0360</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1360</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1360</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AUX_ADC Gain in Relative Reference Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_REL_GAIN_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_REL_GAIN_SOC_ADC_REL_GAIN_TEMP1">15:0</a>
</TD>
<TD class="cellBitfieldCol2">SOC_ADC_REL_GAIN_TEMP1</TD>
<TD class="cellBitfieldCol3" colspan="3">SOC_ADC gain in relative reference mode at temperature 1 (30C). Calculated in production test..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SOC_ADC_EXT_GAIN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SOC_ADC_EXT_GAIN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0364</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1364</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1364</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AUX_ADC Gain in External Reference Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_EXT_GAIN_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SOC_ADC_OFFSET_INT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SOC_ADC_OFFSET_INT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0368</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1368</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1368</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AUX_ADC Temperature Offsets in Absolute Reference Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_OFFSET_INT_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_OFFSET_INT_SOC_ADC_REL_OFFSET_TEMP1">23:16</a>
</TD>
<TD class="cellBitfieldCol2">SOC_ADC_REL_OFFSET_TEMP1</TD>
<TD class="cellBitfieldCol3" colspan="3">SOC_ADC offset in relative reference mode at temperature 1 (30C). Signed 8-bit number. Calculated in production test..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_OFFSET_INT_RESERVED8">15:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_OFFSET_INT_SOC_ADC_ABS_OFFSET_TEMP1">7:0</a>
</TD>
<TD class="cellBitfieldCol2">SOC_ADC_ABS_OFFSET_TEMP1</TD>
<TD class="cellBitfieldCol3" colspan="3">SOC_ADC offset in absolute reference mode at temperature 1 (30C). Signed 8-bit number. Calculated in production test..</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SOC_ADC_REF_TRIM_AND_OFFSET_EXT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:SOC_ADC_REF_TRIM_AND_OFFSET_EXT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 036C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 136C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 136C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AUX_ADC Reference Trim and Offset for External Reference Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_REF_TRIM_AND_OFFSET_EXT_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX XXXX 11XX XXXX 0000 0010</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1">5:0</a>
</TD>
<TD class="cellBitfieldCol2">SOC_ADC_REF_VOLTAGE_TRIM_TEMP1</TD>
<TD class="cellBitfieldCol3" colspan="3">Value to write in <A class="xref" href="../ANATOP_MMAP/ADI_4_AUX.html#ADCREF1_VTRIM">ADI_4_AUX:ADCREF1.VTRIM</A> at temperature 1 (30C).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="AMPCOMP_TH1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:AMPCOMP_TH1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0370</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1370</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1370</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Ampltude Compensation Threashold 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_RESERVED1">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_HPMRAMP3_LTH">23:18</a>
</TD>
<TD class="cellBitfieldCol2">HPMRAMP3_LTH</TD>
<TD class="cellBitfieldCol3" colspan="3">HPM Ramp3 low amplitude threshhold. <BR>
In HPM_RAMP3, if amp &#62; HPMRAMP3_LTH &#38;&#38; amp &#60; HPMRAMP3_HTH then move on HPM_UPDATE.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1E</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_RESERVED0">17:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_HPMRAMP3_HTH">15:10</a>
</TD>
<TD class="cellBitfieldCol2">HPMRAMP3_HTH</TD>
<TD class="cellBitfieldCol3" colspan="3">In HPM_RAMP3, if amp &#62; HPMRAMP3_LTH &#38;&#38; amp &#60; HPMRAMP3_HTH then move on to HPM_UPDATE.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x20</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT">9:6</a>
</TD>
<TD class="cellBitfieldCol2">IBIASCAP_LPTOHP_OL_CNT</TD>
<TD class="cellBitfieldCol3" colspan="3">During XOSC mode transition, CAP trim and IBIAS trim should be modified by this amount. IBIAS and CAP trim open loop count. CAP_REM is remainder of the CAP that is left to reach the final cap value.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xA</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH1_HPMRAMP1_TH">5:0</a>
</TD>
<TD class="cellBitfieldCol2">HPMRAMP1_TH</TD>
<TD class="cellBitfieldCol3" colspan="3">During XOSC mode transition, CAP trim and IBIAS trim should be modified by this amount. IBIAS and CAP trim open loop count. CAP_REM is remainder of the CAP that is left to reach the final cap value.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0E</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="AMPCOMP_TH2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:AMPCOMP_TH2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0374</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1374</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1374</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Ampltude Compensation Threashold 2</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_LPMUPDATE_LTH">31:26</a>
</TD>
<TD class="cellBitfieldCol2">LPMUPDATE_LTH</TD>
<TD class="cellBitfieldCol3" colspan="3">LPM Update low amplitude threshhold. <BR>
if amp &#62; LPMUPDATE_LTH &#38;&#38; amp &#60; LPMUPDATE_HTH then move on.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_RESERVED3">25:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_LPMUPDATE_HTM">23:18</a>
</TD>
<TD class="cellBitfieldCol2">LPMUPDATE_HTM</TD>
<TD class="cellBitfieldCol3" colspan="3">LPM Update high amplitude threshhold. <BR>
if amp &#62; LPMUPDATE_LTH &#38;&#38; amp &#60; LPMUPDATE_HTH then move on.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x22</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_RESERVED2">17:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_ADC_COMP_AMPTH_LPM">15:10</a>
</TD>
<TD class="cellBitfieldCol2">ADC_COMP_AMPTH_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">When ADC is forced in comparator mode, this value is used as OPAMP&#39;s threshold during LPM_UPDATE mode. Actual amplitude is compared against this threshhold to generate 1-bit adc_threshholdmet indicator output.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_RESERVED1">9:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_ADC_COMP_AMPTH_HPM">7:2</a>
</TD>
<TD class="cellBitfieldCol2">ADC_COMP_AMPTH_HPM</TD>
<TD class="cellBitfieldCol3" colspan="3">When ADC is forced in comparator mode, this value is used as OPAMP&#39;s threshold during HPM_UPDATE mode. Actual amplitude is compared against this threshhold to generate 1-bit adc_threshholdmet indicator output.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_TH2_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="AMPCOMP_CTRL1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:AMPCOMP_CTRL1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0378</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1378</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1378</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Amplitude Compensation Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_RESERVED1">31</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_AMPCOMP_REQ_MODE">30</a>
</TD>
<TD class="cellBitfieldCol2">AMPCOMP_REQ_MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_AMPCOMP_REQ_MODE">DDI_0_OSC:AMPCOMPCTL.AMPCOMP_REQ_MODE</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_RESERVED0">29:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_IBIAS_OFFSET">23:20</a>
</TD>
<TD class="cellBitfieldCol2">IBIAS_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Offset values of XOSC IBIAS trim. IBIAS trim value would always be greater than or equal to this offset in both HPM and LPM.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_IBIAS_INIT">19:16</a>
</TD>
<TD class="cellBitfieldCol2">IBIAS_INIT</TD>
<TD class="cellBitfieldCol3" colspan="3">Initial value of XOSC IBIAS trim. During ramping up, IBIAS is set to IBIAS_OFFSET + IBIAS_INIT.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL">15:8</a>
</TD>
<TD class="cellBitfieldCol2">LPM_IBIAS_WAIT_CNT_FINAL</TD>
<TD class="cellBitfieldCol3" colspan="3">FSM waits for ddi_lpm_ibias_wait_cnt_final clock cycles in IDAC_DECREMENT_WITH_MEASURE states in order to compensate slow response of the xtal. 8-bits.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_CAP_STEP">7:4</a>
</TD>
<TD class="cellBitfieldCol2">CAP_STEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Step size of XOSC CAP trim (both Q1 and Q2) during XOSC mode transition. Can vary from 6 to 12. Other values are possible but not valid.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT">3:0</a>
</TD>
<TD class="cellBitfieldCol2">IBIASCAP_HPTOLP_OL_CNT</TD>
<TD class="cellBitfieldCol3" colspan="3">During HPM to LPM transition, CAP trim and IBIAS trim should be modified by this amount. IBIAS and CAP trim open loop count. CAP_REM is remainder of the CAP that is left to reach the final cap value. Do not need to program this. <BR>
CAP_TRIM = CAP_INIT - CAP_STEP*IBIASCAP_HPTOLP_OL_CNT - CAP_REM;<BR>
IBIAS_TRIM = IBIAS_INIT - 1*IBIASCAP_HPTOLP_OL_CNT;<BR>
Here, cap_init is decimal conversion of cap_init_col and cap_init_row.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ANABYPASS_VALUE2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:ANABYPASS_VALUE2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 037C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 137C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 137C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Analog Bypass Value for OSC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANABYPASS_VALUE2_RESERVED">31:14</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3 FFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM">13:0</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_HF_IBIASTHERM</TD>
<TD class="cellBitfieldCol3" colspan="3">Value of xosc_hf_ibiastherm when oscdig is bypassed.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x03FF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CONFIG_MISC_ADC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CONFIG_MISC_ADC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0380</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1380</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1380</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration of IFADC in Divide-by-2 Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_RESERVED">31:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3FFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_RSSITRIMCOMPLETE_N">17</a>
</TD>
<TD class="cellBitfieldCol2">RSSITRIMCOMPLETE_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of RSSI trim<BR>
0: Trimmed<BR>
1: Not trimmed</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_RSSI_OFFSET">16:9</a>
</TD>
<TD class="cellBitfieldCol2">RSSI_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Value for RSSI measured in production test.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_QUANTCTLTHRES">8:6</a>
</TD>
<TD class="cellBitfieldCol2">QUANTCTLTHRES</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCQUANT0_TH">ADI_0_RF:IFADCQUANT0.TH</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CONFIG_MISC_ADC_DACTRIM">5:0</a>
</TD>
<TD class="cellBitfieldCol2">DACTRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/ADI_0_RF.html#IFADCDAC_TRIM">ADI_0_RF:IFADCDAC.TRIM</A>.<BR>
Value is read by RF Core ROM FW during RF Core initialization.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0D</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VOLT_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:VOLT_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0388</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1388</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1388</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Voltage Trim</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_RESERVED3">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_VDDR_TRIM_HH">28:24</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_HH</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for 1.94V VDDR found in production test (for CC13xx high PA output power only).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_RESERVED2">23:21</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_VDDR_TRIM_H">20:16</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_H</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for 1.85V VDDR found in production test (for external VDDR load mode)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_RESERVED1">15:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_VDDR_TRIM_SLEEP_H">12:8</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_SLEEP_H</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for 1.75V VDDR recharge target found in production test (for external VDDR load mode).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_RESERVED0">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_TRIM_TRIMBOD_H">4:0</a>
</TD>
<TD class="cellBitfieldCol2">TRIMBOD_H</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for 2.0V VDDS BOD target found in production test.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OSC_CONF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:OSC_CONF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 038C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 138C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 138C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">OSC Configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_RESERVED">31:30</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_ADC_SH_VBUF_EN">29</a>
</TD>
<TD class="cellBitfieldCol2">ADC_SH_VBUF_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_ADC_SH_VBUF_EN">DDI_0_OSC:ADCDOUBLERNANOAMPCTL.ADC_SH_VBUF_EN</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_ADC_SH_MODE_EN">28</a>
</TD>
<TD class="cellBitfieldCol2">ADC_SH_MODE_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_ADC_SH_MODE_EN">DDI_0_OSC:ADCDOUBLERNANOAMPCTL.ADC_SH_MODE_EN</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM">27</a>
</TD>
<TD class="cellBitfieldCol2">ATESTLF_RCOSCLF_IBIAS_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ATESTCTL_ATESTLF_RCOSCLF_IBIAS_TRIM">DDI_0_OSC:ATESTCTL.ATESTLF_RCOSCLF_IBIAS_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_XOSCLF_REGULATOR_TRIM">26:25</a>
</TD>
<TD class="cellBitfieldCol2">XOSCLF_REGULATOR_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_XOSCLF_REGULATOR_TRIM">DDI_0_OSC:LFOSCCTL.XOSCLF_REGULATOR_TRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_XOSCLF_CMIRRWR_RATIO">24:21</a>
</TD>
<TD class="cellBitfieldCol2">XOSCLF_CMIRRWR_RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_XOSCLF_CMIRRWR_RATIO">DDI_0_OSC:LFOSCCTL.XOSCLF_CMIRRWR_RATIO</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_XOSC_HF_FAST_START">20:19</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_HF_FAST_START</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL1_XOSC_HF_FAST_START">DDI_0_OSC:CTL1.XOSC_HF_FAST_START</A>.<BR>
This trim value is not relevant for PG1 devices.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_XOSC_OPTION">18</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_OPTION</TD>
<TD class="cellBitfieldCol3" colspan="3">0: XOSC_HF unavailable (may not be bonded out)<BR>
1: XOSC_HF available (default)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSC_CONF_RESERVED0">17:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0bXX XXXX XXXX XXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CAP_TRIM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:CAP_TRIM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0394</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1394</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1394</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Capasitor Trim</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CAP_TRIM_FLUX_CAP_0P28_TRIM">31:16</a>
</TD>
<TD class="cellBitfieldCol2">FLUX_CAP_0P28_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved storage of measurement value on 0.28um pitch FLUX CAP (measured in production test)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CAP_TRIM_FLUX_CAP_0P4_TRIM">15:0</a>
</TD>
<TD class="cellBitfieldCol2">FLUX_CAP_0P4_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved storage of measurement value on 0.4um pitch FLUX CAP (measured in production test)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MISC_OTP_DATA_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:MISC_OTP_DATA_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0398</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 1398</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 1398</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Misc OSC Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_RESERVED">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_PEAK_DET_ITRIM">28:27</a>
</TD>
<TD class="cellBitfieldCol2">PEAK_DET_ITRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_PEAK_DET_ITRIM">DDI_0_OSC:XOSCHFCTL.PEAK_DET_ITRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_HP_BUF_ITRIM">26:24</a>
</TD>
<TD class="cellBitfieldCol2">HP_BUF_ITRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_HP_BUF_ITRIM">DDI_0_OSC:XOSCHFCTL.HP_BUF_ITRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_LP_BUF_ITRIM">23:22</a>
</TD>
<TD class="cellBitfieldCol2">LP_BUF_ITRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_LP_BUF_ITRIM">DDI_0_OSC:XOSCHFCTL.LP_BUF_ITRIM</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE">21:20</a>
</TD>
<TD class="cellBitfieldCol2">DBLR_LOOP_FILTER_RESET_VOLTAGE</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE">DDI_0_OSC:ADCDOUBLERNANOAMPCTL.DBLR_LOOP_FILTER_RESET_VOLTAGE</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT">19:10</a>
</TD>
<TD class="cellBitfieldCol2">HPM_IBIAS_WAIT_CNT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_HPM_IBIAS_WAIT_CNT">DDI_0_OSC:RADCEXTCFG.HPM_IBIAS_WAIT_CNT</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x100</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT">9:4</a>
</TD>
<TD class="cellBitfieldCol2">LPM_IBIAS_WAIT_CNT</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_LPM_IBIAS_WAIT_CNT">DDI_0_OSC:RADCEXTCFG.LPM_IBIAS_WAIT_CNT</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3F</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MISC_OTP_DATA_1_IDAC_STEP">3:0</a>
</TD>
<TD class="cellBitfieldCol2">IDAC_STEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim value for <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_IDAC_STEP">DDI_0_OSC:RADCEXTCFG.IDAC_STEP</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_20C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_20C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 039C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 139C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 139C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 20C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_20C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x08</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_20C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0B</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_20C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xA6</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_20C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x08</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_35C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_35C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13A0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 35C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_35C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0C</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_35C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x10</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_35C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xA5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_35C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0A</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_50C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_50C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03A4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13A4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13A4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 50C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_50C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x12</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_50C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x18</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_50C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xA2</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_50C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0D</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_65C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_65C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03A8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13A8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13A8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 65C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_65C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1C</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_65C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x25</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_65C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x9C</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_65C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x14</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_80C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_80C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03AC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13AC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13AC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 80C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_80C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x2E</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_80C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3B</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_80C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x90</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_80C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x21</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_95C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_95C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13B0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 95C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_95C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x4C</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_95C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x62</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_95C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x7A</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_95C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3B</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_110C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_110C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13B4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 110C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_110C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x78</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_110C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x9E</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_110C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x70</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_110C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x6B</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWD_CURR_125C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FCFG1</A>:PWD_CURR_125C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 13B8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 13B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Down Current Control 125C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_125C_DELTA_CACHE_REF">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_CACHE_REF</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with cache retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xAD</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_125C_DELTA_RFMEM_RET">23:16</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_RFMEM_RET</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in 1uA units, with RF memory retention</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xE1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_125C_DELTA_XOSC_LPM">15:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_XOSC_LPM</TD>
<TD class="cellBitfieldCol3" colspan="3">Additional maximum current, in units of 1uA, with XOSC_HF on in low-power mode</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x80</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWD_CURR_125C_BASELINE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BASELINE</TD>
<TD class="cellBitfieldCol3" colspan="3">Worst-case baseline maximum powerdown current, in units of 0.5uA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x9A</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
