AR registro behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/registro.vhd sub00/vhpl05 1421858296
EN asm NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/asm.vhd sub00/vhpl06 1421858299
AR asm behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/asm.vhd sub00/vhpl07 1421858300
EN test_basica NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/test.vhd sub00/vhpl08 1421858061
AR rams circuito C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/ram.vhd sub00/vhpl01 1421858298
EN flipflop NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/flipflop.vhd sub00/vhpl02 1421858293
EN rams NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/ram.vhd sub00/vhpl00 1421858297
AR flipflop behavioral C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/flipflop.vhd sub00/vhpl03 1421858294
EN registro NULL C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/registro.vhd sub00/vhpl04 1421858295
