Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_real2xfft_top -prj hls_real2xfft.prj --lib ieee_proposed=./ieee_proposed -s hls_real2xfft -debug wave 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_mul_mul_16s_15ns_31_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_3_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_data2window_1_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_data2window_1_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_data2window_1_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_data2window_1_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_data2window_0_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_data2window_0_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_data2window_0_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_data2window_0_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_windowed_1_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_windowed_1_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_windowed_1_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_windowed_1_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_real2xfft_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v:120]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v:121]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_output_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_output_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_real2xfft_output_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_real2xfft_output_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_windowed_0_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_windowed_0_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_windowed_0_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_windowed_0_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_delayed_i_1_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_delayed_i_1_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_din_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_V_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_nodelay_i_0_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_nodelay_i_0_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_nodelay_i_1_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_nodelay_i_1_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_dout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_coeff_tab1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_coeff_tab1_0_rom
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_coeff_tab1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/FIFO_hls_real2xfft_delayed_i_0_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_hls_real2xfft_delayed_i_0_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V_core
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_coeff_tab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_coeff_tab1_1_rom
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_coeff_tab1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_o...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_coeff_ta...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_coeff_ta...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_coeff_ta...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_coeff_ta...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_window_fn
Compiling module xil_defaultlib.hls_real2xfft_Loop_real2xfft_out...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_delayed_i_0_c...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_delayed_i_1_c...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_nodelay_i_0_c...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_nodelay_i_1_c...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_data2window_1...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_data2window_1...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_data2window_0...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_data2window_0...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_windowed_0_ch...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_windowed_0_ch...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_windowed_1_ch...
Compiling module xil_defaultlib.FIFO_hls_real2xfft_windowed_1_ch...
Compiling module xil_defaultlib.hls_real2xfft
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din_V_V
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_dout
Compiling module xil_defaultlib.apatb_hls_real2xfft_top
Built simulation snapshot hls_real2xfft
