{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 23:01:29 2024 " "Info: Processing started: Sat Dec 28 23:01:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst\|x\[3\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7 48.32 MHz 20.694 ns Internal " "Info: Clock \"clk\" has Internal fmax of 48.32 MHz between source register \"ir:inst\|x\[3\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 20.694 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.092 ns + Longest register memory " "Info: + Longest register to memory delay is 10.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[3\] 1 REG LCFF_X26_Y6_N21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[3] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.650 ns) 1.893 ns reg_group:inst12\|d\[5\]~28 2 COMB LCCOMB_X26_Y7_N24 1 " "Info: 2: + IC(1.243 ns) + CELL(0.650 ns) = 1.893 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 1; COMB Node = 'reg_group:inst12\|d\[5\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.366 ns) 3.344 ns reg_group:inst12\|d\[5\]~29 3 COMB LCCOMB_X25_Y9_N20 5 " "Info: 3: + IC(1.085 ns) + CELL(0.366 ns) = 3.344 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 5; COMB Node = 'reg_group:inst12\|d\[5\]~29'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.621 ns) 5.462 ns au:inst13\|Add1~11 4 COMB LCCOMB_X24_Y8_N10 2 " "Info: 4: + IC(1.497 ns) + CELL(0.621 ns) = 5.462 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'au:inst13\|Add1~11'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reg_group:inst12|d[5]~29 au:inst13|Add1~11 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.548 ns au:inst13\|Add1~13 5 COMB LCCOMB_X24_Y8_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.548 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'au:inst13\|Add1~13'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst13|Add1~11 au:inst13|Add1~13 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.054 ns au:inst13\|Add1~14 6 COMB LCCOMB_X24_Y8_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.054 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'au:inst13\|Add1~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst13|Add1~13 au:inst13|Add1~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 6.789 ns inst7\[7\]~3 7 COMB LCCOMB_X24_Y8_N18 1 " "Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 6.789 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'inst7\[7\]~3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { au:inst13|Add1~14 inst7[7]~3 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 7.744 ns inst7\[7\]~6 8 COMB LCCOMB_X24_Y8_N22 3 " "Info: 8: + IC(0.366 ns) + CELL(0.589 ns) = 7.744 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 3; COMB Node = 'inst7\[7\]~6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { inst7[7]~3 inst7[7]~6 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 8.326 ns inst7\[7\]~22 9 COMB LCCOMB_X24_Y8_N26 2 " "Info: 9: + IC(0.376 ns) + CELL(0.206 ns) = 8.326 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 2; COMB Node = 'inst7\[7\]~22'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst7[7]~6 inst7[7]~22 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.128 ns) 10.092 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7 10 MEM M4K_X23_Y6 1 " "Info: 10: + IC(1.638 ns) + CELL(0.128 ns) = 10.092 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { inst7[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_9ma1.tdf" "" { Text "D:/Desktop/quartus file/my_small_computer/db/altsyncram_9ma1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns ( 34.90 % ) " "Info: Total cell delay = 3.522 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.570 ns ( 65.10 % ) " "Info: Total interconnect delay = 6.570 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 au:inst13|Add1~11 au:inst13|Add1~13 au:inst13|Add1~14 inst7[7]~3 inst7[7]~6 inst7[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { ir:inst|x[3] {} reg_group:inst12|d[5]~28 {} reg_group:inst12|d[5]~29 {} au:inst13|Add1~11 {} au:inst13|Add1~13 {} au:inst13|Add1~14 {} inst7[7]~3 {} inst7[7]~6 {} inst7[7]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.243ns 1.085ns 1.497ns 0.000ns 0.000ns 0.365ns 0.366ns 0.376ns 1.638ns } { 0.000ns 0.650ns 0.366ns 0.621ns 0.086ns 0.506ns 0.370ns 0.589ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.095 ns - Smallest " "Info: - Smallest clock skew is 0.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.831 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_9ma1.tdf" "" { Text "D:/Desktop/quartus file/my_small_computer/db/altsyncram_9ma1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst\|x\[3\] 3 REG LCFF_X26_Y6_N21 16 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_9ma1.tdf" "" { Text "D:/Desktop/quartus file/my_small_computer/db/altsyncram_9ma1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } } { "db/altsyncram_9ma1.tdf" "" { Text "D:/Desktop/quartus file/my_small_computer/db/altsyncram_9ma1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 au:inst13|Add1~11 au:inst13|Add1~13 au:inst13|Add1~14 inst7[7]~3 inst7[7]~6 inst7[7]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { ir:inst|x[3] {} reg_group:inst12|d[5]~28 {} reg_group:inst12|d[5]~29 {} au:inst13|Add1~11 {} au:inst13|Add1~13 {} au:inst13|Add1~14 {} inst7[7]~3 {} inst7[7]~6 {} inst7[7]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.243ns 1.085ns 1.497ns 0.000ns 0.000ns 0.365ns 0.366ns 0.376ns 1.638ns } { 0.000ns 0.650ns 0.366ns 0.621ns 0.086ns 0.506ns 0.370ns 0.589ns 0.206ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst12\|r1\[3\] input\[3\] clk 9.842 ns register " "Info: tsu for register \"reg_group:inst12\|r1\[3\]\" (data pin = \"input\[3\]\", clock pin = \"clk\") is 9.842 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.618 ns + Longest pin register " "Info: + Longest pin to register delay is 12.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[3\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -56 -408 -240 -40 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.549 ns) + CELL(0.647 ns) 8.140 ns inst7\[3\]~14 2 COMB LCCOMB_X25_Y5_N28 1 " "Info: 2: + IC(6.549 ns) + CELL(0.647 ns) = 8.140 ns; Loc. = LCCOMB_X25_Y5_N28; Fanout = 1; COMB Node = 'inst7\[3\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { input[3] inst7[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.206 ns) 9.404 ns inst7\[3\]~15 3 COMB LCCOMB_X26_Y6_N8 3 " "Info: 3: + IC(1.058 ns) + CELL(0.206 ns) = 9.404 ns; Loc. = LCCOMB_X26_Y6_N8; Fanout = 3; COMB Node = 'inst7\[3\]~15'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst7[3]~14 inst7[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 10.727 ns mux2_1:inst20\|y\[3\]~12 4 COMB LCCOMB_X26_Y7_N14 4 " "Info: 4: + IC(1.117 ns) + CELL(0.206 ns) = 10.727 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 4; COMB Node = 'mux2_1:inst20\|y\[3\]~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { inst7[3]~15 mux2_1:inst20|y[3]~12 } "NODE_NAME" } } { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.460 ns) 12.618 ns reg_group:inst12\|r1\[3\] 5 REG LCFF_X24_Y6_N9 2 " "Info: 5: + IC(1.431 ns) + CELL(0.460 ns) = 12.618 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst12\|r1\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { mux2_1:inst20|y[3]~12 reg_group:inst12|r1[3] } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 19.52 % ) " "Info: Total cell delay = 2.463 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.155 ns ( 80.48 % ) " "Info: Total interconnect delay = 10.155 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { input[3] inst7[3]~14 inst7[3]~15 mux2_1:inst20|y[3]~12 reg_group:inst12|r1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { input[3] {} input[3]~combout {} inst7[3]~14 {} inst7[3]~15 {} mux2_1:inst20|y[3]~12 {} reg_group:inst12|r1[3] {} } { 0.000ns 0.000ns 6.549ns 1.058ns 1.117ns 1.431ns } { 0.000ns 0.944ns 0.647ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns reg_group:inst12\|r1\[3\] 3 REG LCFF_X24_Y6_N9 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst12\|r1\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl reg_group:inst12|r1[3] } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst12|r1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst12|r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { input[3] inst7[3]~14 inst7[3]~15 mux2_1:inst20|y[3]~12 reg_group:inst12|r1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { input[3] {} input[3]~combout {} inst7[3]~14 {} inst7[3]~15 {} mux2_1:inst20|y[3]~12 {} reg_group:inst12|r1[3] {} } { 0.000ns 0.000ns 6.549ns 1.058ns 1.117ns 1.431ns } { 0.000ns 0.944ns 0.647ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst12|r1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst12|r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] ir:inst\|x\[3\] 15.570 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"ir:inst\|x\[3\]\" is 15.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst\|x\[3\] 3 REG LCFF_X26_Y6_N21 16 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.530 ns + Longest register pin " "Info: + Longest register to pin delay is 12.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[3\] 1 REG LCFF_X26_Y6_N21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[3] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.650 ns) 1.893 ns reg_group:inst12\|d\[5\]~28 2 COMB LCCOMB_X26_Y7_N24 1 " "Info: 2: + IC(1.243 ns) + CELL(0.650 ns) = 1.893 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 1; COMB Node = 'reg_group:inst12\|d\[5\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.366 ns) 3.344 ns reg_group:inst12\|d\[5\]~29 3 COMB LCCOMB_X25_Y9_N20 5 " "Info: 3: + IC(1.085 ns) + CELL(0.366 ns) = 3.344 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 5; COMB Node = 'reg_group:inst12\|d\[5\]~29'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 } "NODE_NAME" } } { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.621 ns) 5.462 ns au:inst13\|Add1~11 4 COMB LCCOMB_X24_Y8_N10 2 " "Info: 4: + IC(1.497 ns) + CELL(0.621 ns) = 5.462 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'au:inst13\|Add1~11'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reg_group:inst12|d[5]~29 au:inst13|Add1~11 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.548 ns au:inst13\|Add1~13 5 COMB LCCOMB_X24_Y8_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.548 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'au:inst13\|Add1~13'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst13|Add1~11 au:inst13|Add1~13 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.054 ns au:inst13\|Add1~14 6 COMB LCCOMB_X24_Y8_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.054 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'au:inst13\|Add1~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst13|Add1~13 au:inst13|Add1~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 6.789 ns inst7\[7\]~3 7 COMB LCCOMB_X24_Y8_N18 1 " "Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 6.789 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'inst7\[7\]~3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { au:inst13|Add1~14 inst7[7]~3 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 7.744 ns inst7\[7\]~6 8 COMB LCCOMB_X24_Y8_N22 3 " "Info: 8: + IC(0.366 ns) + CELL(0.589 ns) = 7.744 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 3; COMB Node = 'inst7\[7\]~6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { inst7[7]~3 inst7[7]~6 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(3.056 ns) 12.530 ns output\[7\] 9 PIN PIN_100 0 " "Info: 9: + IC(1.730 ns) + CELL(3.056 ns) = 12.530 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.786 ns" { inst7[7]~6 output[7] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -16 416 592 0 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.244 ns ( 49.83 % ) " "Info: Total cell delay = 6.244 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 50.17 % ) " "Info: Total interconnect delay = 6.286 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.530 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 au:inst13|Add1~11 au:inst13|Add1~13 au:inst13|Add1~14 inst7[7]~3 inst7[7]~6 output[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.530 ns" { ir:inst|x[3] {} reg_group:inst12|d[5]~28 {} reg_group:inst12|d[5]~29 {} au:inst13|Add1~11 {} au:inst13|Add1~13 {} au:inst13|Add1~14 {} inst7[7]~3 {} inst7[7]~6 {} output[7] {} } { 0.000ns 1.243ns 1.085ns 1.497ns 0.000ns 0.000ns 0.365ns 0.366ns 1.730ns } { 0.000ns 0.650ns 0.366ns 0.621ns 0.086ns 0.506ns 0.370ns 0.589ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.530 ns" { ir:inst|x[3] reg_group:inst12|d[5]~28 reg_group:inst12|d[5]~29 au:inst13|Add1~11 au:inst13|Add1~13 au:inst13|Add1~14 inst7[7]~3 inst7[7]~6 output[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.530 ns" { ir:inst|x[3] {} reg_group:inst12|d[5]~28 {} reg_group:inst12|d[5]~29 {} au:inst13|Add1~11 {} au:inst13|Add1~13 {} au:inst13|Add1~14 {} inst7[7]~3 {} inst7[7]~6 {} output[7] {} } { 0.000ns 1.243ns 1.085ns 1.497ns 0.000ns 0.000ns 0.365ns 0.366ns 1.730ns } { 0.000ns 0.650ns 0.366ns 0.621ns 0.086ns 0.506ns 0.370ns 0.589ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[2\] output\[2\] 13.992 ns Longest " "Info: Longest tpd from source pin \"input\[2\]\" to destination pin \"output\[2\]\" is 13.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[2\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -56 -408 -240 -40 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.549 ns) + CELL(0.647 ns) 8.140 ns inst7\[2\]~16 2 COMB LCCOMB_X25_Y5_N22 1 " "Info: 2: + IC(6.549 ns) + CELL(0.647 ns) = 8.140 ns; Loc. = LCCOMB_X25_Y5_N22; Fanout = 1; COMB Node = 'inst7\[2\]~16'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { input[2] inst7[2]~16 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.366 ns) 9.589 ns inst7\[2\]~17 3 COMB LCCOMB_X26_Y6_N22 3 " "Info: 3: + IC(1.083 ns) + CELL(0.366 ns) = 9.589 ns; Loc. = LCCOMB_X26_Y6_N22; Fanout = 3; COMB Node = 'inst7\[2\]~17'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { inst7[2]~16 inst7[2]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(3.056 ns) 13.992 ns output\[2\] 4 PIN PIN_93 0 " "Info: 4: + IC(1.347 ns) + CELL(3.056 ns) = 13.992 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'output\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { inst7[2]~17 output[2] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -16 416 592 0 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.013 ns ( 35.83 % ) " "Info: Total cell delay = 5.013 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.979 ns ( 64.17 % ) " "Info: Total interconnect delay = 8.979 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.992 ns" { input[2] inst7[2]~16 inst7[2]~17 output[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.992 ns" { input[2] {} input[2]~combout {} inst7[2]~16 {} inst7[2]~17 {} output[2] {} } { 0.000ns 0.000ns 6.549ns 1.083ns 1.347ns } { 0.000ns 0.944ns 0.647ns 0.366ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|x\[1\] input\[1\] clk -6.664 ns register " "Info: th for register \"ir:inst\|x\[1\]\" (data pin = \"input\[1\]\", clock pin = \"clk\") is -6.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 48 -24 144 64 "clk" "" } { 56 144 184 76 "clk" "" } { 72 480 520 88 "clk" "" } { 24 -360 -328 40 "clk" "" } { 240 -112 -88 256 "clk" "" } { 480 184 224 496 "clk" "" } { 176 328 368 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst\|x\[1\] 3 REG LCFF_X25_Y6_N11 12 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[1\] 1 PIN PIN_63 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -56 -408 -240 -40 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.680 ns) + CELL(0.651 ns) 8.275 ns inst7\[1\]~18 2 COMB LCCOMB_X25_Y6_N8 1 " "Info: 2: + IC(6.680 ns) + CELL(0.651 ns) = 8.275 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 1; COMB Node = 'inst7\[1\]~18'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { input[1] inst7[1]~18 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.366 ns) 9.005 ns inst7\[1\]~19 3 COMB LCCOMB_X25_Y6_N30 3 " "Info: 3: + IC(0.364 ns) + CELL(0.366 ns) = 9.005 ns; Loc. = LCCOMB_X25_Y6_N30; Fanout = 3; COMB Node = 'inst7\[1\]~19'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { inst7[1]~18 inst7[1]~19 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 9.598 ns inst7\[1\]~27 4 COMB LCCOMB_X25_Y6_N10 2 " "Info: 4: + IC(0.387 ns) + CELL(0.206 ns) = 9.598 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 2; COMB Node = 'inst7\[1\]~27'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { inst7[1]~19 inst7[1]~27 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.706 ns ir:inst\|x\[1\] 5 REG LCFF_X25_Y6_N11 12 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.706 ns; Loc. = LCFF_X25_Y6_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst7[1]~27 ir:inst|x[1] } "NODE_NAME" } } { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 23.44 % ) " "Info: Total cell delay = 2.275 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.431 ns ( 76.56 % ) " "Info: Total interconnect delay = 7.431 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { input[1] inst7[1]~18 inst7[1]~19 inst7[1]~27 ir:inst|x[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { input[1] {} input[1]~combout {} inst7[1]~18 {} inst7[1]~19 {} inst7[1]~27 {} ir:inst|x[1] {} } { 0.000ns 0.000ns 6.680ns 0.364ns 0.387ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { input[1] inst7[1]~18 inst7[1]~19 inst7[1]~27 ir:inst|x[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { input[1] {} input[1]~combout {} inst7[1]~18 {} inst7[1]~19 {} inst7[1]~27 {} ir:inst|x[1] {} } { 0.000ns 0.000ns 6.680ns 0.364ns 0.387ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 28 23:01:29 2024 " "Info: Processing ended: Sat Dec 28 23:01:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
