yosys -p "synth_ecp5 -json system.json" system.v rtl/lac/lac.v rtl/lac/uart.v rtl/lac/dp_ram.v rtl/lm32/lm32_cpu.v rtl/lm32/lm32_instruction_unit.v rtl/lm32/lm32_decoder.v rtl/lm32/lm32_simtrace.v rtl/lm32/lm32_load_store_unit.v rtl/lm32/lm32_adder.v rtl/lm32/lm32_addsub.v rtl/lm32/lm32_logic_op.v rtl/lm32/lm32_shifter.v rtl/lm32/lm32_multiplier.v rtl/lm32/lm32_mc_arithmetic.v rtl/lm32/lm32_interrupt.v rtl/lm32/lm32_ram.v rtl/lm32/lm32_icache.v rtl/lm32/lm32_dcache.v rtl/wb_bram/wb_bram.v rtl/wb_uart/wb_uart.v rtl/wb_timer/wb_timer.v rtl/wb_gpio/wb_gpio.v rtl/wb_conbus/conbus.v rtl/wb_conbus/conbus_arb.v rtl/wb_sram/wb_sram32.v   

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `system.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: system.v
Parsing Verilog input from `system.v' to AST representation.
Generating RTLIL representation for module `\system'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lac/lac.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: rtl/lac/lac.v
Parsing Verilog input from `rtl/lac/lac.v' to AST representation.
Generating RTLIL representation for module `\lac'.
rtl/lac/lac.v:52: Warning: Identifier `\rx_error' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `rtl/lac/uart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: rtl/lac/uart.v
Parsing Verilog input from `rtl/lac/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lac/dp_ram.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: rtl/lac/dp_ram.v
Parsing Verilog input from `rtl/lac/dp_ram.v' to AST representation.
Generating RTLIL representation for module `\dp_ram'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_cpu.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: rtl/lm32/lm32_cpu.v
Parsing Verilog input from `rtl/lm32/lm32_cpu.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\lm32_cpu'.
rtl/lm32/lm32_cpu.v:581: Warning: Identifier `\load_q_x' is implicitly declared.
rtl/lm32/lm32_cpu.v:582: Warning: Identifier `\load_q_m' is implicitly declared.
rtl/lm32/lm32_cpu.v:583: Warning: Identifier `\store_q_m' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_instruction_unit.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: rtl/lm32/lm32_instruction_unit.v
Parsing Verilog input from `rtl/lm32/lm32_instruction_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_instruction_unit'.
rtl/lm32/lm32_instruction_unit.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_decoder.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: rtl/lm32/lm32_decoder.v
Parsing Verilog input from `rtl/lm32/lm32_decoder.v' to AST representation.
Generating RTLIL representation for module `\lm32_decoder'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_simtrace.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: rtl/lm32/lm32_simtrace.v
Parsing Verilog input from `rtl/lm32/lm32_simtrace.v' to AST representation.
Generating RTLIL representation for module `\lm32_simtrace'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_load_store_unit.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: rtl/lm32/lm32_load_store_unit.v
Parsing Verilog input from `rtl/lm32/lm32_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_load_store_unit'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_adder.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: rtl/lm32/lm32_adder.v
Parsing Verilog input from `rtl/lm32/lm32_adder.v' to AST representation.
Generating RTLIL representation for module `\lm32_adder'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_addsub.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: rtl/lm32/lm32_addsub.v
Parsing Verilog input from `rtl/lm32/lm32_addsub.v' to AST representation.
Generating RTLIL representation for module `\lm32_addsub'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_logic_op.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: rtl/lm32/lm32_logic_op.v
Parsing Verilog input from `rtl/lm32/lm32_logic_op.v' to AST representation.
Generating RTLIL representation for module `\lm32_logic_op'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_shifter.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: rtl/lm32/lm32_shifter.v
Parsing Verilog input from `rtl/lm32/lm32_shifter.v' to AST representation.
Generating RTLIL representation for module `\lm32_shifter'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_multiplier.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: rtl/lm32/lm32_multiplier.v
Parsing Verilog input from `rtl/lm32/lm32_multiplier.v' to AST representation.
Generating RTLIL representation for module `\lm32_multiplier'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_mc_arithmetic.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: rtl/lm32/lm32_mc_arithmetic.v
Parsing Verilog input from `rtl/lm32/lm32_mc_arithmetic.v' to AST representation.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_interrupt.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: rtl/lm32/lm32_interrupt.v
Parsing Verilog input from `rtl/lm32/lm32_interrupt.v' to AST representation.
Generating RTLIL representation for module `\lm32_interrupt'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_ram.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: rtl/lm32/lm32_ram.v
Parsing Verilog input from `rtl/lm32/lm32_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_ram'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_icache.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: rtl/lm32/lm32_icache.v
Parsing Verilog input from `rtl/lm32/lm32_icache.v' to AST representation.
Generating RTLIL representation for module `\lm32_icache'.
Successfully finished Verilog frontend.

-- Parsing `rtl/lm32/lm32_dcache.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: rtl/lm32/lm32_dcache.v
Parsing Verilog input from `rtl/lm32/lm32_dcache.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_bram/wb_bram.v' using frontend `verilog' --

20. Executing Verilog-2005 frontend: rtl/wb_bram/wb_bram.v
Parsing Verilog input from `rtl/wb_bram/wb_bram.v' to AST representation.
Generating RTLIL representation for module `\wb_bram'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_uart/wb_uart.v' using frontend `verilog' --

21. Executing Verilog-2005 frontend: rtl/wb_uart/wb_uart.v
Parsing Verilog input from `rtl/wb_uart/wb_uart.v' to AST representation.
Generating RTLIL representation for module `\wb_uart'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_timer/wb_timer.v' using frontend `verilog' --

22. Executing Verilog-2005 frontend: rtl/wb_timer/wb_timer.v
Parsing Verilog input from `rtl/wb_timer/wb_timer.v' to AST representation.
Generating RTLIL representation for module `\wb_timer'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_gpio/wb_gpio.v' using frontend `verilog' --

23. Executing Verilog-2005 frontend: rtl/wb_gpio/wb_gpio.v
Parsing Verilog input from `rtl/wb_gpio/wb_gpio.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (rtl/wb_gpio/wb_gpio.v:90)
Generating RTLIL representation for module `\wb_gpio'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_conbus/conbus.v' using frontend `verilog' --

24. Executing Verilog-2005 frontend: rtl/wb_conbus/conbus.v
Parsing Verilog input from `rtl/wb_conbus/conbus.v' to AST representation.
Generating RTLIL representation for module `\conbus'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_conbus/conbus_arb.v' using frontend `verilog' --

25. Executing Verilog-2005 frontend: rtl/wb_conbus/conbus_arb.v
Parsing Verilog input from `rtl/wb_conbus/conbus_arb.v' to AST representation.
Generating RTLIL representation for module `\conbus_arb'.
Successfully finished Verilog frontend.

-- Parsing `rtl/wb_sram/wb_sram32.v' using frontend `verilog' --

26. Executing Verilog-2005 frontend: rtl/wb_sram/wb_sram32.v
Parsing Verilog input from `rtl/wb_sram/wb_sram32.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (rtl/wb_sram/wb_sram32.v:43)
Generating RTLIL representation for module `\wb_sram32'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json system.json' --

27. Executing SYNTH_ECP5 pass.

27.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

27.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

27.3. Executing HIERARCHY pass (managing design hierarchy).

27.3.1. Finding top of design hierarchy..
root of   0 design levels: wb_sram32           
root of   0 design levels: conbus_arb          
root of   1 design levels: conbus              
root of   0 design levels: wb_gpio             
root of   0 design levels: wb_timer            
root of   1 design levels: wb_uart             
root of   0 design levels: wb_bram             
root of   1 design levels: lm32_icache         
root of   0 design levels: lm32_ram            
root of   0 design levels: lm32_interrupt      
root of   0 design levels: lm32_mc_arithmetic  
root of   0 design levels: lm32_multiplier     
root of   0 design levels: lm32_shifter        
root of   0 design levels: lm32_logic_op       
root of   0 design levels: lm32_addsub         
root of   1 design levels: lm32_adder          
root of   0 design levels: lm32_load_store_unit
root of   0 design levels: lm32_simtrace       
root of   0 design levels: lm32_decoder        
root of   0 design levels: lm32_instruction_unit
root of   2 design levels: lm32_cpu            
root of   0 design levels: dp_ram              
root of   0 design levels: uart                
root of   1 design levels: lac                 
root of   3 design levels: system              
Automatically selected system as design top module.

27.3.2. Analyzing design hierarchy..
Top module:  \system
Used module:     \wb_timer
Used module:     \wb_uart
Used module:         \uart
Used module:     \wb_bram
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_simtrace
Used module:         \lm32_instruction_unit
Used module:     \conbus
Used module:         \conbus_arb
Parameter \clk_freq = 25000000

27.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_timer'.
Parameter \clk_freq = 25000000
Generating RTLIL representation for module `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000'.
Parameter \clk_freq = 25000000
Parameter \baud = 115200

27.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_uart'.
Parameter \clk_freq = 25000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart'.
Parameter \mem_file_name = 240'011001100110100101110010011011010111011101100001011100100110010100101111011000110110000101101001011011100101111101101100011011110110000101100100011001010111001000101111011010010110110101100001011001110110010100101110011100100110000101101101
Parameter \adr_width = 12

27.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_bram'.
Parameter \mem_file_name = 240'011001100110100101110010011011010111011101100001011100100110010100101111011000110110000101101001011011100101111101101100011011110110000101100100011001010111001000101111011010010110110101100001011001110110010100101110011100100110000101101101
Parameter \adr_width = 12
Generating RTLIL representation for module `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram'.
Parameter \s_addr_w = 2
Parameter \s0_addr = 2'00
Parameter \s1_addr = 2'01
Parameter \s2_addr = 2'10
Parameter \s3_addr = 2'11

27.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\conbus'.
Parameter \s_addr_w = 2
Parameter \s0_addr = 2'00
Parameter \s1_addr = 2'01
Parameter \s2_addr = 2'10
Parameter \s3_addr = 2'11
Generating RTLIL representation for module `$paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

27.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

27.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit'.
rtl/lm32/lm32_instruction_unit.v:0: Warning: System task `$display' outside initial block is unsupported.
Parameter \freq_hz = 25000000
Parameter \baud = 115200

27.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$df55812022425781aef872d53070d057b210643d\uart'.

27.3.10. Analyzing design hierarchy..
Top module:  \system
Used module:     $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart
Used module:         \uart
Used module:     $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_simtrace
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit
Used module:     $paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus
Used module:         \conbus_arb
Parameter \freq_hz = 25000000
Parameter \baud = 115200
Found cached RTLIL representation for module `$paramod$df55812022425781aef872d53070d057b210643d\uart'.

27.3.11. Analyzing design hierarchy..
Top module:  \system
Used module:     $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart
Used module:         $paramod$df55812022425781aef872d53070d057b210643d\uart
Used module:     $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_simtrace
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit
Used module:     $paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus
Used module:         \conbus_arb

27.3.12. Analyzing design hierarchy..
Top module:  \system
Used module:     $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart
Used module:         $paramod$df55812022425781aef872d53070d057b210643d\uart
Used module:     $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_simtrace
Used module:         $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit
Used module:     $paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus
Used module:         \conbus_arb
Removing unused module `\wb_sram32'.
Removing unused module `\conbus'.
Removing unused module `\wb_gpio'.
Removing unused module `\wb_timer'.
Removing unused module `\wb_uart'.
Removing unused module `\wb_bram'.
Removing unused module `\lm32_icache'.
Removing unused module `\lm32_ram'.
Removing unused module `\lm32_load_store_unit'.
Removing unused module `\lm32_instruction_unit'.
Removing unused module `\dp_ram'.
Removing unused module `\uart'.
Removing unused module `\lac'.
Removed 13 unused modules.

27.4. Executing PROC pass (convert processes to netlists).

27.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$949'.
Found and cleaned up 1 empty switch in `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:0$1118'.
Removing empty process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:0$1118'.
Cleaned up 2 empty switches.

27.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$1049 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950 in module TRELLIS_DPR16X4.
Marked 4 switch rules as full_case in process $proc$rtl/lac/uart.v:122$1238 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 5 switch rules as full_case in process $proc$rtl/lac/uart.v:66$1230 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 1 switch rules as full_case in process $proc$rtl/lac/uart.v:34$1226 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 50 switch rules as full_case in process $proc$rtl/wb_conbus/conbus_arb.v:46$807 in module conbus_arb.
Marked 1 switch rules as full_case in process $proc$rtl/wb_conbus/conbus_arb.v:39$806 in module conbus_arb.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_instruction_unit.v:730$1222 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$rtl/lm32/lm32_instruction_unit.v:667$1214 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_instruction_unit.v:469$1208 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_instruction_unit.v:377$1205 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:551$1203 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:515$1200 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 3 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:400$1176 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:360$1169 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:318$1168 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_load_store_unit.v:307$1167 in module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Marked 2 switch rules as full_case in process $proc$rtl/wb_bram/wb_bram.v:39$1099 in module $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.
Marked 3 switch rules as full_case in process $proc$rtl/wb_uart/wb_uart.v:75$1089 in module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.
Marked 3 switch rules as full_case in process $proc$rtl/wb_timer/wb_timer.v:75$1063 in module $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.
Marked 3 switch rules as full_case in process $proc$rtl/lm32/lm32_interrupt.v:196$613 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_interrupt.v:146$612 in module lm32_interrupt.
Marked 3 switch rules as full_case in process $proc$rtl/lm32/lm32_mc_arithmetic.v:143$590 in module lm32_mc_arithmetic.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_multiplier.v:72$583 in module lm32_multiplier.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_shifter.v:112$579 in module lm32_shifter.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_adder.v:97$514 in module lm32_adder.
Marked 7 switch rules as full_case in process $proc$rtl/lm32/lm32_decoder.v:391$425 in module lm32_decoder.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1339$321 in module lm32_cpu.
Marked 4 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1138$299 in module lm32_cpu.
Marked 9 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1096$275 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1077$267 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1063$260 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:1046$259 in module lm32_cpu.
Marked 4 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:910$174 in module lm32_cpu.
Removed 1 dead cases from process $proc$rtl/lm32/lm32_cpu.v:810$130 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:810$130 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:782$125 in module lm32_cpu.
Marked 3 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:769$121 in module lm32_cpu.
Marked 3 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:756$117 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$rtl/lm32/lm32_cpu.v:737$97 in module lm32_cpu.
Marked 1 switch rules as full_case in process $proc$system.v:337$12 in module system.
Removed a total of 1 dead cases.

27.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 179 assignments to connections.

27.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1053'.
  Set init value: \Q = 1'0

27.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
Found async reset \rst_i in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
Found async reset \rst_i in `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
Found async reset \rst_i in `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
Found async reset \rst_i in `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
Found async reset \rst_i in `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
Found async reset \rst_i in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
Found async reset \rst_i in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
Found async reset \rst_i in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1077$267'.
Found async reset \rst_i in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1063$260'.

27.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1053'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$1049'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
Creating decoders for process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008'.
     1/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_EN[3:0]$1014
     2/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_DATA[3:0]$1013
     3/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_ADDR[3:0]$1012
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950'.
     1/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_EN[3:0]$956
     2/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_DATA[3:0]$955
     3/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_ADDR[3:0]$954
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$949'.
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\tx_busy[0:0]
     5/5: $0\uart_txd[0:0]
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
     1/7: $0\rxd_reg[7:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_error[0:0]
     6/7: $0\rx_avail[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:52$1229'.
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:34$1226'.
     1/1: $0\enable16_counter[15:0]
Creating decoders for process `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:46$807'.
     1/50: $50\next_state[6:0]
     2/50: $49\next_state[6:0]
     3/50: $48\next_state[6:0]
     4/50: $47\next_state[6:0]
     5/50: $46\next_state[6:0]
     6/50: $45\next_state[6:0]
     7/50: $44\next_state[6:0]
     8/50: $43\next_state[6:0]
     9/50: $42\next_state[6:0]
    10/50: $41\next_state[6:0]
    11/50: $40\next_state[6:0]
    12/50: $39\next_state[6:0]
    13/50: $38\next_state[6:0]
    14/50: $37\next_state[6:0]
    15/50: $36\next_state[6:0]
    16/50: $35\next_state[6:0]
    17/50: $34\next_state[6:0]
    18/50: $33\next_state[6:0]
    19/50: $32\next_state[6:0]
    20/50: $31\next_state[6:0]
    21/50: $30\next_state[6:0]
    22/50: $29\next_state[6:0]
    23/50: $28\next_state[6:0]
    24/50: $27\next_state[6:0]
    25/50: $26\next_state[6:0]
    26/50: $25\next_state[6:0]
    27/50: $24\next_state[6:0]
    28/50: $23\next_state[6:0]
    29/50: $22\next_state[6:0]
    30/50: $21\next_state[6:0]
    31/50: $20\next_state[6:0]
    32/50: $19\next_state[6:0]
    33/50: $18\next_state[6:0]
    34/50: $17\next_state[6:0]
    35/50: $16\next_state[6:0]
    36/50: $15\next_state[6:0]
    37/50: $14\next_state[6:0]
    38/50: $13\next_state[6:0]
    39/50: $12\next_state[6:0]
    40/50: $11\next_state[6:0]
    41/50: $10\next_state[6:0]
    42/50: $9\next_state[6:0]
    43/50: $8\next_state[6:0]
    44/50: $7\next_state[6:0]
    45/50: $6\next_state[6:0]
    46/50: $5\next_state[6:0]
    47/50: $4\next_state[6:0]
    48/50: $3\next_state[6:0]
    49/50: $2\next_state[6:0]
    50/50: $1\next_state[6:0]
Creating decoders for process `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:39$806'.
     1/1: $0\state[6:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
     1/7: $0\bus_error_f[0:0]
     2/7: $0\wb_data_f[31:0]
     3/7: $0\i_lock_o[0:0]
     4/7: $0\i_cti_o[2:0]
     5/7: $0\i_stb_o[0:0]
     6/7: $0\i_cyc_o[0:0]
     7/7: $0\i_adr_o[31:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:377$1205'.
     1/1: $1\pc_a[29:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
     1/5: $0\wb_select_m[0:0]
     2/5: $0\byte_enable_m[3:0]
     3/5: $0\store_data_m[31:0]
     4/5: $0\sign_extend_m[0:0]
     5/5: $0\size_m[1:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
     1/9: $0\wb_load_complete[0:0]
     2/9: $0\wb_data_m[31:0]
     3/9: $0\d_we_o[0:0]
     4/9: $0\d_stb_o[0:0]
     5/9: $0\d_sel_o[3:0]
     6/9: $0\d_cyc_o[0:0]
     7/9: $0\d_adr_o[31:0]
     8/9: $0\d_dat_o[31:0]
     9/9: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:360$1169'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:318$1168'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:307$1167'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
     1/8: $2$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1109
     2/8: $2$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_DATA[31:0]$1108
     3/8: $2$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_ADDR[9:0]$1107
     4/8: $0\ack[0:0]
     5/8: $1$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1106
     6/8: $1$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_DATA[31:0]$1105
     7/8: $1$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_ADDR[9:0]$1104
     8/8: $0\wb_dat_o[31:0]
Creating decoders for process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
     1/5: $0\ack[0:0]
     2/5: $0\rx_ack[0:0]
     3/5: $0\tx_wr[0:0]
     4/5: $0\wb_dat_o[31:0] [31:8]
     5/5: $0\wb_dat_o[31:0] [7:0]
Creating decoders for process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
     1/14: $0\ack[0:0]
     2/14: $0\compare1[31:0]
     3/14: $0\compare0[31:0]
     4/14: $0\counter1[31:0]
     5/14: $0\counter0[31:0]
     6/14: $0\ar1[0:0]
     7/14: $0\ar0[0:0]
     8/14: $0\en1[0:0]
     9/14: $0\en0[0:0]
    10/14: $0\trig1[0:0]
    11/14: $0\trig0[0:0]
    12/14: $0\irqen1[0:0]
    13/14: $0\irqen0[0:0]
    14/14: $0\wb_dat_o[31:0]
Creating decoders for process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
     1/4: $0\ip[31:0]
     2/4: $0\im[31:0]
     3/4: $0\eie[0:0]
     4/4: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:146$612'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
     1/7: $0\divide_by_zero_x[0:0]
     2/7: $0\cycles[5:0]
     3/7: $0\b[31:0]
     4/7: $0\a[31:0]
     5/7: $0\p[31:0]
     6/7: $0\result_x[31:0]
     7/7: $0\state[2:0]
Creating decoders for process `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
     1/4: $0\result[31:0]
     2/4: $0\product[31:0]
     3/4: $0\muliplicand[31:0]
     4/4: $0\multiplier[31:0]
Creating decoders for process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
     1/2: $0\right_shift_result[31:0]
     2/2: $0\direction_m[0:0]
Creating decoders for process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:98$576'.
Creating decoders for process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:82$569'.
Creating decoders for process `\lm32_logic_op.$proc$rtl/lm32/lm32_logic_op.v:64$534'.
Creating decoders for process `\lm32_adder.$proc$rtl/lm32/lm32_adder.v:97$514'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
     1/17: $4\x_result_sel_logic[0:0]
     2/17: $4\x_result_sel_add[0:0]
     3/17: $3\x_result_sel_sext[0:0]
     4/17: $3\x_result_sel_add[0:0]
     5/17: $3\x_result_sel_logic[0:0]
     6/17: $2\x_result_sel_mc_arith[0:0]
     7/17: $2\x_result_sel_add[0:0]
     8/17: $2\x_result_sel_logic[0:0]
     9/17: $2\x_result_sel_sext[0:0]
    10/17: $1\x_result_sel_csr[0:0]
    11/17: $1\x_result_sel_add[0:0]
    12/17: $1\x_result_sel_logic[0:0]
    13/17: $1\x_result_sel_sext[0:0]
    14/17: $1\x_result_sel_mc_arith[0:0]
    15/17: $2\d_result_sel_1[1:0]
    16/17: $1\d_result_sel_1[1:0]
    17/17: $1\d_result_sel_0[0:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
     1/3: $1$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$328
     2/3: $1$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_DATA[31:0]$327
     3/3: $1$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_ADDR[4:0]$326
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
     1/54: $0\exception_w[0:0]
     2/54: $0\write_enable_w[0:0]
     3/54: $0\write_idx_w[4:0]
     4/54: $0\w_result_sel_mul_w[0:0]
     5/54: $0\w_result_sel_load_w[0:0]
     6/54: $0\operand_w[31:0]
     7/54: $0\exception_m[0:0]
     8/54: $0\condition_met_m[0:0]
     9/54: $0\direction_m[0:0]
    10/54: $0\direction_x[0:0]
    11/54: $0\logic_op_x[3:0]
    12/54: $0\adder_op_x_n[0:0]
    13/54: $0\adder_op_x[0:0]
    14/54: $0\operand_m[31:0]
    15/54: $0\store_operand_x[31:0]
    16/54: $0\operand_1_x[31:0]
    17/54: $0\operand_0_x[31:0]
    18/54: $0\bus_error_x[0:0]
    19/54: $0\csr_write_enable_x[0:0]
    20/54: $0\eret_m[0:0]
    21/54: $0\eret_x[0:0]
    22/54: $0\scall_x[0:0]
    23/54: $0\condition_x[2:0]
    24/54: $0\csr_x[2:0]
    25/54: $0\write_idx_m[4:0]
    26/54: $0\write_idx_x[4:0]
    27/54: $0\write_enable_m[0:0]
    28/54: $0\write_enable_x[0:0]
    29/54: $0\sign_extend_x[0:0]
    30/54: $0\m_bypass_enable_m[0:0]
    31/54: $0\m_bypass_enable_x[0:0]
    32/54: $0\x_bypass_enable_x[0:0]
    33/54: $0\w_result_sel_mul_m[0:0]
    34/54: $0\w_result_sel_mul_x[0:0]
    35/54: $0\w_result_sel_load_m[0:0]
    36/54: $0\w_result_sel_load_x[0:0]
    37/54: $0\m_result_sel_shift_m[0:0]
    38/54: $0\m_result_sel_shift_x[0:0]
    39/54: $0\m_result_sel_compare_m[0:0]
    40/54: $0\m_result_sel_compare_x[0:0]
    41/54: $0\x_result_sel_add_x[0:0]
    42/54: $0\x_result_sel_logic_x[0:0]
    43/54: $0\x_result_sel_sext_x[0:0]
    44/54: $0\x_result_sel_mc_arith_x[0:0]
    45/54: $0\x_result_sel_csr_x[0:0]
    46/54: $0\branch_target_m[29:0]
    47/54: $0\branch_target_x[29:0]
    48/54: $0\branch_m[0:0]
    49/54: $0\branch_x[0:0]
    50/54: $0\size_x[1:0]
    51/54: $0\store_m[0:0]
    52/54: $0\store_x[0:0]
    53/54: $0\load_m[0:0]
    54/54: $0\load_x[0:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1077$267'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1063$260'.
     1/1: $0\eba[23:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1046$259'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:910$174'.
     1/4: $4\eid_x[2:0]
     2/4: $3\eid_x[2:0]
     3/4: $2\eid_x[2:0]
     4/4: $1\eid_x[2:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:853$146'.
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:843$143'.
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:826$138'.
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:810$130'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:782$125'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:769$121'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:756$117'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:737$97'.
     1/1: $1\interlock[0:0]
Creating decoders for process `\system.$proc$system.v:337$12'.
     1/1: $0\led_s[0:0]

27.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\conbus_arb.\next_state' from process `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:46$807'.
No latch inferred for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_a' from process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:377$1205'.
No latch inferred for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\load_data_w' from process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:360$1169'.
No latch inferred for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\byte_enable_x' from process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:318$1168'.
No latch inferred for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\store_data_x' from process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:307$1167'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:146$612'.
No latch inferred for signal `\lm32_shifter.\left_shift_result' from process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:98$576'.
No latch inferred for signal `\lm32_shifter.\shift_idx_1' from process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:98$576'.
No latch inferred for signal `\lm32_shifter.\left_shift_operand' from process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:82$569'.
No latch inferred for signal `\lm32_shifter.\shift_idx_0' from process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:82$569'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$rtl/lm32/lm32_logic_op.v:64$534'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$rtl/lm32/lm32_logic_op.v:64$534'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$rtl/lm32/lm32_adder.v:97$514'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_shift' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_mul' from process `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
No latch inferred for signal `\lm32_cpu.\csr_read_data_x' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1046$259'.
No latch inferred for signal `\lm32_cpu.\eid_x' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:910$174'.
No latch inferred for signal `\lm32_cpu.\w_result' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:853$146'.
No latch inferred for signal `\lm32_cpu.\m_result' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:843$143'.
No latch inferred for signal `\lm32_cpu.\x_result' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:826$138'.
No latch inferred for signal `\lm32_cpu.\condition_met_x' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:810$130'.
No latch inferred for signal `\lm32_cpu.\d_result_0' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:782$125'.
No latch inferred for signal `\lm32_cpu.\d_result_1' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:782$125'.
No latch inferred for signal `\lm32_cpu.\bypass_data_1' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:769$121'.
No latch inferred for signal `\lm32_cpu.\bypass_data_0' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:756$117'.
No latch inferred for signal `\lm32_cpu.\interlock' from process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:737$97'.

27.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$1049'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$992_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$993_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$994_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$995_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$996_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$997_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$998_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$999_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1000_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1001_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1002_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1003_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1004_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1005_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$1006_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_ADDR' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_DATA' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$1007_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$932_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$933_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$934_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$935_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$936_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$937_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$938_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$939_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$940_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$941_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$942_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$943_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$944_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$945_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$946_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$947_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$948_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$949'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_txd' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_busy' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_bitcount' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_count16' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\txd_reg' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_data' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_avail' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_error' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3263' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_busy' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3264' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_count16' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3265' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_bitcount' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rxd_reg' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_rxd1' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:52$1229'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_rxd2' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:52$1229'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\enable16_counter' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:34$1226'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\conbus_arb.\state' using process `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:39$806'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\bus_error_d' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
  created $adff cell `$procdff$3272' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\instruction_d' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
  created $adff cell `$procdff$3273' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\i_adr_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3274' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\i_cyc_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3275' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\i_stb_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3276' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\i_cti_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3277' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\i_lock_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3278' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\wb_data_f' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3279' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\bus_error_f' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
  created $adff cell `$procdff$3280' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_f' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
  created $adff cell `$procdff$3281' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_d' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
  created $adff cell `$procdff$3282' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_x' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
  created $adff cell `$procdff$3283' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
  created $adff cell `$procdff$3284' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.\pc_w' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
  created $adff cell `$procdff$3285' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\size_w' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
  created $adff cell `$procdff$3286' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\sign_extend_w' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
  created $adff cell `$procdff$3287' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\data_w' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
  created $adff cell `$procdff$3288' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\size_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
  created $adff cell `$procdff$3289' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\sign_extend_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
  created $adff cell `$procdff$3290' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\store_data_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
  created $adff cell `$procdff$3291' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\byte_enable_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
  created $adff cell `$procdff$3292' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\wb_select_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
  created $adff cell `$procdff$3293' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\stall_wb_load' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3294' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_dat_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3295' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_adr_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3296' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_cyc_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3297' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_sel_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3298' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_stb_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3299' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\d_we_o' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3300' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\wb_data_m' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3301' with positive edge clock and positive level reset.
Creating register for signal `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.\wb_load_complete' using process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
  created $adff cell `$procdff$3302' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.\wb_dat_o' using process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
  created $dff cell `$procdff$3303' with positive edge clock.
Creating register for signal `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.\ack' using process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_ADDR' using process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_DATA' using process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN' using process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.\wb_dat_o' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.\tx_wr' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.\rx_ack' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.\ack' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\wb_dat_o' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\ack' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\irqen0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\irqen1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\trig0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\trig1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3317' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\en0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3318' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\en1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3319' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\ar0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\ar1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\counter0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\counter1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\compare0' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.\compare1' using process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
  created $adff cell `$procdff$3326' with positive edge clock and positive level reset.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
  created $adff cell `$procdff$3327' with positive edge clock and positive level reset.
Creating register for signal `\lm32_interrupt.\ip' using process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
  created $adff cell `$procdff$3328' with positive edge clock and positive level reset.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
  created $adff cell `$procdff$3329' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3330' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3331' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3332' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3333' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3334' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3335' with positive edge clock and positive level reset.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
  created $adff cell `$procdff$3336' with positive edge clock and positive level reset.
Creating register for signal `\lm32_multiplier.\multiplier' using process `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
  created $adff cell `$procdff$3337' with positive edge clock and positive level reset.
Creating register for signal `\lm32_multiplier.\result' using process `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
  created $adff cell `$procdff$3338' with positive edge clock and positive level reset.
Creating register for signal `\lm32_multiplier.\muliplicand' using process `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
  created $adff cell `$procdff$3339' with positive edge clock and positive level reset.
Creating register for signal `\lm32_multiplier.\product' using process `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
  created $adff cell `$procdff$3340' with positive edge clock and positive level reset.
Creating register for signal `\lm32_shifter.\direction_m' using process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
  created $adff cell `$procdff$3341' with positive edge clock and positive level reset.
Creating register for signal `\lm32_shifter.\right_shift_result' using process `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
  created $adff cell `$procdff$3342' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_ADDR' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\lm32_cpu.$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_DATA' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\lm32_cpu.$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\lm32_cpu.\load_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3346' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\load_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3347' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\store_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3348' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\store_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3349' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\size_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3350' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\branch_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3351' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\branch_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3352' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\branch_target_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3353' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\branch_target_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3354' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_result_sel_csr_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3355' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_result_sel_mc_arith_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3356' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_result_sel_sext_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3357' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_result_sel_logic_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3358' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_result_sel_add_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3359' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_result_sel_compare_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3360' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_result_sel_compare_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3361' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_result_sel_shift_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3362' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_result_sel_shift_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3363' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_load_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3364' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_load_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3365' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_load_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3366' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_mul_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3367' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_mul_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3368' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\w_result_sel_mul_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3369' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\x_bypass_enable_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3370' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_bypass_enable_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3371' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\m_bypass_enable_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3372' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\sign_extend_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3373' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_enable_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3374' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_enable_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3375' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_enable_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3376' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_idx_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3377' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_idx_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3378' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\write_idx_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3379' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\csr_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3380' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\condition_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3381' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\scall_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3382' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\eret_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3383' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\eret_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\lm32_cpu.\csr_write_enable_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3387' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\bus_error_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3388' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\operand_0_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3389' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\operand_1_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3390' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\store_operand_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3391' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\operand_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3392' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\operand_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3393' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\adder_op_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3394' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\adder_op_x_n' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3395' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\logic_op_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3396' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\direction_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3397' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\direction_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3398' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\condition_met_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3399' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\exception_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3400' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\exception_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
  created $adff cell `$procdff$3401' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\valid_f' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
  created $adff cell `$procdff$3402' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\valid_d' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
  created $adff cell `$procdff$3403' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\valid_x' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
  created $adff cell `$procdff$3404' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\valid_m' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
  created $adff cell `$procdff$3405' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\valid_w' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
  created $adff cell `$procdff$3406' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\data_bus_error_seen' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1077$267'.
  created $adff cell `$procdff$3407' with positive edge clock and positive level reset.
Creating register for signal `\lm32_cpu.\eba' using process `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1063$260'.
  created $adff cell `$procdff$3408' with positive edge clock and positive level reset.
Creating register for signal `\system.\led_s' using process `\system.$proc$system.v:337$12'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\system.\cpt_s' using process `\system.$proc$system.v:337$12'.
  created $dff cell `$procdff$3410' with positive edge clock.

27.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1053'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$1049'.
Removing empty process `TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$1049'.
Removing empty process `DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$1031'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$1008'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$974'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$950'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$949'.
Found and cleaned up 6 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:122$1238'.
Found and cleaned up 10 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:66$1230'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:52$1229'.
Found and cleaned up 2 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:34$1226'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$rtl/lac/uart.v:34$1226'.
Found and cleaned up 50 empty switches in `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:46$807'.
Removing empty process `conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:46$807'.
Found and cleaned up 1 empty switch in `\conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:39$806'.
Removing empty process `conbus_arb.$proc$rtl/wb_conbus/conbus_arb.v:39$806'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:730$1222'.
Found and cleaned up 4 empty switches in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:667$1214'.
Found and cleaned up 4 empty switches in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:469$1208'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:377$1205'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.$proc$rtl/lm32/lm32_instruction_unit.v:377$1205'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:551$1203'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:515$1200'.
Found and cleaned up 7 empty switches in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:400$1176'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:360$1169'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:360$1169'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:318$1168'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:318$1168'.
Found and cleaned up 1 empty switch in `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:307$1167'.
Removing empty process `$paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.$proc$rtl/lm32/lm32_load_store_unit.v:307$1167'.
Found and cleaned up 2 empty switches in `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
Removing empty process `$paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.$proc$rtl/wb_bram/wb_bram.v:39$1099'.
Found and cleaned up 5 empty switches in `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
Removing empty process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.$proc$rtl/wb_uart/wb_uart.v:75$1089'.
Found and cleaned up 13 empty switches in `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
Removing empty process `$paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.$proc$rtl/wb_timer/wb_timer.v:75$1063'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
Removing empty process `lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:196$613'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:146$612'.
Removing empty process `lm32_interrupt.$proc$rtl/lm32/lm32_interrupt.v:146$612'.
Found and cleaned up 8 empty switches in `\lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
Removing empty process `lm32_mc_arithmetic.$proc$rtl/lm32/lm32_mc_arithmetic.v:143$590'.
Found and cleaned up 2 empty switches in `\lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
Removing empty process `lm32_multiplier.$proc$rtl/lm32/lm32_multiplier.v:72$583'.
Found and cleaned up 1 empty switch in `\lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
Removing empty process `lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:112$579'.
Removing empty process `lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:98$576'.
Removing empty process `lm32_shifter.$proc$rtl/lm32/lm32_shifter.v:82$569'.
Removing empty process `lm32_logic_op.$proc$rtl/lm32/lm32_logic_op.v:64$534'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$rtl/lm32/lm32_adder.v:97$514'.
Removing empty process `lm32_adder.$proc$rtl/lm32/lm32_adder.v:97$514'.
Found and cleaned up 7 empty switches in `\lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
Removing empty process `lm32_decoder.$proc$rtl/lm32/lm32_decoder.v:391$425'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1339$321'.
Found and cleaned up 6 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1138$299'.
Found and cleaned up 12 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1096$275'.
Found and cleaned up 2 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1077$267'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1077$267'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1063$260'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1063$260'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1046$259'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:1046$259'.
Found and cleaned up 4 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:910$174'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:910$174'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:853$146'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:843$143'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:826$138'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:810$130'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:810$130'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:782$125'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:782$125'.
Found and cleaned up 3 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:769$121'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:769$121'.
Found and cleaned up 3 empty switches in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:756$117'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:756$117'.
Found and cleaned up 1 empty switch in `\lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:737$97'.
Removing empty process `lm32_cpu.$proc$rtl/lm32/lm32_cpu.v:737$97'.
Found and cleaned up 2 empty switches in `\system.$proc$system.v:337$12'.
Removing empty process `system.$proc$system.v:337$12'.
Cleaned up 179 empty switches.

27.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Optimizing module conbus_arb.
Optimizing module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Optimizing module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Optimizing module $paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus.
Optimizing module $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.
Optimizing module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.
Optimizing module $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.
Optimizing module lm32_interrupt.
Optimizing module lm32_mc_arithmetic.
Optimizing module lm32_multiplier.
Optimizing module lm32_shifter.
Optimizing module lm32_logic_op.
Optimizing module lm32_addsub.
Optimizing module lm32_adder.
Optimizing module lm32_simtrace.
Optimizing module lm32_decoder.
Optimizing module lm32_cpu.
Optimizing module system.

27.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Deleting now unused module conbus_arb.
Deleting now unused module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_instruction_unit.
Deleting now unused module $paramod$94411a97533b87e36a4715af0596fd78572441c8\lm32_load_store_unit.
Deleting now unused module $paramod$2a98cc7db1a6ab3ecdc6f705cd8ef4277ed080ae\conbus.
Deleting now unused module $paramod$c5f9b8cc09e495470249fd60ceb0f5fc85cd1db2\wb_bram.
Deleting now unused module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\wb_uart.
Deleting now unused module $paramod\wb_timer\clk_freq=s32'00000001011111010111100001000000.
Deleting now unused module lm32_interrupt.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module lm32_multiplier.
Deleting now unused module lm32_shifter.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_addsub.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_simtrace.
Deleting now unused module lm32_decoder.
Deleting now unused module lm32_cpu.

27.6. Executing TRIBUF pass.

27.7. Executing DEMINOUT pass (demote inout ports to input or output).

27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 72 unused cells and 1461 unused wires.

27.10. Executing CHECK pass (checking for obvious problems).
Checking module system...
Warning: Wire system.\lm0.I_ERR_I is used but has no driver.
Warning: Wire system.\lm0.D_ERR_I is used but has no driver.
Warning: Wire system.\conbus0.s4_ack_i is used but has no driver.
Warning: Wire system.\conbus0.s3_ack_i is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [31] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [30] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [29] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [28] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [27] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [26] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [25] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [24] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [23] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [22] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [21] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [20] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [19] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [18] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [17] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [16] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [15] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [14] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [13] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [12] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [11] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [10] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [9] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [8] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [7] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [6] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [5] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [4] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [3] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [2] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [1] is used but has no driver.
Warning: Wire system.\conbus0.s4_dat_i [0] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [31] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [30] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [29] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [28] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [27] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [26] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [25] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [24] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [23] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [22] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [21] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [20] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [19] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [18] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [17] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [16] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [15] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [14] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [13] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [12] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [11] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [10] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [9] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [8] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [7] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [6] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [5] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [4] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [3] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [2] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [1] is used but has no driver.
Warning: Wire system.\conbus0.s3_dat_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m6_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m6_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m6_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m6_we_i is used but has no driver.
Warning: Wire system.\conbus0.m5_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m5_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m5_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m5_we_i is used but has no driver.
Warning: Wire system.\conbus0.m4_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m4_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m4_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m4_we_i is used but has no driver.
Warning: Wire system.\conbus0.m3_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m3_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m3_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m3_we_i is used but has no driver.
Warning: Wire system.\conbus0.m2_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m2_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m2_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m2_we_i is used but has no driver.
Warning: Wire system.\conbus0.m1_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m1_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m1_cti_i [0] is used but has no driver.
Warning: Wire system.\conbus0.m0_cti_i [2] is used but has no driver.
Warning: Wire system.\conbus0.m0_cti_i [1] is used but has no driver.
Warning: Wire system.\conbus0.m0_cti_i [0] is used but has no driver.
Found and reported 94 problems.

27.11. Executing OPT pass (performing simple optimizations).

27.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 116 cells.

27.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\lm0.\instruction_unit.$procmux$2380: \lm0.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port B of cell $flatten\lm0.\instruction_unit.$procmux$2377: \lm0.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $flatten\lm0.\load_store_unit.$procmux$2454: \lm0.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm0.\load_store_unit.$procmux$2448: \lm0.load_store_unit.d_cyc_o -> 1'0
      Replacing known input bits on port A of cell $flatten\uart0.\uart0.$procmux$1382: \uart0.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\uart0.\uart0.$procmux$1378: \uart0.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\uart0.\uart0.$procmux$1375: \uart0.uart0.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\uart0.\uart0.$procmux$1385: \uart0.uart0.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1711.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1714.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1724.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1734.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1744.
    dead port 2/2 on $mux $flatten\bram0.$procmux$2511.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1761.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1775.
    dead port 2/2 on $mux $flatten\bram0.$procmux$2517.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1786.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1794.
    dead port 2/2 on $mux $flatten\bram0.$procmux$2523.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1805.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1808.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1821.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1832.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1845.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1866.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1884.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1899.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1911.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1920.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1932.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1948.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1973.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1995.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2014.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2030.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2043.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2053.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2080.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2082.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2106.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2108.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2129.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2131.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2149.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2151.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2166.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2168.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2180.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2182.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2193.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2219.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2221.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2223.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2246.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2248.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2250.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2270.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2272.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2274.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2291.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2293.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2295.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2309.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2311.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2313.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2326.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2328.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$2340.
    dead port 2/2 on $mux $flatten\lm0.$procmux$3137.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3165.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3168.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3171.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3177.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3180.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3186.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3209.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3212.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3218.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3227.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3230.
    dead port 1/2 on $mux $flatten\lm0.$procmux$3236.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2915.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2918.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2921.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2927.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2930.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2936.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2939.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2954.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2960.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2972.
    dead port 1/2 on $mux $flatten\lm0.\decoder.$procmux$2993.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1475.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1478.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1482.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1496.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1499.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1503.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1514.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1517.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1521.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1529.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1532.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1536.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1544.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1548.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1557.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1563.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1578.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1581.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1588.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1600.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1603.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1610.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1619.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1622.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1629.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1638.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1645.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1658.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1668.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1675.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1688.
    dead port 1/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1691.
    dead port 2/2 on $mux $flatten\conbus0.\conbus_arb.$procmux$1701.
Removed 118 multiplexer ports.

27.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
    Consolidated identical input bits for $mux cell $flatten\lm0.$procmux$3002:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324
      New ports: A=1'0, B=1'1, Y=$flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0]
      New connections: $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [31:1] = { $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] $flatten\lm0.$0$memwr$\registers$rtl/lm32/lm32_cpu.v:1342$76_EN[31:0]$324 [0] }
    New ctrl vector for $pmux cell $flatten\lm0.$procmux$3191: { $auto$opt_reduce.cc:134:opt_mux$3414 $flatten\lm0.$procmux$3197_CMP $flatten\lm0.$procmux$3196_CMP $flatten\lm0.$procmux$3195_CMP $flatten\lm0.$procmux$3194_CMP $flatten\lm0.$procmux$3193_CMP $flatten\lm0.$procmux$3192_CMP }
    Consolidated identical input bits for $mux cell $flatten\bram0.$procmux$2509:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\bram0.$procmux$2509_Y
      New ports: A=1'0, B=1'1, Y=$flatten\bram0.$procmux$2509_Y [0]
      New connections: $flatten\bram0.$procmux$2509_Y [31:1] = { $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] $flatten\bram0.$procmux$2509_Y [0] }
    New ctrl vector for $pmux cell $flatten\lm0.\mc_arithmetic.$procmux$2833: { $flatten\lm0.\mc_arithmetic.$procmux$2838_CMP $auto$opt_reduce.cc:134:opt_mux$3416 }
  Optimizing cells in module \system.
    Consolidated identical input bits for $mux cell $flatten\bram0.$procmux$2529:
      Old ports: A=0, B=$flatten\bram0.$procmux$2509_Y, Y=$flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102
      New ports: A=1'0, B=$flatten\bram0.$procmux$2509_Y [0], Y=$flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0]
      New connections: $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [31:1] = { $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] $flatten\bram0.$0$memwr$\ram$rtl/wb_bram/wb_bram.v:44$1097_EN[31:0]$1102 [0] }
  Optimizing cells in module \system.
Performed a total of 5 changes.

27.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 15 cells.

27.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 9 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 10 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 11 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 12 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 13 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 14 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 15 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 16 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 17 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 18 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 19 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 20 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 21 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 22 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 23 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 24 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 25 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 26 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 27 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 28 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 29 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 30 on $flatten\uart0.$procdff$3308 ($dff) from module system.
Setting constant 0-bit at position 31 on $flatten\uart0.$procdff$3308 ($dff) from module system.

27.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 261 unused wires.

27.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.11.9. Rerunning OPT passes. (Maybe there is more to do..)

27.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
    New ctrl vector for $pmux cell $flatten\conbus0.\conbus_arb.$procmux$2343: { $flatten\conbus0.\conbus_arb.$procmux$2224_CMP $flatten\conbus0.\conbus_arb.$procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$3418 }
    New ctrl vector for $pmux cell $flatten\lm0.\mc_arithmetic.$procmux$2828: $auto$opt_reduce.cc:134:opt_mux$3420
    New ctrl vector for $pmux cell $flatten\lm0.\mc_arithmetic.$procmux$2848: { $flatten\lm0.\mc_arithmetic.$procmux$2838_CMP $auto$opt_reduce.cc:134:opt_mux$3422 }
    New ctrl vector for $pmux cell $flatten\lm0.\mc_arithmetic.$procmux$2860: { $flatten\lm0.\mc_arithmetic.$procmux$2838_CMP $auto$opt_reduce.cc:134:opt_mux$3424 }
    New ctrl vector for $pmux cell $flatten\lm0.\mc_arithmetic.$procmux$2874: { $flatten\lm0.\mc_arithmetic.$procmux$2838_CMP $auto$opt_reduce.cc:134:opt_mux$3426 }
  Optimizing cells in module \system.
Performed a total of 5 changes.

27.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 4 cells.

27.11.13. Executing OPT_DFF pass (perform DFF optimizations).

27.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 4 unused wires.

27.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.11.16. Rerunning OPT passes. (Maybe there is more to do..)

27.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.11.20. Executing OPT_DFF pass (perform DFF optimizations).

27.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.11.23. Finished OPT passes. (There is nothing left to do.)

27.12. Executing FSM pass (extract and optimize FSM).

27.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking system.conbus0.conbus_arb.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking system.lm0.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking system.lm0.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

27.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

27.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

27.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

27.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

27.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

27.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

27.13. Executing OPT pass (performing simple optimizations).

27.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3410 ($dff) from module system (D = \cpt_next_s, Q = \cpt_s, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$3409 ($dff) from module system (D = $procmux$3244_Y, Q = \led_s, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$3428 ($sdff) from module system (D = $not$system.v:342$15_Y, Q = \led_s).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3270 ($dff) from module system (D = $flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227_Y [15:0], Q = \uart0.uart0.enable16_counter, rval = 16'0000000000001100).
Adding EN signal on $flatten\uart0.\uart0.$procdff$3267 ($dff) from module system (D = { \uart0.uart0.uart_rxd2 \uart0.uart0.rxd_reg [7:1] }, Q = \uart0.uart0.rxd_reg).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3266 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1359_Y, Q = \uart0.uart0.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$3442 ($sdff) from module system (D = $flatten\uart0.\uart0.$procmux$1357_Y, Q = \uart0.uart0.rx_bitcount).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3265 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1369_Y, Q = \uart0.uart0.rx_count16, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$3450 ($sdff) from module system (D = $flatten\uart0.\uart0.$procmux$1367_Y, Q = \uart0.uart0.rx_count16).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3264 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1389_Y, Q = \uart0.uart0.rx_busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$3456 ($sdff) from module system (D = $flatten\uart0.\uart0.$procmux$1387_Y, Q = \uart0.uart0.rx_busy).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3263 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1410_Y, Q = \uart0.uart0.rx_error, rval = 1'0).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3262 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1431_Y, Q = \uart0.uart0.rx_avail, rval = 1'0).
Adding EN signal on $flatten\uart0.\uart0.$procdff$3261 ($dff) from module system (D = \uart0.uart0.rxd_reg, Q = \uart0.uart0.rx_data).
Adding EN signal on $flatten\uart0.\uart0.$procdff$3260 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1281_Y, Q = \uart0.uart0.txd_reg).
Adding EN signal on $flatten\uart0.\uart0.$procdff$3259 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1289_Y, Q = \uart0.uart0.tx_count16).
Adding SRST signal on $auto$opt_dff.cc:744:run$3480 ($dffe) from module system (D = $flatten\uart0.\uart0.$procmux$1286_Y, Q = \uart0.uart0.tx_count16, rval = 4'0001).
Adding EN signal on $flatten\uart0.\uart0.$procdff$3258 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1299_Y, Q = \uart0.uart0.tx_bitcount).
Adding SRST signal on $auto$opt_dff.cc:744:run$3488 ($dffe) from module system (D = $flatten\uart0.\uart0.$procmux$1296_Y, Q = \uart0.uart0.tx_bitcount, rval = 4'0000).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3257 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1315_Y, Q = \uart0.uart0.tx_busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$3490 ($sdff) from module system (D = $flatten\uart0.\uart0.$procmux$1315_Y, Q = \uart0.uart0.tx_busy).
Adding SRST signal on $flatten\uart0.\uart0.$procdff$3256 ($dff) from module system (D = $flatten\uart0.\uart0.$procmux$1331_Y, Q = \uart0.uart0.uart_txd, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$3502 ($sdff) from module system (D = $flatten\uart0.\uart0.$procmux$1331_Y, Q = \uart0.uart0.uart_txd).
Adding SRST signal on $flatten\uart0.$procdff$3311 ($dff) from module system (D = $flatten\uart0.$procmux$2543_Y, Q = \uart0.ack, rval = 1'0).
Adding SRST signal on $flatten\uart0.$procdff$3310 ($dff) from module system (D = $flatten\uart0.$procmux$2550_Y, Q = \uart0.rx_ack, rval = 1'0).
Adding SRST signal on $flatten\uart0.$procdff$3309 ($dff) from module system (D = $flatten\uart0.$procmux$2557_Y, Q = \uart0.tx_wr, rval = 1'0).
Adding EN signal on $flatten\uart0.$procdff$3308 ($dff) from module system (D = $flatten\uart0.$procmux$2571_Y, Q = \uart0.wb_dat_o [7:0]).
Adding SRST signal on $flatten\timer0.$procdff$3325 ($dff) from module system (D = $flatten\timer0.$procmux$2593_Y, Q = \timer0.compare1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$3524 ($sdff) from module system (D = \conbus0.i_bus_m [34:3], Q = \timer0.compare1).
Adding SRST signal on $flatten\timer0.$procdff$3324 ($dff) from module system (D = $flatten\timer0.$procmux$2607_Y, Q = \timer0.compare0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$3530 ($sdff) from module system (D = \conbus0.i_bus_m [34:3], Q = \timer0.compare0).
Adding SRST signal on $flatten\timer0.$procdff$3323 ($dff) from module system (D = $flatten\timer0.$procmux$2621_Y, Q = \timer0.counter1, rval = 0).
Adding SRST signal on $flatten\timer0.$procdff$3322 ($dff) from module system (D = $flatten\timer0.$procmux$2638_Y, Q = \timer0.counter0, rval = 0).
Adding SRST signal on $flatten\timer0.$procdff$3321 ($dff) from module system (D = $flatten\timer0.$procmux$2650_Y, Q = \timer0.ar1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$3538 ($sdff) from module system (D = \conbus0.i_bus_m [5], Q = \timer0.ar1).
Adding SRST signal on $flatten\timer0.$procdff$3320 ($dff) from module system (D = $flatten\timer0.$procmux$2665_Y, Q = \timer0.ar0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$3544 ($sdff) from module system (D = \conbus0.i_bus_m [5], Q = \timer0.ar0).
Adding SRST signal on $flatten\timer0.$procdff$3319 ($dff) from module system (D = $flatten\timer0.$procmux$2679_Y, Q = \timer0.en1, rval = 1'0).
Adding SRST signal on $flatten\timer0.$procdff$3318 ($dff) from module system (D = $flatten\timer0.$procmux$2696_Y, Q = \timer0.en0, rval = 1'0).
Adding SRST signal on $flatten\timer0.$procdff$3317 ($dff) from module system (D = $flatten\timer0.$procmux$2710_Y, Q = \timer0.trig1, rval = 1'0).
Adding SRST signal on $flatten\timer0.$procdff$3316 ($dff) from module system (D = $flatten\timer0.$procmux$2727_Y, Q = \timer0.trig0, rval = 1'0).
Adding EN signal on $flatten\timer0.$procdff$3315 ($dff) from module system (D = \conbus0.i_bus_m [4], Q = \timer0.irqen1).
Adding EN signal on $flatten\timer0.$procdff$3314 ($dff) from module system (D = \conbus0.i_bus_m [4], Q = \timer0.irqen0).
Adding SRST signal on $flatten\timer0.$procdff$3313 ($dff) from module system (D = $flatten\timer0.$procmux$2582_Y, Q = \timer0.ack, rval = 1'0).
Adding EN signal on $flatten\timer0.$procdff$3312 ($dff) from module system (D = $flatten\timer0.$procmux$2761_Y, Q = \timer0.wb_dat_o).
Adding EN signal on $flatten\lm0.\shifter.$procdff$3342 ($adff) from module system (D = $flatten\lm0.\shifter.$shr$rtl/lm32/lm32_shifter.v:123$582_Y [31:0], Q = \lm0.shifter.right_shift_result).
Adding EN signal on $flatten\lm0.\shifter.$procdff$3341 ($adff) from module system (D = \lm0.direction_x, Q = \lm0.shifter.direction_m).
Adding EN signal on $flatten\lm0.\multiplier.$procdff$3340 ($adff) from module system (D = $flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587_Y, Q = \lm0.multiplier.product).
Adding EN signal on $flatten\lm0.\multiplier.$procdff$3339 ($adff) from module system (D = \lm0.d_result_0, Q = \lm0.multiplier.muliplicand).
Adding EN signal on $flatten\lm0.\multiplier.$procdff$3337 ($adff) from module system (D = \lm0.d_result_1, Q = \lm0.multiplier.multiplier).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3336 ($adff) from module system (D = $flatten\lm0.\mc_arithmetic.$0\cycles[5:0], Q = \lm0.mc_arithmetic.cycles).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3335 ($adff) from module system (D = \lm0.d_result_1, Q = \lm0.mc_arithmetic.b).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3334 ($adff) from module system (D = $flatten\lm0.\mc_arithmetic.$0\a[31:0], Q = \lm0.mc_arithmetic.a).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3333 ($adff) from module system (D = $flatten\lm0.\mc_arithmetic.$0\p[31:0], Q = \lm0.mc_arithmetic.p).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3332 ($adff) from module system (D = $flatten\lm0.\mc_arithmetic.$0\result_x[31:0], Q = \lm0.mc_arithmetic.result_x).
Adding EN signal on $flatten\lm0.\mc_arithmetic.$procdff$3330 ($adff) from module system (D = $flatten\lm0.\mc_arithmetic.$0\state[2:0], Q = \lm0.mc_arithmetic.state).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3302 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$0\wb_load_complete[0:0], Q = \lm0.load_store_unit.wb_load_complete).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3301 ($adff) from module system (D = \lm0.instruction_unit.i_dat_i, Q = \lm0.load_store_unit.wb_data_m).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3300 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$procmux$2425_Y, Q = \lm0.load_store_unit.d_we_o).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3299 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$0\d_stb_o[0:0], Q = \lm0.load_store_unit.d_stb_o).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3298 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$procmux$2443_Y, Q = \lm0.load_store_unit.d_sel_o).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3296 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$procmux$2461_Y, Q = \lm0.load_store_unit.d_adr_o).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3295 ($adff) from module system (D = \lm0.load_store_unit.store_data_m, Q = \lm0.load_store_unit.d_dat_o).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3294 ($adff) from module system (D = $flatten\lm0.\load_store_unit.$0\stall_wb_load[0:0], Q = \lm0.load_store_unit.stall_wb_load).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3293 ($adff) from module system (D = 1'1, Q = \lm0.load_store_unit.wb_select_m).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3292 ($adff) from module system (D = \lm0.load_store_unit.byte_enable_x, Q = \lm0.load_store_unit.byte_enable_m).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3291 ($adff) from module system (D = \lm0.load_store_unit.store_data_x, Q = \lm0.load_store_unit.store_data_m).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3290 ($adff) from module system (D = \lm0.sign_extend_x, Q = \lm0.load_store_unit.sign_extend_m).
Adding EN signal on $flatten\lm0.\load_store_unit.$procdff$3289 ($adff) from module system (D = \lm0.size_x, Q = \lm0.load_store_unit.size_m).
Adding EN signal on $flatten\lm0.\interrupt.$procdff$3329 ($adff) from module system (D = \lm0.operand_1_x, Q = \lm0.interrupt.im).
Adding EN signal on $flatten\lm0.\interrupt.$procdff$3327 ($adff) from module system (D = $flatten\lm0.\interrupt.$0\eie[0:0], Q = \lm0.interrupt.eie).
Adding EN signal on $flatten\lm0.\interrupt.$procdff$3326 ($adff) from module system (D = $flatten\lm0.\interrupt.$0\ie[0:0], Q = \lm0.interrupt.ie).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3284 ($adff) from module system (D = \lm0.instruction_unit.pc_x, Q = \lm0.instruction_unit.pc_m).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3283 ($adff) from module system (D = \lm0.instruction_unit.pc_d, Q = \lm0.instruction_unit.pc_x).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3282 ($adff) from module system (D = \lm0.instruction_unit.pc_f, Q = \lm0.instruction_unit.pc_d).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3281 ($adff) from module system (D = \lm0.instruction_unit.pc_a, Q = \lm0.instruction_unit.pc_f).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3280 ($adff) from module system (D = $flatten\lm0.\instruction_unit.$0\bus_error_f[0:0], Q = \lm0.instruction_unit.bus_error_f).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3279 ($adff) from module system (D = \lm0.instruction_unit.i_dat_i, Q = \lm0.instruction_unit.wb_data_f).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3276 ($adff) from module system (D = $flatten\lm0.\instruction_unit.$0\i_stb_o[0:0], Q = \lm0.instruction_unit.i_stb_o).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3274 ($adff) from module system (D = { \lm0.instruction_unit.pc_a 2'00 }, Q = \lm0.instruction_unit.i_adr_o).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$3726 ($adffe) from module system.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$3726 ($adffe) from module system.
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3273 ($adff) from module system (D = \lm0.instruction_unit.wb_data_f, Q = \lm0.instruction_unit.instruction_d).
Adding EN signal on $flatten\lm0.\instruction_unit.$procdff$3272 ($adff) from module system (D = \lm0.instruction_unit.bus_error_f, Q = \lm0.instruction_unit.bus_error_d).
Adding EN signal on $flatten\lm0.$procdff$3408 ($adff) from module system (D = \lm0.operand_1_x [31:8], Q = \lm0.eba).
Adding EN signal on $flatten\lm0.$procdff$3407 ($adff) from module system (D = $flatten\lm0.$0\data_bus_error_seen[0:0], Q = \lm0.data_bus_error_seen).
Adding EN signal on $flatten\lm0.$procdff$3405 ($adff) from module system (D = $flatten\lm0.$0\valid_m[0:0], Q = \lm0.valid_m).
Adding EN signal on $flatten\lm0.$procdff$3404 ($adff) from module system (D = $flatten\lm0.$0\valid_x[0:0], Q = \lm0.valid_x).
Adding EN signal on $flatten\lm0.$procdff$3403 ($adff) from module system (D = $flatten\lm0.$0\valid_d[0:0], Q = \lm0.valid_d).
Adding EN signal on $flatten\lm0.$procdff$3402 ($adff) from module system (D = $flatten\lm0.$0\valid_f[0:0], Q = \lm0.valid_f).
Adding EN signal on $flatten\lm0.$procdff$3400 ($adff) from module system (D = $flatten\lm0.$procmux$3011_Y, Q = \lm0.exception_m).
Adding EN signal on $flatten\lm0.$procdff$3399 ($adff) from module system (D = \lm0.condition_met_x, Q = \lm0.condition_met_m).
Adding EN signal on $flatten\lm0.$procdff$3397 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [29], Q = \lm0.direction_x).
Adding EN signal on $flatten\lm0.$procdff$3396 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [29:26], Q = \lm0.logic_op_x).
Adding EN signal on $flatten\lm0.$procdff$3395 ($adff) from module system (D = $flatten\lm0.$not$rtl/lm32/lm32_cpu.v:1259$305_Y, Q = \lm0.adder_op_x_n).
Adding EN signal on $flatten\lm0.$procdff$3394 ($adff) from module system (D = \lm0.adder_op_d, Q = \lm0.adder_op_x).
Adding EN signal on $flatten\lm0.$procdff$3392 ($adff) from module system (D = \lm0.x_result, Q = \lm0.operand_m).
Adding EN signal on $flatten\lm0.$procdff$3391 ($adff) from module system (D = \lm0.bypass_data_1, Q = \lm0.store_operand_x).
Adding EN signal on $flatten\lm0.$procdff$3390 ($adff) from module system (D = \lm0.d_result_1, Q = \lm0.operand_1_x).
Adding EN signal on $flatten\lm0.$procdff$3389 ($adff) from module system (D = \lm0.d_result_0, Q = \lm0.operand_0_x).
Adding EN signal on $flatten\lm0.$procdff$3388 ($adff) from module system (D = \lm0.instruction_unit.bus_error_d, Q = \lm0.bus_error_x).
Adding EN signal on $flatten\lm0.$procdff$3387 ($adff) from module system (D = \lm0.csr_write_enable_d, Q = \lm0.csr_write_enable_x).
Adding EN signal on $flatten\lm0.$procdff$3383 ($adff) from module system (D = \lm0.eret_d, Q = \lm0.eret_x).
Adding EN signal on $flatten\lm0.$procdff$3382 ($adff) from module system (D = \lm0.scall_d, Q = \lm0.scall_x).
Adding EN signal on $flatten\lm0.$procdff$3381 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [28:26], Q = \lm0.condition_x).
Adding EN signal on $flatten\lm0.$procdff$3380 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [23:21], Q = \lm0.csr_x).
Adding EN signal on $flatten\lm0.$procdff$3378 ($adff) from module system (D = $flatten\lm0.$procmux$3050_Y, Q = \lm0.write_idx_m).
Adding EN signal on $flatten\lm0.$procdff$3377 ($adff) from module system (D = \lm0.write_idx_d, Q = \lm0.write_idx_x).
Adding EN signal on $flatten\lm0.$procdff$3375 ($adff) from module system (D = $flatten\lm0.$ternary$rtl/lm32/lm32_cpu.v:1311$312_Y, Q = \lm0.write_enable_m).
Adding EN signal on $flatten\lm0.$procdff$3374 ($adff) from module system (D = \lm0.write_enable_d, Q = \lm0.write_enable_x).
Adding EN signal on $flatten\lm0.$procdff$3373 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [28], Q = \lm0.sign_extend_x).
Adding EN signal on $flatten\lm0.$procdff$3372 ($adff) from module system (D = \lm0.m_bypass_enable_x, Q = \lm0.m_bypass_enable_m).
Adding EN signal on $flatten\lm0.$procdff$3371 ($adff) from module system (D = \lm0.m_bypass_enable_d, Q = \lm0.m_bypass_enable_x).
Adding EN signal on $flatten\lm0.$procdff$3370 ($adff) from module system (D = \lm0.decoder.x_bypass_enable, Q = \lm0.x_bypass_enable_x).
Adding EN signal on $flatten\lm0.$procdff$3368 ($adff) from module system (D = $flatten\lm0.$procmux$3069_Y, Q = \lm0.w_result_sel_mul_m).
Adding EN signal on $flatten\lm0.$procdff$3367 ($adff) from module system (D = \lm0.w_result_sel_mul_d, Q = \lm0.w_result_sel_mul_x).
Adding EN signal on $flatten\lm0.$procdff$3365 ($adff) from module system (D = $flatten\lm0.$procmux$3076_Y, Q = \lm0.w_result_sel_load_m).
Adding EN signal on $flatten\lm0.$procdff$3364 ($adff) from module system (D = \lm0.decoder.load, Q = \lm0.w_result_sel_load_x).
Adding EN signal on $flatten\lm0.$procdff$3363 ($adff) from module system (D = \lm0.m_result_sel_shift_x, Q = \lm0.m_result_sel_shift_m).
Adding EN signal on $flatten\lm0.$procdff$3362 ($adff) from module system (D = \lm0.decoder.shift, Q = \lm0.m_result_sel_shift_x).
Adding EN signal on $flatten\lm0.$procdff$3361 ($adff) from module system (D = \lm0.m_result_sel_compare_x, Q = \lm0.m_result_sel_compare_m).
Adding EN signal on $flatten\lm0.$procdff$3360 ($adff) from module system (D = \lm0.decoder.cmp, Q = \lm0.m_result_sel_compare_x).
Adding EN signal on $flatten\lm0.$procdff$3359 ($adff) from module system (D = \lm0.x_result_sel_add_d, Q = \lm0.x_result_sel_add_x).
Adding EN signal on $flatten\lm0.$procdff$3357 ($adff) from module system (D = \lm0.x_result_sel_sext_d, Q = \lm0.x_result_sel_sext_x).
Adding EN signal on $flatten\lm0.$procdff$3356 ($adff) from module system (D = \lm0.x_result_sel_mc_arith_d, Q = \lm0.x_result_sel_mc_arith_x).
Adding EN signal on $flatten\lm0.$procdff$3355 ($adff) from module system (D = \lm0.x_result_sel_csr_d, Q = \lm0.x_result_sel_csr_x).
Adding EN signal on $flatten\lm0.$procdff$3354 ($adff) from module system (D = $flatten\lm0.$ternary$rtl/lm32/lm32_cpu.v:1309$310_Y, Q = \lm0.branch_target_m).
Adding EN signal on $flatten\lm0.$procdff$3353 ($adff) from module system (D = $flatten\lm0.$ternary$rtl/lm32/lm32_cpu.v:1228$304_Y, Q = \lm0.branch_target_x).
Adding EN signal on $flatten\lm0.$procdff$3352 ($adff) from module system (D = \lm0.branch_x, Q = \lm0.branch_m).
Adding EN signal on $flatten\lm0.$procdff$3351 ($adff) from module system (D = \lm0.branch_d, Q = \lm0.branch_x).
Adding EN signal on $flatten\lm0.$procdff$3350 ($adff) from module system (D = \lm0.instruction_unit.instruction_d [27:26], Q = \lm0.size_x).
Adding EN signal on $flatten\lm0.$procdff$3349 ($adff) from module system (D = \lm0.store_x, Q = \lm0.store_m).
Adding EN signal on $flatten\lm0.$procdff$3348 ($adff) from module system (D = \lm0.decoder.store, Q = \lm0.store_x).
Adding EN signal on $flatten\lm0.$procdff$3347 ($adff) from module system (D = \lm0.load_x, Q = \lm0.load_m).
Adding EN signal on $flatten\lm0.$procdff$3346 ($adff) from module system (D = \lm0.decoder.load, Q = \lm0.load_x).
Adding SRST signal on $flatten\conbus0.\conbus_arb.$procdff$3271 ($dff) from module system (D = \conbus0.conbus_arb.next_state, Q = \conbus0.conbus_arb.state, rval = 7'0000001).
Adding EN signal on $auto$opt_dff.cc:682:run$3790 ($sdff) from module system (D = \conbus0.conbus_arb.next_state, Q = \conbus0.conbus_arb.state).
Adding SRST signal on $flatten\bram0.$procdff$3304 ($dff) from module system (D = $flatten\bram0.$not$rtl/wb_bram/wb_bram.v:47$1116_Y, Q = \bram0.ack, rval = 1'0).
Adding EN signal on $flatten\bram0.$procdff$3303 ($dff) from module system (D = $flatten\bram0.$memrd$\ram$rtl/wb_bram/wb_bram.v:44$1110_DATA, Q = \bram0.wb_dat_o).

27.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 157 unused cells and 157 unused wires.

27.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.13.9. Rerunning OPT passes. (Maybe there is more to do..)

27.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 44 cells.

27.13.13. Executing OPT_DFF pass (perform DFF optimizations).

27.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 41 unused wires.

27.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.13.16. Rerunning OPT passes. (Maybe there is more to do..)

27.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.13.20. Executing OPT_DFF pass (perform DFF optimizations).

27.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.13.23. Finished OPT passes. (There is nothing left to do.)

27.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port system.$flatten\bram0.$meminit$\ram$rtl/wb_bram/wb_bram.v:0$1117 (bram0.ram).
Removed top 1 bits (of 24) from port B of cell system.$eq$system.v:336$11 ($eq).
Removed top 1 bits (of 3) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3468 ($ne).
Removed top 2 bits (of 5) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3496 ($ne).
Removed top 2 bits (of 4) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3603 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3607 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3633 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3446 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3706 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3704 ($ne).
Removed top 1 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$1589_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$1702_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$1822_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$1949_CMP0 ($eq).
Removed cell system.$flatten\conbus0.\conbus_arb.$procmux$2063 ($mux).
Removed top 5 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$2083_CMP0 ($eq).
Removed cell system.$flatten\conbus0.\conbus_arb.$procmux$2191 ($mux).
Removed top 6 bits (of 7) from port B of cell system.$flatten\conbus0.\conbus_arb.$procmux$2224_CMP0 ($eq).
Removed cell system.$flatten\conbus0.\conbus_arb.$procmux$2338 ($mux).
Removed top 1 bits (of 2) from port B of cell system.$flatten\conbus0.$eq$rtl/wb_conbus/conbus.v:260$1163 ($eq).
Removed top 31 bits (of 32) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:248$1160 ($and).
Removed top 24 bits (of 32) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:245$1154 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1152 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1152 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1152 ($or).
Removed top 32 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:241$1151 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:241$1151 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:241$1151 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1150 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1150 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1150 ($or).
Removed top 32 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:240$1149 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:240$1149 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:240$1149 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1148 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1148 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1148 ($or).
Removed top 32 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:239$1147 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:239$1147 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:239$1147 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1146 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1146 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1146 ($or).
Removed top 32 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:238$1145 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:238$1145 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:238$1145 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1144 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1144 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1144 ($or).
Removed top 32 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:237$1143 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:237$1143 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:237$1143 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1142 ($or).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1142 ($or).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1142 ($or).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:236$1141 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:236$1141 ($and).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:236$1141 ($and).
Removed top 1 bits (of 74) from port Y of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:235$1140 ($and).
Removed top 1 bits (of 74) from port A of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:235$1140 ($and).
Removed top 1 bits (of 74) from port B of cell system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:235$1140 ($and).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 30) from FF cell system.$auto$opt_dff.cc:744:run$3726 ($adffe).
Removed top 1 bits (of 3) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3737 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3740 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3743 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3686 ($ne).
Removed top 1 bits (of 5) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3680 ($ne).
Removed top 2 bits (of 4) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3659 ($ne).
Removed top 2 bits (of 3) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3661 ($ne).
Removed top 1 bits (of 2) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3444 ($ne).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2797 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2799 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2802 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2804 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2809 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2811 ($mux).
Removed cell system.$flatten\lm0.\interrupt.$procmux$2816 ($mux).
Removed top 1 bits (of 33) from port A of cell system.$flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:130$589 ($sub).
Removed top 1 bits (of 3) from port B of cell system.$flatten\lm0.\mc_arithmetic.$procmux$2829_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell system.$flatten\lm0.\mc_arithmetic.$procmux$2832_CMP0 ($eq).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2836 ($mux).
Removed top 31 bits (of 32) from mux cell system.$flatten\lm0.\mc_arithmetic.$procmux$2846 ($mux).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2854 ($mux).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2866 ($mux).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2872 ($mux).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2879 ($mux).
Removed top 2 bits (of 3) from mux cell system.$flatten\lm0.\mc_arithmetic.$procmux$2881 ($mux).
Removed cell system.$flatten\lm0.\mc_arithmetic.$procmux$2883 ($mux).
Removed top 32 bits (of 64) from port Y of cell system.$flatten\lm0.\shifter.$shr$rtl/lm32/lm32_shifter.v:123$582 ($shr).
Removed top 32 bits (of 33) from port B of cell system.$flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$527 ($sub).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2411 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2413 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2422 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2430 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2433 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2436 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2440 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2443 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2458 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2461 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2475 ($mux).
Removed cell system.$flatten\lm0.\load_store_unit.$procmux$2478 ($mux).
Removed top 3 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2490_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2491_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2492_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2499_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2500_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$flatten\lm0.\load_store_unit.$procmux$2501_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:306$352 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:307$353 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:310$356 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:311$357 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:312$358 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:313$359 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:314$360 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:315$361 ($eq).
Removed top 3 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:327$371 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:328$372 ($eq).
Removed top 3 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:329$373 ($eq).
Removed top 2 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:330$374 ($eq).
Removed top 2 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:331$375 ($eq).
Removed top 3 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:336$377 ($eq).
Removed top 4 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:338$378 ($eq).
Removed top 1 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:339$379 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:340$380 ($eq).
Removed top 2 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:343$383 ($eq).
Removed top 4 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:348$386 ($eq).
Removed top 1 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:350$387 ($eq).
Removed top 2 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:352$388 ($eq).
Removed top 1 bits (of 6) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:355$391 ($eq).
Removed top 1 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:358$394 ($eq).
Removed top 2 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:359$395 ($eq).
Removed top 2 bits (of 32) from mux cell system.$flatten\lm0.\decoder.$ternary$rtl/lm32/lm32_decoder.v:559$473 ($mux).
Removed cell system.$flatten\lm0.\instruction_unit.$procmux$2361 ($mux).
Removed cell system.$flatten\lm0.\instruction_unit.$procmux$2370 ($mux).
Removed cell system.$flatten\lm0.\instruction_unit.$procmux$2373 ($mux).
Removed cell system.$flatten\lm0.$procmux$3145 ($mux).
Removed cell system.$flatten\lm0.$procmux$3140 ($mux).
Removed cell system.$flatten\lm0.$procmux$3129 ($mux).
Removed cell system.$flatten\lm0.$procmux$3121 ($mux).
Removed cell system.$flatten\lm0.$procmux$3008 ($mux).
Removed cell system.$flatten\lm0.$procmux$3005 ($mux).
Removed top 2 bits (of 3) from port B of cell system.$flatten\lm0.$procmux$3160_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell system.$flatten\lm0.$procmux$3160_CMP2 ($eq).
Removed top 2 bits (of 3) from mux cell system.$flatten\lm0.$procmux$3162 ($mux).
Removed top 1 bits (of 3) from mux cell system.$flatten\lm0.$procmux$3174 ($mux).
Removed top 1 bits (of 3) from mux cell system.$flatten\lm0.$procmux$3183 ($mux).
Removed top 1 bits (of 3) from port B of cell system.$flatten\lm0.$procmux$3193_CMP0 ($eq).
Removed cell system.$flatten\lm0.$procmux$3150 ($mux).
Removed top 1 bits (of 3) from port B of cell system.$flatten\lm0.$procmux$3195_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell system.$flatten\lm0.$procmux$3197_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell system.$flatten\lm0.$procmux$3203_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell system.$flatten\lm0.\decoder.$eq$rtl/lm32/lm32_decoder.v:305$351 ($eq).
Removed cell system.$flatten\bram0.$procmux$2535 ($mux).
Removed cell system.$flatten\bram0.$procmux$2532 ($mux).
Removed cell system.$flatten\bram0.$procmux$2521 ($mux).
Removed cell system.$flatten\bram0.$procmux$2515 ($mux).
Removed top 31 bits (of 32) from port B of cell system.$flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227 ($sub).
Removed top 16 bits (of 32) from port Y of cell system.$flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227 ($sub).
Removed top 31 bits (of 32) from port B of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233 ($add).
Removed top 28 bits (of 32) from port Y of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233 ($add).
Removed top 31 bits (of 32) from port B of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:91$1235 ($add).
Removed top 28 bits (of 32) from port Y of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:91$1235 ($add).
Removed top 31 bits (of 32) from port B of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:135$1242 ($add).
Removed top 28 bits (of 32) from port Y of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:135$1242 ($add).
Removed top 31 bits (of 32) from port B of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:138$1244 ($add).
Removed top 28 bits (of 32) from port Y of cell system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:138$1244 ($add).
Removed cell system.$flatten\uart0.\uart0.$procmux$1271 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1274 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1276 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1278 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1286 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1294 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1296 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1305 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1308 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1310 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1312 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1326 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1328 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1352 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1355 ($mux).
Removed cell system.$flatten\uart0.\uart0.$procmux$1365 ($mux).
Removed top 1 bits (of 2) from port B of cell system.$flatten\uart0.$eq$rtl/wb_uart/wb_uart.v:106$1094 ($eq).
Removed top 2 bits (of 3) from port B of cell system.$auto$opt_dff.cc:198:make_patterns_logic$3794 ($ne).
Removed top 4 bits (of 8) from port B of cell system.$flatten\timer0.$procmux$2646_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$flatten\timer0.$procmux$2634_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$flatten\timer0.$procmux$2617_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell system.$flatten\timer0.$procmux$2603_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$flatten\timer0.$procmux$2589_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell system.$flatten\timer0.$add$rtl/wb_timer/wb_timer.v:98$1073 ($add).
Removed top 31 bits (of 32) from port B of cell system.$flatten\timer0.$add$rtl/wb_timer/wb_timer.v:92$1066 ($add).
Removed top 1 bits (of 32) from FF cell system.$auto$opt_dff.cc:744:run$3650 ($adffe).
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:235$1140_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:236$1141_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:237$1143_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:238$1145_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:239$1147_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:240$1149_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$and$rtl/wb_conbus/conbus.v:241$1151_Y.
Removed top 1 bits (of 74) from wire system.$flatten\conbus0.$or$rtl/wb_conbus/conbus.v:235$1150_Y.
Removed top 1 bits (of 3) from wire system.$flatten\lm0.$2\eid_x[2:0].
Removed top 1 bits (of 3) from wire system.$flatten\lm0.$3\eid_x[2:0].
Removed top 2 bits (of 3) from wire system.$flatten\lm0.$4\eid_x[2:0].
Removed top 28 bits (of 32) from wire system.$flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233_Y.
Removed top 1 bits (of 8) from wire system.$flatten\uart0.\uart0.$procmux$1271_Y.
Removed top 1 bits (of 8) from wire system.$flatten\uart0.\uart0.$procmux$1274_Y.
Removed top 1 bits (of 8) from wire system.$flatten\uart0.\uart0.$procmux$1276_Y.
Removed top 1 bits (of 8) from wire system.$flatten\uart0.\uart0.$procmux$1278_Y.
Removed top 16 bits (of 32) from wire system.$flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227_Y.
Removed top 1 bits (of 32) from wire system.lm32i_adr.
Removed top 24 bits (of 32) from wire system.uart0_dat_r.

27.15. Executing PEEPOPT pass (run peephole optimizers).

27.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 78 unused wires.

27.17. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module system that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:726$78 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm0.raw_x_1 \lm0.raw_m_1 \lm0.raw_w_1 }.
    Found 1 candidates: $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:725$77
    Analyzing resource sharing with $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:725$77 ($memrd):
      Found 2 activation_patterns using ctrl signal { \lm0.branch_reg_d \lm0.d_result_sel_0_d \lm0.raw_x_0 \lm0.raw_m_0 \lm0.raw_w_0 }.
      Activation pattern for cell $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:726$78: { \lm0.raw_x_1 \lm0.raw_m_1 \lm0.raw_w_1 } = 3'000
      Activation pattern for cell $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:725$77: { \lm0.d_result_sel_0_d \lm0.raw_x_0 \lm0.raw_m_0 \lm0.raw_w_0 } = 4'0000
      Activation pattern for cell $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:725$77: { \lm0.branch_reg_d \lm0.raw_x_0 \lm0.raw_m_0 \lm0.raw_w_0 } = 4'1000
      Size of SAT problem: 0 cells, 277 variables, 712 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm0.branch_reg_d \lm0.d_result_sel_0_d \lm0.raw_x_0 \lm0.raw_x_1 \lm0.raw_m_0 \lm0.raw_m_1 \lm0.raw_w_0 \lm0.raw_w_1 } = 8'00000000
  Analyzing resource sharing options for $flatten\lm0.$memrd$\registers$rtl/lm32/lm32_cpu.v:725$77 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm0.branch_reg_d \lm0.d_result_sel_0_d \lm0.raw_x_0 \lm0.raw_m_0 \lm0.raw_w_0 }.
    No candidates found.

27.18. Executing TECHMAP pass (map to technology primitives).

27.18.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

27.18.2. Continuing TECHMAP pass.
No more expansions possible.

27.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.21. Executing TECHMAP pass (map to technology primitives).

27.21.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

27.21.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

27.21.3. Continuing TECHMAP pass.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$30173b88fc90cba8390bd6907a9c1ee7b0ad6bec\_80_mul for cells of type $__mul.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$dc95e055b97eb04e6897eea9793b8629dd692b8c\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$2d2a570e39348c56898214c319f101b20f7da6fb\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

27.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module system:
  creating $macc model for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3832 ($add).
  creating $macc model for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3829 ($add).
  creating $macc model for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$3826 ($add).
  creating $macc model for $add$system.v:335$10 ($add).
  creating $macc model for $flatten\lm0.$add$rtl/lm32/lm32_cpu.v:1228$303 ($add).
  creating $macc model for $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$523 ($add).
  creating $macc model for $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$524 ($add).
  creating $macc model for $flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$525 ($sub).
  creating $macc model for $flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$527 ($sub).
  creating $macc model for $flatten\lm0.\instruction_unit.$add$rtl/lm32/lm32_instruction_unit.v:397$1207 ($add).
  creating $macc model for $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:130$589 ($sub).
  creating $macc model for $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:224$600 ($sub).
  creating $macc model for $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:92$1066 ($add).
  creating $macc model for $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:98$1073 ($add).
  creating $macc model for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:135$1242 ($add).
  creating $macc model for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:138$1244 ($add).
  creating $macc model for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233 ($add).
  creating $macc model for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:91$1235 ($add).
  creating $macc model for $flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227 ($sub).
  merging $macc model for $flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$525 into $flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$527.
  merging $macc model for $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$523 into $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$524.
  creating $alu model for $macc $flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233.
  creating $alu model for $macc $flatten\uart0.\uart0.$add$rtl/lac/uart.v:138$1244.
  creating $alu model for $macc $flatten\uart0.\uart0.$add$rtl/lac/uart.v:135$1242.
  creating $alu model for $macc $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:98$1073.
  creating $alu model for $macc $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:92$1066.
  creating $alu model for $macc $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:224$600.
  creating $alu model for $macc $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:130$589.
  creating $alu model for $macc $flatten\lm0.\instruction_unit.$add$rtl/lm32/lm32_instruction_unit.v:397$1207.
  creating $alu model for $macc $flatten\uart0.\uart0.$add$rtl/lac/uart.v:91$1235.
  creating $alu model for $macc $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$524.
  creating $alu model for $macc $flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227.
  creating $alu model for $macc $flatten\lm0.$add$rtl/lm32/lm32_cpu.v:1228$303.
  creating $alu model for $macc $add$system.v:335$10.
  creating $alu model for $macc $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$3826.
  creating $alu model for $macc $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3829.
  creating $alu model for $macc $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3832.
  creating $macc cell for $flatten\lm0.\adder.\addsub.$sub$rtl/lm32/lm32_addsub.v:63$527: $auto$alumacc.cc:365:replace_macc$3841
  creating $alu cell for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3832: $auto$alumacc.cc:485:replace_alu$3842
  creating $alu cell for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$3829: $auto$alumacc.cc:485:replace_alu$3845
  creating $alu cell for $techmap$flatten\lm0.\multiplier.$mul$rtl/lm32/lm32_multiplier.v:89$587.$add$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$3826: $auto$alumacc.cc:485:replace_alu$3848
  creating $alu cell for $add$system.v:335$10: $auto$alumacc.cc:485:replace_alu$3851
  creating $alu cell for $flatten\lm0.$add$rtl/lm32/lm32_cpu.v:1228$303: $auto$alumacc.cc:485:replace_alu$3854
  creating $alu cell for $flatten\uart0.\uart0.$sub$rtl/lac/uart.v:39$1227: $auto$alumacc.cc:485:replace_alu$3857
  creating $alu cell for $flatten\lm0.\adder.\addsub.$add$rtl/lm32/lm32_addsub.v:62$524: $auto$alumacc.cc:485:replace_alu$3860
  creating $alu cell for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:91$1235: $auto$alumacc.cc:485:replace_alu$3863
  creating $alu cell for $flatten\lm0.\instruction_unit.$add$rtl/lm32/lm32_instruction_unit.v:397$1207: $auto$alumacc.cc:485:replace_alu$3866
  creating $alu cell for $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:130$589: $auto$alumacc.cc:485:replace_alu$3869
  creating $alu cell for $flatten\lm0.\mc_arithmetic.$sub$rtl/lm32/lm32_mc_arithmetic.v:224$600: $auto$alumacc.cc:485:replace_alu$3872
  creating $alu cell for $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:92$1066: $auto$alumacc.cc:485:replace_alu$3875
  creating $alu cell for $flatten\timer0.$add$rtl/wb_timer/wb_timer.v:98$1073: $auto$alumacc.cc:485:replace_alu$3878
  creating $alu cell for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:135$1242: $auto$alumacc.cc:485:replace_alu$3881
  creating $alu cell for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:138$1244: $auto$alumacc.cc:485:replace_alu$3884
  creating $alu cell for $flatten\uart0.\uart0.$add$rtl/lac/uart.v:88$1233: $auto$alumacc.cc:485:replace_alu$3887
  created 16 $alu and 1 $macc cells.

27.23. Executing OPT pass (performing simple optimizations).

27.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.23.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$3475 ($dffe) from module system (D = \conbus0.i_bus_m [10], Q = \uart0.uart0.txd_reg [7], rval = 1'0).

27.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 2 unused cells and 52 unused wires.

27.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.23.9. Rerunning OPT passes. (Maybe there is more to do..)

27.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.23.13. Executing OPT_DFF pass (perform DFF optimizations).

27.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.23.16. Finished OPT passes. (There is nothing left to do.)

27.24. Executing MEMORY pass.

27.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

27.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

27.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing system.bram0.ram write port 0.
  Analyzing system.lm0.registers write port 0.

27.24.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\bram0.ram'[0] in module `\system': no output FF found.
Checking read port `\lm0.registers'[0] in module `\system': no output FF found.
Checking read port `\lm0.registers'[1] in module `\system': no output FF found.
Checking read port address `\bram0.ram'[0] in module `\system': no address FF found.
Checking read port address `\lm0.registers'[0] in module `\system': address FF has async set and/or reset, not supported.
Checking read port address `\lm0.registers'[1] in module `\system': address FF has async set and/or reset, not supported.

27.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.24.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory system.lm0.registers by address:

27.24.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

27.24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.24.9. Executing MEMORY_COLLECT pass (generating $mem cells).

27.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing system.bram0.ram:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing system.lm0.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

27.27. Executing TECHMAP pass (map to technology primitives).

27.27.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

27.27.2. Continuing TECHMAP pass.
No more expansions possible.

27.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing system.bram0.ram:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: bram0.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: bram0.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: bram0.ram.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: bram0.ram.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: bram0.ram.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: bram0.ram.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: bram0.ram.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: bram0.ram.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 8 0>: bram0.ram.0.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 9 0>: bram0.ram.0.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 10 0>: bram0.ram.0.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 11 0>: bram0.ram.0.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 12 0>: bram0.ram.0.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 13 0>: bram0.ram.0.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 14 0>: bram0.ram.0.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 15 0>: bram0.ram.0.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 16 0>: bram0.ram.0.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 17 0>: bram0.ram.0.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 18 0>: bram0.ram.0.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 19 0>: bram0.ram.0.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 20 0>: bram0.ram.0.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 21 0>: bram0.ram.0.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 22 0>: bram0.ram.0.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 23 0>: bram0.ram.0.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 24 0>: bram0.ram.0.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 25 0>: bram0.ram.0.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 26 0>: bram0.ram.0.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 27 0>: bram0.ram.0.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 28 0>: bram0.ram.0.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 29 0>: bram0.ram.0.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 30 0>: bram0.ram.0.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 31 0>: bram0.ram.0.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 32 0>: bram0.ram.0.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 33 0>: bram0.ram.0.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 34 0>: bram0.ram.0.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 35 0>: bram0.ram.0.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 36 0>: bram0.ram.0.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 37 0>: bram0.ram.0.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 38 0>: bram0.ram.0.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 39 0>: bram0.ram.0.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 40 0>: bram0.ram.0.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 41 0>: bram0.ram.0.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 42 0>: bram0.ram.0.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 43 0>: bram0.ram.0.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 44 0>: bram0.ram.0.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 45 0>: bram0.ram.0.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 46 0>: bram0.ram.0.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 47 0>: bram0.ram.0.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 48 0>: bram0.ram.0.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 49 0>: bram0.ram.0.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 50 0>: bram0.ram.0.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 51 0>: bram0.ram.0.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 52 0>: bram0.ram.0.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 53 0>: bram0.ram.0.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 54 0>: bram0.ram.0.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 55 0>: bram0.ram.0.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 56 0>: bram0.ram.0.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 57 0>: bram0.ram.0.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 58 0>: bram0.ram.0.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 59 0>: bram0.ram.0.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 60 0>: bram0.ram.0.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 61 0>: bram0.ram.0.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 62 0>: bram0.ram.0.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 63 0>: bram0.ram.0.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: bram0.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: bram0.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: bram0.ram.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: bram0.ram.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: bram0.ram.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: bram0.ram.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: bram0.ram.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: bram0.ram.1.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 8 0>: bram0.ram.1.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 9 0>: bram0.ram.1.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 10 0>: bram0.ram.1.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 11 0>: bram0.ram.1.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 12 0>: bram0.ram.1.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 13 0>: bram0.ram.1.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 14 0>: bram0.ram.1.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 15 0>: bram0.ram.1.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 16 0>: bram0.ram.1.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 17 0>: bram0.ram.1.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 18 0>: bram0.ram.1.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 19 0>: bram0.ram.1.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 20 0>: bram0.ram.1.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 21 0>: bram0.ram.1.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 22 0>: bram0.ram.1.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 23 0>: bram0.ram.1.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 24 0>: bram0.ram.1.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 25 0>: bram0.ram.1.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 26 0>: bram0.ram.1.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 27 0>: bram0.ram.1.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 28 0>: bram0.ram.1.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 29 0>: bram0.ram.1.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 30 0>: bram0.ram.1.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 31 0>: bram0.ram.1.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 32 0>: bram0.ram.1.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 33 0>: bram0.ram.1.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 34 0>: bram0.ram.1.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 35 0>: bram0.ram.1.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 36 0>: bram0.ram.1.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 37 0>: bram0.ram.1.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 38 0>: bram0.ram.1.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 39 0>: bram0.ram.1.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 40 0>: bram0.ram.1.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 41 0>: bram0.ram.1.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 42 0>: bram0.ram.1.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 43 0>: bram0.ram.1.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 44 0>: bram0.ram.1.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 45 0>: bram0.ram.1.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 46 0>: bram0.ram.1.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 47 0>: bram0.ram.1.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 48 0>: bram0.ram.1.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 49 0>: bram0.ram.1.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 50 0>: bram0.ram.1.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 51 0>: bram0.ram.1.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 52 0>: bram0.ram.1.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 53 0>: bram0.ram.1.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 54 0>: bram0.ram.1.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 55 0>: bram0.ram.1.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 56 0>: bram0.ram.1.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 57 0>: bram0.ram.1.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 58 0>: bram0.ram.1.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 59 0>: bram0.ram.1.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 60 0>: bram0.ram.1.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 61 0>: bram0.ram.1.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 62 0>: bram0.ram.1.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 63 0>: bram0.ram.1.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: bram0.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: bram0.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 2 0>: bram0.ram.2.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 3 0>: bram0.ram.2.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 4 0>: bram0.ram.2.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 5 0>: bram0.ram.2.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 6 0>: bram0.ram.2.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 7 0>: bram0.ram.2.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 8 0>: bram0.ram.2.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 9 0>: bram0.ram.2.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 10 0>: bram0.ram.2.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 11 0>: bram0.ram.2.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 12 0>: bram0.ram.2.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 13 0>: bram0.ram.2.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 14 0>: bram0.ram.2.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 15 0>: bram0.ram.2.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 16 0>: bram0.ram.2.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 17 0>: bram0.ram.2.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 18 0>: bram0.ram.2.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 19 0>: bram0.ram.2.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 20 0>: bram0.ram.2.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 21 0>: bram0.ram.2.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 22 0>: bram0.ram.2.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 23 0>: bram0.ram.2.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 24 0>: bram0.ram.2.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 25 0>: bram0.ram.2.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 26 0>: bram0.ram.2.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 27 0>: bram0.ram.2.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 28 0>: bram0.ram.2.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 29 0>: bram0.ram.2.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 30 0>: bram0.ram.2.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 31 0>: bram0.ram.2.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 32 0>: bram0.ram.2.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 33 0>: bram0.ram.2.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 34 0>: bram0.ram.2.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 35 0>: bram0.ram.2.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 36 0>: bram0.ram.2.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 37 0>: bram0.ram.2.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 38 0>: bram0.ram.2.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 39 0>: bram0.ram.2.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 40 0>: bram0.ram.2.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 41 0>: bram0.ram.2.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 42 0>: bram0.ram.2.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 43 0>: bram0.ram.2.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 44 0>: bram0.ram.2.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 45 0>: bram0.ram.2.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 46 0>: bram0.ram.2.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 47 0>: bram0.ram.2.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 48 0>: bram0.ram.2.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 49 0>: bram0.ram.2.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 50 0>: bram0.ram.2.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 51 0>: bram0.ram.2.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 52 0>: bram0.ram.2.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 53 0>: bram0.ram.2.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 54 0>: bram0.ram.2.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 55 0>: bram0.ram.2.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 56 0>: bram0.ram.2.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 57 0>: bram0.ram.2.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 58 0>: bram0.ram.2.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 59 0>: bram0.ram.2.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 60 0>: bram0.ram.2.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 61 0>: bram0.ram.2.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 62 0>: bram0.ram.2.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 63 0>: bram0.ram.2.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: bram0.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: bram0.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 2 0>: bram0.ram.3.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 3 0>: bram0.ram.3.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 4 0>: bram0.ram.3.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 5 0>: bram0.ram.3.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 6 0>: bram0.ram.3.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 7 0>: bram0.ram.3.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 8 0>: bram0.ram.3.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 9 0>: bram0.ram.3.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 10 0>: bram0.ram.3.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 11 0>: bram0.ram.3.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 12 0>: bram0.ram.3.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 13 0>: bram0.ram.3.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 14 0>: bram0.ram.3.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 15 0>: bram0.ram.3.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 16 0>: bram0.ram.3.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 17 0>: bram0.ram.3.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 18 0>: bram0.ram.3.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 19 0>: bram0.ram.3.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 20 0>: bram0.ram.3.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 21 0>: bram0.ram.3.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 22 0>: bram0.ram.3.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 23 0>: bram0.ram.3.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 24 0>: bram0.ram.3.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 25 0>: bram0.ram.3.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 26 0>: bram0.ram.3.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 27 0>: bram0.ram.3.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 28 0>: bram0.ram.3.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 29 0>: bram0.ram.3.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 30 0>: bram0.ram.3.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 31 0>: bram0.ram.3.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 32 0>: bram0.ram.3.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 33 0>: bram0.ram.3.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 34 0>: bram0.ram.3.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 35 0>: bram0.ram.3.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 36 0>: bram0.ram.3.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 37 0>: bram0.ram.3.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 38 0>: bram0.ram.3.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 39 0>: bram0.ram.3.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 40 0>: bram0.ram.3.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 41 0>: bram0.ram.3.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 42 0>: bram0.ram.3.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 43 0>: bram0.ram.3.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 44 0>: bram0.ram.3.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 45 0>: bram0.ram.3.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 46 0>: bram0.ram.3.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 47 0>: bram0.ram.3.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 48 0>: bram0.ram.3.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 49 0>: bram0.ram.3.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 50 0>: bram0.ram.3.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 51 0>: bram0.ram.3.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 52 0>: bram0.ram.3.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 53 0>: bram0.ram.3.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 54 0>: bram0.ram.3.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 55 0>: bram0.ram.3.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 56 0>: bram0.ram.3.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 57 0>: bram0.ram.3.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 58 0>: bram0.ram.3.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 59 0>: bram0.ram.3.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 60 0>: bram0.ram.3.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 61 0>: bram0.ram.3.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 62 0>: bram0.ram.3.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 63 0>: bram0.ram.3.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: bram0.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: bram0.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 2 0>: bram0.ram.4.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 3 0>: bram0.ram.4.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 4 0>: bram0.ram.4.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 5 0>: bram0.ram.4.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 6 0>: bram0.ram.4.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 7 0>: bram0.ram.4.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 8 0>: bram0.ram.4.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 9 0>: bram0.ram.4.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 10 0>: bram0.ram.4.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 11 0>: bram0.ram.4.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 12 0>: bram0.ram.4.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 13 0>: bram0.ram.4.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 14 0>: bram0.ram.4.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 15 0>: bram0.ram.4.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 16 0>: bram0.ram.4.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 17 0>: bram0.ram.4.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 18 0>: bram0.ram.4.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 19 0>: bram0.ram.4.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 20 0>: bram0.ram.4.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 21 0>: bram0.ram.4.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 22 0>: bram0.ram.4.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 23 0>: bram0.ram.4.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 24 0>: bram0.ram.4.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 25 0>: bram0.ram.4.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 26 0>: bram0.ram.4.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 27 0>: bram0.ram.4.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 28 0>: bram0.ram.4.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 29 0>: bram0.ram.4.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 30 0>: bram0.ram.4.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 31 0>: bram0.ram.4.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 32 0>: bram0.ram.4.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 33 0>: bram0.ram.4.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 34 0>: bram0.ram.4.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 35 0>: bram0.ram.4.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 36 0>: bram0.ram.4.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 37 0>: bram0.ram.4.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 38 0>: bram0.ram.4.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 39 0>: bram0.ram.4.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 40 0>: bram0.ram.4.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 41 0>: bram0.ram.4.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 42 0>: bram0.ram.4.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 43 0>: bram0.ram.4.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 44 0>: bram0.ram.4.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 45 0>: bram0.ram.4.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 46 0>: bram0.ram.4.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 47 0>: bram0.ram.4.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 48 0>: bram0.ram.4.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 49 0>: bram0.ram.4.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 50 0>: bram0.ram.4.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 51 0>: bram0.ram.4.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 52 0>: bram0.ram.4.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 53 0>: bram0.ram.4.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 54 0>: bram0.ram.4.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 55 0>: bram0.ram.4.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 56 0>: bram0.ram.4.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 57 0>: bram0.ram.4.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 58 0>: bram0.ram.4.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 59 0>: bram0.ram.4.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 60 0>: bram0.ram.4.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 61 0>: bram0.ram.4.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 62 0>: bram0.ram.4.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 63 0>: bram0.ram.4.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: bram0.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: bram0.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 2 0>: bram0.ram.5.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 3 0>: bram0.ram.5.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 4 0>: bram0.ram.5.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 5 0>: bram0.ram.5.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 6 0>: bram0.ram.5.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 7 0>: bram0.ram.5.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 8 0>: bram0.ram.5.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 9 0>: bram0.ram.5.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 10 0>: bram0.ram.5.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 11 0>: bram0.ram.5.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 12 0>: bram0.ram.5.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 13 0>: bram0.ram.5.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 14 0>: bram0.ram.5.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 15 0>: bram0.ram.5.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 16 0>: bram0.ram.5.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 17 0>: bram0.ram.5.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 18 0>: bram0.ram.5.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 19 0>: bram0.ram.5.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 20 0>: bram0.ram.5.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 21 0>: bram0.ram.5.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 22 0>: bram0.ram.5.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 23 0>: bram0.ram.5.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 24 0>: bram0.ram.5.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 25 0>: bram0.ram.5.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 26 0>: bram0.ram.5.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 27 0>: bram0.ram.5.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 28 0>: bram0.ram.5.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 29 0>: bram0.ram.5.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 30 0>: bram0.ram.5.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 31 0>: bram0.ram.5.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 32 0>: bram0.ram.5.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 33 0>: bram0.ram.5.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 34 0>: bram0.ram.5.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 35 0>: bram0.ram.5.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 36 0>: bram0.ram.5.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 37 0>: bram0.ram.5.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 38 0>: bram0.ram.5.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 39 0>: bram0.ram.5.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 40 0>: bram0.ram.5.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 41 0>: bram0.ram.5.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 42 0>: bram0.ram.5.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 43 0>: bram0.ram.5.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 44 0>: bram0.ram.5.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 45 0>: bram0.ram.5.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 46 0>: bram0.ram.5.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 47 0>: bram0.ram.5.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 48 0>: bram0.ram.5.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 49 0>: bram0.ram.5.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 50 0>: bram0.ram.5.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 51 0>: bram0.ram.5.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 52 0>: bram0.ram.5.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 53 0>: bram0.ram.5.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 54 0>: bram0.ram.5.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 55 0>: bram0.ram.5.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 56 0>: bram0.ram.5.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 57 0>: bram0.ram.5.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 58 0>: bram0.ram.5.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 59 0>: bram0.ram.5.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 60 0>: bram0.ram.5.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 61 0>: bram0.ram.5.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 62 0>: bram0.ram.5.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 63 0>: bram0.ram.5.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: bram0.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: bram0.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 2 0>: bram0.ram.6.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 3 0>: bram0.ram.6.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 4 0>: bram0.ram.6.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 5 0>: bram0.ram.6.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 6 0>: bram0.ram.6.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 7 0>: bram0.ram.6.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 8 0>: bram0.ram.6.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 9 0>: bram0.ram.6.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 10 0>: bram0.ram.6.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 11 0>: bram0.ram.6.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 12 0>: bram0.ram.6.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 13 0>: bram0.ram.6.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 14 0>: bram0.ram.6.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 15 0>: bram0.ram.6.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 16 0>: bram0.ram.6.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 17 0>: bram0.ram.6.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 18 0>: bram0.ram.6.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 19 0>: bram0.ram.6.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 20 0>: bram0.ram.6.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 21 0>: bram0.ram.6.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 22 0>: bram0.ram.6.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 23 0>: bram0.ram.6.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 24 0>: bram0.ram.6.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 25 0>: bram0.ram.6.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 26 0>: bram0.ram.6.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 27 0>: bram0.ram.6.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 28 0>: bram0.ram.6.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 29 0>: bram0.ram.6.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 30 0>: bram0.ram.6.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 31 0>: bram0.ram.6.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 32 0>: bram0.ram.6.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 33 0>: bram0.ram.6.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 34 0>: bram0.ram.6.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 35 0>: bram0.ram.6.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 36 0>: bram0.ram.6.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 37 0>: bram0.ram.6.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 38 0>: bram0.ram.6.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 39 0>: bram0.ram.6.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 40 0>: bram0.ram.6.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 41 0>: bram0.ram.6.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 42 0>: bram0.ram.6.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 43 0>: bram0.ram.6.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 44 0>: bram0.ram.6.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 45 0>: bram0.ram.6.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 46 0>: bram0.ram.6.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 47 0>: bram0.ram.6.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 48 0>: bram0.ram.6.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 49 0>: bram0.ram.6.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 50 0>: bram0.ram.6.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 51 0>: bram0.ram.6.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 52 0>: bram0.ram.6.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 53 0>: bram0.ram.6.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 54 0>: bram0.ram.6.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 55 0>: bram0.ram.6.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 56 0>: bram0.ram.6.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 57 0>: bram0.ram.6.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 58 0>: bram0.ram.6.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 59 0>: bram0.ram.6.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 60 0>: bram0.ram.6.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 61 0>: bram0.ram.6.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 62 0>: bram0.ram.6.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 63 0>: bram0.ram.6.63.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: bram0.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: bram0.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 2 0>: bram0.ram.7.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 3 0>: bram0.ram.7.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 4 0>: bram0.ram.7.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 5 0>: bram0.ram.7.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 6 0>: bram0.ram.7.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 7 0>: bram0.ram.7.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 8 0>: bram0.ram.7.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 9 0>: bram0.ram.7.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 10 0>: bram0.ram.7.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 11 0>: bram0.ram.7.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 12 0>: bram0.ram.7.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 13 0>: bram0.ram.7.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 14 0>: bram0.ram.7.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 15 0>: bram0.ram.7.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 16 0>: bram0.ram.7.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 17 0>: bram0.ram.7.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 18 0>: bram0.ram.7.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 19 0>: bram0.ram.7.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 20 0>: bram0.ram.7.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 21 0>: bram0.ram.7.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 22 0>: bram0.ram.7.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 23 0>: bram0.ram.7.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 24 0>: bram0.ram.7.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 25 0>: bram0.ram.7.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 26 0>: bram0.ram.7.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 27 0>: bram0.ram.7.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 28 0>: bram0.ram.7.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 29 0>: bram0.ram.7.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 30 0>: bram0.ram.7.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 31 0>: bram0.ram.7.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 32 0>: bram0.ram.7.32.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 33 0>: bram0.ram.7.33.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 34 0>: bram0.ram.7.34.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 35 0>: bram0.ram.7.35.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 36 0>: bram0.ram.7.36.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 37 0>: bram0.ram.7.37.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 38 0>: bram0.ram.7.38.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 39 0>: bram0.ram.7.39.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 40 0>: bram0.ram.7.40.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 41 0>: bram0.ram.7.41.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 42 0>: bram0.ram.7.42.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 43 0>: bram0.ram.7.43.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 44 0>: bram0.ram.7.44.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 45 0>: bram0.ram.7.45.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 46 0>: bram0.ram.7.46.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 47 0>: bram0.ram.7.47.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 48 0>: bram0.ram.7.48.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 49 0>: bram0.ram.7.49.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 50 0>: bram0.ram.7.50.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 51 0>: bram0.ram.7.51.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 52 0>: bram0.ram.7.52.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 53 0>: bram0.ram.7.53.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 54 0>: bram0.ram.7.54.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 55 0>: bram0.ram.7.55.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 56 0>: bram0.ram.7.56.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 57 0>: bram0.ram.7.57.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 58 0>: bram0.ram.7.58.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 59 0>: bram0.ram.7.59.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 60 0>: bram0.ram.7.60.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 61 0>: bram0.ram.7.61.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 62 0>: bram0.ram.7.62.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 63 0>: bram0.ram.7.63.0
Processing system.lm0.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: lm0.registers.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: lm0.registers.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: lm0.registers.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: lm0.registers.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: lm0.registers.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: lm0.registers.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: lm0.registers.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: lm0.registers.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: lm0.registers.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: lm0.registers.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: lm0.registers.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: lm0.registers.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: lm0.registers.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: lm0.registers.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: lm0.registers.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: lm0.registers.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: lm0.registers.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: lm0.registers.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: lm0.registers.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: lm0.registers.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: lm0.registers.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: lm0.registers.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: lm0.registers.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: lm0.registers.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: lm0.registers.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: lm0.registers.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: lm0.registers.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: lm0.registers.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: lm0.registers.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: lm0.registers.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: lm0.registers.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: lm0.registers.7.1.1

27.29. Executing TECHMAP pass (map to technology primitives).

27.29.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

27.29.2. Continuing TECHMAP pass.
Using template $paramod$f982224451b33766e008c56fd749d1270853f442\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d35f79fcf82d6c91c2e52b3aa173941c1c334b54\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d1a33ff0a8bf49fb46ac6ad2b9eaf9ff4d7c2ba7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6c1e4fdde25e01e7c8bbc6416be9a99e64930fe9\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$62d3608551fd43bc2ef9f49ddf13ddd72517bc92\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b40ae3d5cd04b356932aac5d15c9f7faf1f03f3c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5e484b9b8dacb78ee5c3cb60f2ed9064a3c25575\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e0712dde9a50f8c0d6d1eeb7039923349c2168ae\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2dd566d277c9bae43eda0f52b4abcd588e50a436\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8b6e157e9221096fcdad3088b72dd321aacad556\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fbc5a461463542bccc89592d3f53a4f6d46303a1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$770a90066f0d59a58bb237eafcc4b4936a5ce01f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a7a50e350c7a03ee00f65f07c6037387a8e9d773\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c1d72539008a3cc801e7a5a05ab5fc847ed9ad67\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a448507c33af360ff85d8d48bf1976551be14eec\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0479477e3364bb6961eecfde90bc306c250fb727\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$366ba7da406242d8a9017505e6ff2b0ad51d37ac\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$22653837b5f3d2d78efa75d17afc5d2b2348d802\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6f829dc62188267c20d310c324a3c1f4bceaedd7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4ed3dbd56befe92c44053e67c944a3471bdf1a04\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0042d9234114e5019780afbbc7941b976d23e7ed\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$094a070a0cdfd5c7c2e37d8088715ed8e56673b2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d949e25205d1971cee7e251c5a57e30063f0d19d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$cef908e2b7f5f4058c73452ae95fdb69905488a2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7d88edfc4a11aa4069940dec3980b3c3c932bc40\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b02ed1bb810d21bdddc22a142a76aa2e41673d91\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f45fbb0786e3a2864920bd387c7601328b6f8b86\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b3094b2822c640073550cc0421e341bba45a03d0\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$acd7b2902b6be87970120e930b5cf7cc48f1f09d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c980274986e9013dcb038532d508b62618a79367\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$270216d5cd2148f3c6a3f3edc41dbcf61c41cd7e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9bdc2b5ac2ae769452e9dd441a4de9e400059c4a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d3721faa2ead3975aad910d6da4da903a1fce2a6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$88fd004a18667f2ae0ee65329e3e512ea1b0360a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e9db0bd552ea16e302d8f891d1a528e10ef89b4c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$32ce1ab2827be1fb21f1e3aa417530c9b0c1d80e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7b8108e829748032fd18e4293f0c705e4ee4fce4\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$cba60f7aaa17a972a542d32297065a8ac3ec4ac8\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e93cf29f33eb455c438f067cff682c4beb971a0b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6c9290d160fa4d25e74fe2911bddea594f3d09ca\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1945de3b4aded86023823a5c02d22c61fee3080c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$53fe0315421d6f4f54074707b34709e41cdb60d7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f0eb7fdbfc5047274906238667a58bec53c1dc7a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$587cf3f1f4831b3d9f50c7d1d4c90cfe41e29f02\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c4d623f2494422a051f7450143fd9e9db324bf6d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0ea49ed31efaab42e17b601891c6d2addfa1b166\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d9ab2976836acea6e360baf60d71346d5c70975c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d8ddcfc9df2313e023e2b3a77b78593b60487b0c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$3536cdf0bbef93d50c8cd4490db3a464bf10e42f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$023b32ddb8d895132490064971a8cd7faac52b09\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e5ef0c06c5734f8added8a050c068554b166e2b7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c27b1ce1c768c74ac50dc0275f11426f96c9cd6a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7f7e4f0007867d5c68482c4d843735da108ce960\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f399f78be18aa9cad81d606dfc9ec8c728598e90\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e316cc63fccfa22de5d4d76c6d79969fd12b363c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0581f4faffc2f89ccd031f479dfa40d10707dd74\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$881d5d0dd029435f7174c40d9644b95714a83280\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7c905380af2102d013386a6221a2f060bf7147f8\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$dec9d68e41e5fdbd97aaaa2d44688e67db978c9e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5cd2a672f304c81ce32d181ba37e9f35566ea290\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f0c8b8df2743be197e09fbad2f4e20cf4763b993\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8ecfa2bad0c179a70264d9252aa4e8cc266d6bbb\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$01ace34efdc6724077df57bb2dc900bd626bffcc\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$09ab9e3bfb861e5c08efcdc2e7a353cc45b595ec\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$263b3f359619680c4296281e9a55ff6004b1f65b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9930ed0311f54a8f892407622a889dfcb98b249a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c4bd8fa9297f17d9f29e93e22cff3f086b15e413\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4ec9e198205226bb592a10a9847c33d0af5c4768\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$aaa9f45674f8affcac21e8d5e9c5c3d023d5dba1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8d8677987e1c9c5e1cabe0e2821abd52e3cc06fa\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c9ef3cdde207290ff7c4fbf5bf76434422062304\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0d2a420a4a8169aad948f8cdca07a1b3a8deae49\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$897cf16db48802513d3cb860903c9c0541cb3311\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a2d8a5f6bb915ec0058ce20e3f8d1530f8663dec\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4d4854a62c08f79e9d3f760c0475e542b36a73e7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8ab2bce551089554c314eff4c88d2bc0f6cbfb04\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$cac93f9978cb9f4fc7fc61efb246f1cf086bca7d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fd7df531973399d30c8dcd91b4a7d8d63f8c4b07\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$76d8b751a9370c23a808e7f1217cef2d8007ddfb\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d0ea75f3f529e263f5203e96ec26f7f9f669fb69\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$753f1ce758f6b9ca6d7329e10df26dcfd8f5c64b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c9c770ade33dfb6a9ccc1395386922a6e7eb3dd5\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1e32fd6f3fb5b8adac7c5b56e01ae740e917e77a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7ca17d0867d1e909d46be962f52df5921fc8ae3a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$97dda9ba05bf6a8452e174f2c2f793617077a765\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5f93cb13a837d6aae8074eead8654512667b200a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$bf60b51c03dae676c006865bce4efa9177bb2cc8\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$73b051aa948784a57bf8cca576a884990199f606\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fa89ea77ea22102ef2e5e6cef9f40e0deb84e308\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2e9488af5ad756083cf642bd5c4a571e7e2f3c09\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$03c4b845f87c085101d1ceee9afc46135b68dd0b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c34b1db41e86b15b487e4694e81c3279313d281b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0c78cb83117f7db959cb1e658f8fd7b03f5fee43\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$912bbc65af90cbc70a177248800a2949c71bae1a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f58772995bda2290b670933d5be6b4cc863d6b0f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a505f8f53eb4b2632e4c652e06ba1a62c5e6d705\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$78e518964fd66f424cb6d4bc40bfec2af75c8ab5\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$ae16f0823b731bc3884fff97752d89133852167e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d4ac408549328d11a38846773188534a5595eeeb\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1258d757031972e70bb6cb9c3645d6546eb28b86\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$ac7f45bca2ef0d5ec7ee266d94b351c68535fb31\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$63e83e6115f8c86fbeb25b22234158f5d5dd2b8b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4bf44ea9ec00f7343b9c2441acfb00d494ab3408\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d3fcfdb9bd80f514f41bcf30b0a83be1f3b6faea\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fd06b301e55affaa5e8a080980070feeefafca90\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fd906f7a590544e75fab9c6f2f087091ed5f2a06\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$63b154b9945e46c5c2c27ed886717deb66cff590\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8aeaafaf5bc983aa99f516f55223dd57ad3be9ae\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$20292d7abb355613669a930272b544ba33ce1bf2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5d8919e7ca5e82e34ba1ce2ffb784a8b27d8357a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$3d6dc7c403570d1d4f69f8745e88edf2916ac110\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4643d6a6ec23c7ddb66276483994e0a0943c031a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8903211449c58c1676b168092ed024ba4a3a5914\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9f3819417ecd9ea106f99bbf9f165f89d92dba03\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b014057539ab08ba6ee4365426006bfe8379e2af\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9b263c0ae1f3bb02bb066e2ff92bf24831425e47\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9b6b2db441007cc1749fac94bd5a90ab173f7a9a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b46149b75ff79a5b72ccdb7b601d1e3cdc42af9f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$49870d48921f82a44c6946b93a43e832fed587dd\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8e57369727455afa21ed3953e28b4de5acd74c8f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$ef2416499099dae0d218d7339ec756f790baa5e0\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$be3ee85a3d1491bd8115b77f2b0857fedba3807f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c89f623b9fb24e6a31603a8db9bc1aa6a2d9b5df\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$ebef734278ae365149749fc8d758957fff61098c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0427da734ef3e466c66ef17587a1557f901982a4\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$74594da060ea5d1eecd87e272a6fd671a9d00d77\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$db7ddde03e9f0a823d50a86110892a7fd17f2a12\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a8396eacd435824b86d8231f55544464178e261d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1bac8d9f0b8a769c5bcb6cde826393c6da8925dc\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c3c6b173606db29c176583100068bf7a4357b874\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$564b14583c8dea26d253f93dce3a189e91ab24c1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$111e4a82163c6daf2c4f9be5b43016233767e2ff\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$82ff9d69cdaf037283381dd06748b18958e4f023\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$759f11797930f38c61637ee1a7c107499dfd51d7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$918319618311dd673fa6be81bd8e94ffa59b2065\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e4af4e20044908c9656b8f6e8bc7c6bba497a07d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$695b28310a61372dbcd971b19ace6bd985aaec8d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$498dd7f0b1f50ac2e765744c664e61e9e6a9a362\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$bd0ef5ef2fcadbdc0c6ca2a485971d9050f775bc\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5a3e168baf480a7ec33efa846b0e5104592d7d25\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$930300c585debbb0fcc0bb3819ed9ad60c517de4\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1974ee36f14246d2a1ebe39d2a5944b4d9947370\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$53eeaa2c0a8e47f1c2f507c3f1576d5d228a6acd\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b8a8d99d64a445869feac95edc3f27e2bd623694\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$37b5083e874ae1e460c0c80e29faceb0057c8189\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7b748ab24ad4310e1f8389828b9ae0dd3c8ac411\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$572f27f39b736cd708185916af9a8c6296c56abb\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e3c6d5061d6cb89e11301944a682b58e6f56a47a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$63e28fe9a59d713963b8af55408c28eddf888f92\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$be99adb830f6ad8eb8f439a19a69ce0e0c34ff82\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a755795c8e465218e1f51445f8aa9f9ec55410a4\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9541597a8a641016c2d392fcef781bf65d1f9df5\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6cb536bd45ca058c7dc2425bb28d8f91b41d1b75\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9542ce17af46560390edb2f3383b5c50516902b9\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$420833fa97a65085e416fd8982aadb0997307403\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$41d13e7e8e04c437860836bcfe8f22d827f3f797\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8c51fe9bf9110dc7058b4e950031aae0d882e302\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8c4a058cb2ab997cd2889d8e2dac62788322bbfc\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$252f35a52ed975d36a92c763065a7a0edfcdadf0\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$30947da7cc560e3cd6cca8656ddabb83e467b012\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d712e42ef03106c6664246e66d61e69e0bc7ed82\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d9acef11ea347b1bc864a353f09859d6502d382c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$89c8741397fd1332a963447a6c6ab2c6297d6e73\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$25869121f9fcb3c0f30d06d4b991ca6d47e2f9f2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c985e8f7731feab01d1a6151cb6cb3faf607f35d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a6512cc05d3e66bf78beedb4dab6cb45a6aadc6b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8a5c36018182a16d10c9e052fc43000eabfae6a1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e1f3c49dbaadedc461a2230d1ffd921d3de3a80b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$80e33d7a00d68289d911d58aa31da8922e4467e2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$70d0cbef8ec03634f3201d99d0586a3751e3993f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$956f308cc82d36f38925127821756cd9075d1385\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e2cb352fed87ee430bb904125192731d53403700\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f43c17fad54760ce6c1ff716ce7c0303d76a6b4e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f2ee2784af2cefa54cbedf8b2bcd466ad016dccd\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9e0332e979e23508ada5f264bf2b86a63c6a03bf\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d689f297922c95099f2843834b00ba8077dbb98f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$aad16d84fe3728b43e45e021f6f148c4327c9ae6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$21f4b1fc585261b79f2bc9583ad58fa356e65992\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$3f73bf271ba710298b6e67864646046cde2b31ef\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$19b5a9aed3428e17bfdb2ca548c177646caf3705\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8dabb2f5eff735b36d0e1a05b3e2b58996f6455f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b230fe74d0ea8bc4f881e1d474482d68c62d5f52\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7ec9a33be710a84fafd5e72ddb38e4c8b026625c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5302a50950544294d8e677b911571a9b9ab8d7ad\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2d2e9c8bf744c328dc0fa46699bfbe55b0976c14\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$ed5add70dc5705bafd8a9b1936bb898707ce1f47\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$3ec86448a15b712867ac8497caa218627e3af5fd\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$928e1e9fa7bd9981fe20c3954c413f4b678fd888\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f2f19c85179e23df94f69f388a759009ccd921c9\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d0df96a2af3f12db73e14318736cf6f201f86140\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$268c6e5c62f07186266e22c92084dafb4e71d5de\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$bce3eac72ee2888a43e431dc17aa9611e35e3788\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$cd7efd96dda1b367bc5ef2ce28aa9d01d3b84046\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2d34b9fe9f097c9090b816194c64c13ecc8557d6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fc49bc400047fc3a50c75383cf4db1ed546f3e7f\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f7d7800456777a85b7b1a1f5c693a2e2662e4b6b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$97b7012dced34a69e787c113b6b3d18b0baa23c6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$1caa8da9dad995769e79b66df5bcb949a85aef2e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a3d00fc7aab0a4b42d798736f37da61e2abc4e40\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$95d4f1bcef798be9683c0da1e04b7633e7e32b2c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b4ada945b6292aa950a14aa3d6a6be78289e4edf\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2716d9072cbcb57d9b5eb4a69b3702b22539a2f1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b88944f113bc6a4f269e191331681e3673e6e046\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$b78b0f7e430c4edee6ec082cb86641d5106a7267\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9a8a8f6962ab3503f11e59575d5b9e9776b5cee3\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fef70cdcf35e52bfa7b1c10bb6e93e1e9d2d2665\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6520c37e0318cb159be717be3492d9702bd8d287\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2131310a25f5d6be6b5fdbf5dbfa4dd7f2fcec6a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$98eeb691010b132e2baa43f237bc1523ba29d363\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$62a4fc257dae30d9c1d5301104a807c555b87ff2\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$4e12c2fe14712d2a987ef4fe336540c2ec62c46c\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$2f3b0b00797a93e41b4c3019ebc37100460261c3\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$54900ef0f287b3a08e5647dfd380ee843d7766f1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$14fdd54683a6b11ef57c886aa8eea7d9f7c7b94d\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$02c86b7697924cdbcc887edd5a4e0b848f26a295\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9eb299b834d9fd30503539bf5d80e56b046087fb\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6b3e17be5ab79adc05d4eab1b3efa5eaab946e38\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0ebc2834ef56c489e7f425fef2315fb6d4a626f3\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0ae66c033747ddaa997f704ea3381135daeedf81\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$84a6f0603e04795bd9667e6509b6d6f78f2ef925\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$205f0b42132ed7d3f8241af069c15ed901bcb00b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$d34ccbf7ab61406b96e089f983fed30c211b426e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$648d2f4d4c938e5a08bf93a690f6c576120d4db0\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$3d5c3c60323ee41443d128f96bff926a96749104\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$44b4fcf181267b9a2a4ed04e953e669f90f5ba75\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c34a07a509e0346b4e41538713396a03c0644e0e\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7fb3a65c20f81286c0421c6bf2d5a51448df27ab\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$a2b6d906c2e153517d16d2f8f942786373ab1ee6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fe30cf9d750129b55888545bc7580a435a54baa6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$8d18379e3ab400df22b2b5ef0588796f99eae1c7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$6f23db65415ce264de17c3f4d6e34e15b129f31a\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$cb206687cf2f801569e30e7eb2e3e99ac478be08\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$0c86beea66dede8b1fcfe3e670671f3aad5972a4\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c70305ae6d1a51c9f6a6b842a0083e056e6c0206\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$fc85fbf659cf2acd6e261cfffd8304c7de4d9935\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$f75bbc3c807cda74af0bfaf77742c34f32552ad3\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$c6de4f1a17dec8cdcb8c8aeb4bdaae3e5d4ef0e0\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$5af9021659d76f1b1b6c5012990f66df9606e1b7\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$e8eac6191d0a4e6d972147064b367f65967eb06b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$76948b39110dad66572b554aa0fd300a6cff817b\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$7f3dedaba042f081d4b4d5c7c748168f37857b50\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$203f6752e0fcf867a8be8dc60cecb4cb746dc4f1\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

27.30. Executing OPT pass (performing simple optimizations).

27.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 1467 cells.

27.30.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\lm0.\interrupt.$procdff$3328 ($adff) from module system (D = { $flatten\lm0.\interrupt.$0\ip[31:0] [31:4] $flatten\lm0.\interrupt.$0\ip[31:0] [2] $flatten\lm0.\interrupt.$0\ip[31:0] [0] }, Q = { \lm0.interrupt.ip [31:4] \lm0.interrupt.ip [2] \lm0.interrupt.ip [0] }).

27.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 18 unused cells and 4873 unused wires.

27.30.5. Rerunning OPT passes. (Removed registers in this run.)

27.30.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.30.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 3 cells.

27.30.8. Executing OPT_DFF pass (perform DFF optimizations).

27.30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 3 unused wires.

27.30.10. Finished fast OPT passes.

27.31. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

27.32. Executing OPT pass (performing simple optimizations).

27.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
    Consolidated identical input bits for $mux cell $flatten\lm0.$ternary$rtl/lm32/lm32_cpu.v:797$128:
      Old ports: A={ \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15] \lm0.multiplier.muliplicand [15:0] }, B={ \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7:0] }, Y=\lm0.sext_result_x
      New ports: A=\lm0.multiplier.muliplicand [15:8], B={ \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] \lm0.multiplier.muliplicand [7] }, Y=\lm0.sext_result_x [15:8]
      New connections: { \lm0.sext_result_x [31:16] \lm0.sext_result_x [7:0] } = { \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.sext_result_x [15] \lm0.multiplier.muliplicand [7:0] }
    Consolidated identical input bits for $mux cell $flatten\lm0.\decoder.$ternary$rtl/lm32/lm32_decoder.v:559$473:
      Old ports: A={ \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15:0] }, B={ \lm0.instruction_unit.instruction_d [25] \lm0.instruction_unit.instruction_d [25] \lm0.instruction_unit.instruction_d [25] \lm0.instruction_unit.instruction_d [25] \lm0.instruction_unit.instruction_d [25:0] }, Y=\lm0.branch_offset_d
      New ports: A={ \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] \lm0.instruction_unit.instruction_d [15] }, B=\lm0.instruction_unit.instruction_d [25:16], Y=\lm0.branch_offset_d [25:16]
      New connections: { \lm0.branch_offset_d [29:26] \lm0.branch_offset_d [15:0] } = { \lm0.branch_offset_d [25] \lm0.branch_offset_d [25] \lm0.branch_offset_d [25] \lm0.branch_offset_d [25] \lm0.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $pmux cell $flatten\lm0.\load_store_unit.$procmux$2503:
      Old ports: A={ \lm0.store_operand_x [7:0] \lm0.store_operand_x [7:0] \lm0.store_operand_x [7:0] \lm0.store_operand_x [7:0] }, B={ \lm0.store_operand_x [15:0] \lm0.store_operand_x [15:0] \lm0.store_operand_x }, Y=\lm0.load_store_unit.store_data_x
      New ports: A={ \lm0.store_operand_x [7:0] \lm0.store_operand_x [7:0] \lm0.store_operand_x [7:0] }, B={ \lm0.store_operand_x [15:0] \lm0.store_operand_x [15:8] \lm0.store_operand_x [31:8] }, Y=\lm0.load_store_unit.store_data_x [31:8]
      New connections: \lm0.load_store_unit.store_data_x [7:0] = \lm0.store_operand_x [7:0]
    Consolidated identical input bits for $mux cell $flatten\lm0.\mc_arithmetic.$procmux$2874:
      Old ports: A={ 2'01 $flatten\lm0.\mc_arithmetic.$procmux$2881_Y [0] }, B=3'000, Y=$flatten\lm0.\mc_arithmetic.$0\state[2:0]
      New ports: A={ 1'1 $flatten\lm0.\mc_arithmetic.$procmux$2881_Y [0] }, B=2'00, Y=$flatten\lm0.\mc_arithmetic.$0\state[2:0] [1:0]
      New connections: $flatten\lm0.\mc_arithmetic.$0\state[2:0] [2] = 1'0
  Optimizing cells in module \system.
Performed a total of 4 changes.

27.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.32.6. Executing OPT_DFF pass (perform DFF optimizations).

27.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.32.9. Rerunning OPT passes. (Maybe there is more to do..)

27.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.32.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$3612 ($adffe) from module system.

27.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.32.16. Rerunning OPT passes. (Maybe there is more to do..)

27.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

27.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system.
Performed a total of 0 changes.

27.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 0 cells.

27.32.20. Executing OPT_DFF pass (perform DFF optimizations).

27.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.32.23. Finished OPT passes. (There is nothing left to do.)

27.33. Executing TECHMAP pass (map to technology primitives).

27.33.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.33.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

27.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$97c51e5ae7609c7e32682811ab4ad267375f2fde\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:33b894a087f593659774904bb52656098f4c6cf0$paramod$8adf3a58680218fb6a23e758b618fb2d0a9745b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \lm0.multiplier.muliplicand (32 bits, unsigned)
  sub $flatten\lm0.\adder.\addsub.$logic_not$rtl/lm32/lm32_addsub.v:63$526_Y [0] (1 bits, unsigned)
  sub \lm0.multiplier.multiplier (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ecp5_alu for cells of type $alu.
No more expansions possible.

27.34. Executing OPT pass (performing simple optimizations).

27.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system'.
Removed a total of 1475 cells.

27.34.3. Executing OPT_DFF pass (perform DFF optimizations).

27.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 1148 unused cells and 4303 unused wires.

27.34.5. Finished fast OPT passes.

27.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..

27.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

27.37. Executing TECHMAP pass (map to technology primitives).

27.37.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

27.37.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP1N_ for cells of type $_DFFE_PP1N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
No more expansions possible.

27.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module system.

27.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

27.40. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in system.

27.41. Executing ATTRMVCP pass (move or copy attributes).

27.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system..
Removed 0 unused cells and 7321 unused wires.

27.43. Executing TECHMAP pass (map to technology primitives).

27.43.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

27.43.2. Continuing TECHMAP pass.
No more expansions possible.

27.44. Executing ABC pass (technology mapping using ABC).

27.44.1. Extracting gate netlist of module `\system' to `<abc-temp-dir>/input.blif'..
Extracted 9713 gates and 13182 wires to a netlist network with 3467 inputs and 2152 outputs.

27.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    2483.
ABC: Participating nodes from both networks       =    7603.
ABC: Participating nodes from the first network   =    3625. (  66.57 % of nodes)
ABC: Participating nodes from the second network  =    3978. (  73.06 % of nodes)
ABC: Node pairs (any polarity)                    =    3625. (  66.57 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3313. (  60.84 % of names can be moved)
ABC: Total runtime =     0.41 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

27.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5444
ABC RESULTS:        internal signals:     7563
ABC RESULTS:           input signals:     3467
ABC RESULTS:          output signals:     2152
Removing temp directory.
Removed 0 unused cells and 6486 unused wires.

27.45. Executing TECHMAP pass (map to technology primitives).

27.45.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

27.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$8c78c0cf41daf71d15888cfd79c7b040d2d8717b\$lut for cells of type $lut.
Using template $paramod$eb198fdd2a364fc5fc99493bddad777e7186425f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$e02a44d1b8ea8e80281e41d398c0961f8ca3d11a\$lut for cells of type $lut.
Using template $paramod$5166cd4646d1ad86d0a1d709c8618b7c7ed913df\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$5fb3a799ffb41e4fc019f6f416720fcc2cb5e123\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$be7d169d7393fbdff15c35aef12161a7ee05c6f7\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$b21b54d381b9e174399d650a624809b82bacf9e2\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$2d6fae636640ca92cde9fb82060ffcee093de506\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$6bffe43b98672c156cb1c512fea9c35a2d6b112a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$d3a81accc0f59211569fde3a2a745fbe512dabdd\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$1b21bfe3f0f701f19b91b9d9f4b2cb25c52e0379\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$365ac8f8425d0487a78114b1c0108396202325de\$lut for cells of type $lut.
Using template $paramod$968b82198e927164a6aff1561ab3b0bd53ed8ec0\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$863585588835f2c9c491665be7a1a3505377c157\$lut for cells of type $lut.
Using template $paramod$d2ef43814113ff73f9ebc73be6b7b228fcced45d\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$eb453e5c4284f97a8ffea70cb552841f9d2d6223\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$928b7c83872dda5180542e70583a49d8d938b546\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$86af032035032b829db82e5e2813a69f79c6b956\$lut for cells of type $lut.
Using template $paramod$0111dbc434199eb6d3f89c35652f1a8ca1df6734\$lut for cells of type $lut.
Using template $paramod$6c566a9712311eee42aa77635e1f277f6796c2b4\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$5f27ae9afb4a12f6cbbfcbba01ab0a83d247bd97\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$2741fac2d3a40a81bf5e14a77fe4147fb2bd44ac\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$255a8e3b550748f8969a8fefcc59b84f8b3a93e3\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$82183bc16dcc66d7b1c7e26a1dfa50085b4f4e46\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$6c253fbba9e6ba7a3935a741cb6df3e5667ae570\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$961a7380aabb58f4a59c78b24933603b9ee71f33\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$613a740dfb1d0f5bf24ad62139e3c08987dfcf96\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$058f79e29a33e9f5978ecd2647e890aedeb5b215\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d183f34b4557a7f2eebc644fd5fa4c21eed99761\$lut for cells of type $lut.
Using template $paramod$70cf11b11d9efc158f356e43f02849cf72cf4f75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$beb16923b749bcf1bf97cb198031dc060c226848\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$0b6cfa886f56736955bb42706a9f574742189c51\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$f9cd8239db384bbc4434559d42514064174ba0b1\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$be60141055d534b77c77e105a57ced1798c31548\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$f3a6f0fecedb3db72ca84eef798434e1b7cc446b\$lut for cells of type $lut.
Using template $paramod$601e4befb8ae0209a2ad911636b55e271858f7c8\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$481d3969eebb0e3ec50a7b4008f1de582ae91051\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$e332cff882edd417f410bab5fe07a0f88572cce3\$lut for cells of type $lut.
Using template $paramod$a730b16ecc7c29912e1232491c485a552cc77c6d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$23c14699e4bd5bd2deec8f2af3d5a7eba5ebbb52\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$1a5404823c1b874735e6d26073db30648505e2cd\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$c6364c1c44c01bd533fa2efe3a700455891e44b1\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$75267098fbcd9505c6afd406309ec74bc16f4ee9\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$e1c334df811745ac967341eb0c806ad993995b5e\$lut for cells of type $lut.
Using template $paramod$4e5e23136131135366f9dbe47f1d34c6e2e83166\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$7b222be162ed913374690e62a9dae188df08cae6\$lut for cells of type $lut.
Using template $paramod$779dd48d190a5812e0cd6d2856198c8123bb737c\$lut for cells of type $lut.
Using template $paramod$bfef5debccf353a5a69937b2a4dcc612190b7dd1\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$700d76087ad8f99533411a570a52885f37821b9f\$lut for cells of type $lut.
Using template $paramod$da3e691c63f5b407a37f72e9a43471535969e9fd\$lut for cells of type $lut.
Using template $paramod$a1a52930161efb3548b305235290095b0bb0b543\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$7b62cd173b876b541e2c4046781384b8847bcb81\$lut for cells of type $lut.
Using template $paramod$afcdda1c1af4c5e658cfd85fd9b87da9ebc8f578\$lut for cells of type $lut.
Using template $paramod$a55f1cd7dd899e453fe61d7ec95053334d858d41\$lut for cells of type $lut.
Using template $paramod$c285476abb9cd76436c09b4601701c781e9f06ad\$lut for cells of type $lut.
Using template $paramod$1b7a8640b928a84aea683654f733149e73dc9a1e\$lut for cells of type $lut.
Using template $paramod$dcc48e08dba2ea3d6a65efaf400a53b63ff3b0e5\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$2cc2e0485e7c891342b16090e0d95ee95391f42d\$lut for cells of type $lut.
Using template $paramod$5a60a2ac5fa0ff621c08e76879e9692734937783\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$608ed81af66e76a43f52cc52ad20928c05117ad5\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$951a688ae57d2311342f77219e5d334ec29a8aa3\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$1890b55d7576a581cecf4c05db7733a2c1a6bd22\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$84cb5f951a133235a2533b71bf6ba0b10f4cb0e1\$lut for cells of type $lut.
Using template $paramod$01b271f33c230b2e172740f4ac9781ff8a39fe59\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$667c6308a908d0683462a071656d2c684e1e1659\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod$ece1fb1ef5f404b60fd6f48b8a5e6de4f987667a\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod$b4006828b803a36d06401e5093668a1907e825ca\$lut for cells of type $lut.
Using template $paramod$2bf9bace5f073aec38261a215c1d9db686ca8f22\$lut for cells of type $lut.
Using template $paramod$ab469798694af8eb47630a762f585f5c5b90d3a3\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$247dadca763ab775b2d2c8d7fff6d7e140e8fde6\$lut for cells of type $lut.
Using template $paramod$8bb130805bdc6693bee1a55c66f5eb884b1589c8\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$daa1677fc892361bfb4945757f9e37819e8bc2c2\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$e5a01d6c724bbda7befd58e8b409675d427d90c5\$lut for cells of type $lut.
Using template $paramod$30e1ac1183d91190b531bad571bf822d64fb1abf\$lut for cells of type $lut.
Using template $paramod$d388caf9331d1c67a4a7fa86d33eb3b732255d14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$238f9f98cf68f09bb235c4977f3aff2f6658f4d7\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$e32eb7d1dd8c80a057a132c66c9e69f337375da2\$lut for cells of type $lut.
Using template $paramod$dd101a75c436089e8230ad6f1899b1fffabba772\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$3c7b0e0661aafdf793d049d800746275fb60f138\$lut for cells of type $lut.
Using template $paramod$10c7a410c27e3c5d1ef8f5fad722a3c2ca605922\$lut for cells of type $lut.
Using template $paramod$fa4f9b366e9253c4a2a22fe16973aa8a9118e5d1\$lut for cells of type $lut.
Using template $paramod$f299f70d29259f1ef520c995379def3ef2247cd1\$lut for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$9d9e90ba67a3d483821c8ac43935acee714ad910\$lut for cells of type $lut.
Using template $paramod$8a6d11a842b25b347b4f9961824e90d12a1701b8\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4a319431d4afe4cda177a719bdb1c4e52afe0d12\$lut for cells of type $lut.
Using template $paramod$755f5b188164334aa75b45c730b07022cdba44f1\$lut for cells of type $lut.
Using template $paramod$d155c115c59ca4da445fe71cc0a80002efe45061\$lut for cells of type $lut.
Using template $paramod$8742e25aac99430d31a3d9b824ec19cbc26faab2\$lut for cells of type $lut.
Using template $paramod$5e3dc1ff70b5041cc3cff7e2b6dc1a63dca8d153\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$5e2a69224821090237a6f680895e4021aa1b2422\$lut for cells of type $lut.
Using template $paramod$1b1a3843d0f514f997c9bd07741f8b60637cb4cd\$lut for cells of type $lut.
Using template $paramod$577aad462c80f371e3a78291c97773aa746c3cbc\$lut for cells of type $lut.
Using template $paramod$bd7edd0b06ba02f36e6cba66c5db96f8aff3c252\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$6da060a66662efd660492555d0f6159051e11261\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$978987faaf09bc5e1e2692159f729f66a0307aff\$lut for cells of type $lut.
No more expansions possible.

27.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in system.
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$33976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$31319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$32383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$34999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$31093$auto$blifparse.cc:515:parse_blif$35299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 12822 unused wires.

27.47. Executing AUTONAME pass.
Renamed 231908 objects in module system (123 iterations).

27.48. Executing HIERARCHY pass (managing design hierarchy).

27.48.1. Analyzing design hierarchy..
Top module:  \system

27.48.2. Analyzing design hierarchy..
Top module:  \system
Removed 0 unused modules.

27.49. Printing statistics.

=== system ===

   Number of wires:               7346
   Number of wire bits:          21303
   Number of public wires:        7346
   Number of public wire bits:   21303
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11075
     CCU2C                         150
     L6MUX21                       492
     LUT4                         7259
     MULT18X18D                      3
     PFUMX                        1352
     TRELLIS_DPR16X4               544
     TRELLIS_FF                   1275

27.50. Executing CHECK pass (checking for obvious problems).
Checking module system...
Found and reported 0 problems.

27.51. Executing JSON backend.

Warnings: 102 unique messages, 103 total
End of script. Logfile hash: 3f7d3a43a4, CPU: user 11.76s system 0.11s, MEM: 297.75 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 22% 1x abc (3 sec), 15% 8x techmap (2 sec), ...
nextpnr-ecp5 --25k --package CABGA256 --speed 6 --json system.json --textcfg system_out.config --lpf system.lpf --freq 65 -l system.log
ecppack --svf system.svf system_out.config system.bit
sudo openFPGALoader -b colorlight-ft232rl -m system.bit 
write to ram
Jtag probe limited to 3MHz
Jtag frequency : requested 6000000Hz -> real 3000000Hz
ret 0
Open file: DONE
Parse file: DONE
Enable configuration: DONE
SRAM erase: DONE
Loading: [=====                                             ] 8.26%Loading: [=========                                         ] 16.88%Loading: [=============                                     ] 25.50%Loading: [==================                                ] 34.11%Loading: [======================                            ] 42.73%Loading: [==========================                        ] 51.35%Loading: [==============================                    ] 59.96%Loading: [===================================               ] 68.58%Loading: [=======================================           ] 77.02%Loading: [===========================================       ] 85.28%Loading: [===============================================   ] 93.55%Loading: [==================================================] 100.00%
Done
Disable configuration: DONE
