import { Bus, IoBridge } from '../memory/bus';
import { Dma } from './dma';
import { Timers } from './timers';
import { Irq } from './irq';
import { Keypad } from './keypad';
import type { Ppu } from '../ppu/ppu';
import type { Cpu } from '../cpu/cpu';
import type { Sound } from './sound';
import { Sio } from './sio';

export class Io implements IoBridge {
  // Generic backing store for IO regs (1 KB). Most reads/writes that don't
  // need side effects hit this directly.
  raw = new Uint8Array(0x400);
  raw16: Uint16Array;
  raw32: Uint32Array;

  postflg = 0;
  haltcnt = 0;
  waitcnt = 0;

  // Set by Emulator after construction (Sound depends on Dma, and the
  // constructor signature was sealed before Sound existed). Optional so
  // headless tests that don't care about audio don't need to wire it.
  sound: Sound | null = null;

  // Serial / link-cable controller. Constructed eagerly here (no
  // dependency cycle to dodge) so the SIOCNT/SIODATA/RCNT/JOY ranges
  // are mapped from the first read.
  sio: Sio;

  constructor(
    public bus: Bus,
    public ppu: Ppu,
    public dma: Dma,
    public timers: Timers,
    public irq: Irq,
    public keypad: Keypad,
    public cpu: Cpu,
  ) {
    this.raw16 = new Uint16Array(this.raw.buffer);
    this.raw32 = new Uint32Array(this.raw.buffer);
    this.sio = new Sio(irq);
  }

  read8(addr: number): number {
    addr &= 0x3FF;
    const v16 = this.read16(addr & ~1);
    return (addr & 1) ? (v16 >>> 8) & 0xFF : v16 & 0xFF;
  }
  read32(addr: number): number {
    return ((this.read16(addr) | (this.read16(addr + 2) << 16)) >>> 0);
  }
  write8(addr: number, v: number): void {
    addr &= 0x3FF; v &= 0xFF;
    // 8-bit writes to most halfword regs are usually low-byte; we read-modify-write
    // to preserve the other byte. A handful of regs allow byte writes (POSTFLG, HALTCNT).
    if (addr === 0x300) { this.postflg = v; return; }
    if (addr === 0x301) {
      this.haltcnt = v;
      // HALTCNT bit 7: 0 = halt, 1 = stop. We treat both as halt.
      this.cpu.halt();
      return;
    }
    const cur = this.read16(addr & ~1);
    const nv = (addr & 1) ? ((cur & 0x00FF) | (v << 8)) : ((cur & 0xFF00) | v);
    this.write16(addr & ~1, nv);
  }
  write32(addr: number, v: number): void {
    this.write16(addr,     v & 0xFFFF);
    this.write16(addr + 2, (v >>> 16) & 0xFFFF);
  }

  read16(addr: number): number {
    addr &= 0x3FE;
    switch (addr) {
      case 0x000: return this.ppu.dispcnt;
      case 0x004: return this.ppu.readDispstat();
      case 0x006: return this.ppu.vcount & 0xFF;

      case 0x100: case 0x104: case 0x108: case 0x10C:
        return this.timers.readCounter((addr - 0x100) >>> 2);
      case 0x102: case 0x106: case 0x10A: case 0x10E:
        return this.timers.readControl((addr - 0x102) >>> 2);

      case 0x120: case 0x122: case 0x124: case 0x126:
      case 0x128: case 0x12A:
      case 0x134: case 0x140:
      case 0x150: case 0x152: case 0x154: case 0x156: case 0x158: {
        const v = this.sio.read16(addr);
        this.sio.logTrace('R', addr, v, this.cpu.state.r[15]);
        return v;
      }

      case 0x130: return this.keypad.read16();

      case 0x200: return this.irq.ie & 0x3FFF;
      case 0x202: return this.irq.iflag & 0x3FFF;
      case 0x204: return this.waitcnt;
      case 0x208: return this.irq.ime & 1;

      // DMA CNT_H reads need to return the live channel state, not the
      // last MMIO write — games (Crash Bandicoot) poll the enable bit to
      // detect transfer completion, and the raw-mirror would forever
      // report "still enabled" even after we cleared it on completion.
      case 0x0BA: return this.dma.ch[0].control;
      case 0x0C6: return this.dma.ch[1].control;
      case 0x0D2: return this.dma.ch[2].control;
      case 0x0DE: return this.dma.ch[3].control;
    }
    return this.raw16[addr >>> 1];
  }

  write16(addr: number, v: number): void {
    addr &= 0x3FE; v &= 0xFFFF;
    // PPU register block 0x000-0x056.
    if (addr <= 0x056) {
      this.ppu.writeReg(addr, v);
      this.raw16[addr >>> 1] = v;
      return;
    }
    // DMA block 0x0B0-0x0DE.
    if (addr >= 0x0B0 && addr <= 0x0DE) {
      const ch = ((addr - 0x0B0) / 12) | 0;
      const off = (addr - 0x0B0) - ch * 12;
      switch (off) {
        case 0x0: this.dma.writeSrc(ch, (this.dma.ch[ch].src & 0xFFFF0000) | v); break;
        case 0x2: this.dma.writeSrc(ch, (this.dma.ch[ch].src & 0x0000FFFF) | (v << 16)); break;
        case 0x4: this.dma.writeDst(ch, (this.dma.ch[ch].dst & 0xFFFF0000) | v); break;
        case 0x6: this.dma.writeDst(ch, (this.dma.ch[ch].dst & 0x0000FFFF) | (v << 16)); break;
        case 0x8: this.dma.writeCount(ch, v); break;
        case 0xA: this.dma.writeControl(ch, v); break;
      }
      this.raw16[addr >>> 1] = v;
      return;
    }
    // Sound block 0x060-0x0AF.
    //   0x082 SOUNDCNT_H (DirectSound control: volume ratio, L/R enable, timer-sel, FIFO reset)
    //   0x084 SOUNDCNT_X (master enable bit 7)
    //   0x0A0..0x0A3 FIFO_A (4 bytes each MMIO write)
    //   0x0A4..0x0A7 FIFO_B
    if (this.sound) {
      if (addr === 0x082) { this.sound.writeSoundcntH(v); this.raw16[addr >>> 1] = v & ~0x8800; return; }
      if (addr === 0x084) { this.sound.writeSoundcntX(v); this.raw16[addr >>> 1] = v; return; }
      if (addr === 0x0A0 || addr === 0x0A2) {
        this.sound.pushA(v & 0xFF);
        this.sound.pushA((v >> 8) & 0xFF);
        return;
      }
      if (addr === 0x0A4 || addr === 0x0A6) {
        this.sound.pushB(v & 0xFF);
        this.sound.pushB((v >> 8) & 0xFF);
        return;
      }
    }
    // Timers 0x100-0x10E.
    if (addr >= 0x100 && addr <= 0x10E) {
      const i = (addr - 0x100) >>> 2;
      const isReload = (addr & 2) === 0;
      if (isReload) this.timers.writeReload(i, v);
      else          this.timers.writeControl(i, v);
      this.raw16[addr >>> 1] = v;
      return;
    }
    // Serial / link cable. Always route through Sio (no mirror in raw)
    // so reads observe the live state machine. We still preserve the
    // raw16 mirror for any odd byte-write paths that need a fallback.
    if (
      (addr >= 0x120 && addr <= 0x12A) ||
      addr === 0x134 || addr === 0x140 ||
      (addr >= 0x150 && addr <= 0x158)
    ) {
      this.sio.logTrace('W', addr, v, this.cpu.state.r[15]);
      this.sio.write16(addr, v);
      this.raw16[addr >>> 1] = v;
      return;
    }
    // Interrupt + system.
    switch (addr) {
      case 0x200: this.irq.setIe(v); this.raw16[0x200 >>> 1] = this.irq.ie; return;
      case 0x202: this.irq.ackWrite16(v); this.raw16[0x202 >>> 1] = this.irq.iflag; return;
      case 0x204: this.waitcnt = v; this.raw16[0x204 >>> 1] = v; return;
      case 0x208: this.irq.setIme(v); this.raw16[0x208 >>> 1] = this.irq.ime; return;
    }
    this.raw16[addr >>> 1] = v;
  }
}
