{
	"cts__timing__setup__tns__pre_repair": -113.319,
	"cts__timing__setup__ws__pre_repair": -3.24664,
	"cts__clock__skew__setup__pre_repair": 0.21344,
	"cts__clock__skew__hold__pre_repair": 0.21344,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0875236,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0293591,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 234,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.376254,
	"cts__power__switching__total__pre_repair": 0.113516,
	"cts__power__leakage__total__pre_repair": 1.82272e-06,
	"cts__power__total__pre_repair": 0.489771,
	"cts__design__io__pre_repair": 165,
	"cts__design__die__area__pre_repair": 703812,
	"cts__design__core__area__pre_repair": 695750,
	"cts__design__instance__count__pre_repair": 7113,
	"cts__design__instance__area__pre_repair": 331635,
	"cts__design__instance__count__stdcell__pre_repair": 7113,
	"cts__design__instance__area__stdcell__pre_repair": 331635,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.476658,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.476658,
	"cts__timing__setup__tns__post_repair": -113.319,
	"cts__timing__setup__ws__post_repair": -3.24664,
	"cts__clock__skew__setup__post_repair": 0.21344,
	"cts__clock__skew__hold__post_repair": 0.21344,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0875236,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0293591,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 234,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.376254,
	"cts__power__switching__total__post_repair": 0.113516,
	"cts__power__leakage__total__post_repair": 1.82272e-06,
	"cts__power__total__post_repair": 0.489771,
	"cts__design__io__post_repair": 165,
	"cts__design__die__area__post_repair": 703812,
	"cts__design__core__area__post_repair": 695750,
	"cts__design__instance__count__post_repair": 7113,
	"cts__design__instance__area__post_repair": 331635,
	"cts__design__instance__count__stdcell__post_repair": 7113,
	"cts__design__instance__area__stdcell__post_repair": 331635,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.476658,
	"cts__design__instance__utilization__stdcell__post_repair": 0.476658,
	"cts__design__instance__displacement__total": 2476.48,
	"cts__design__instance__displacement__mean": 0.348,
	"cts__design__instance__displacement__max": 77.28,
	"cts__route__wirelength__estimated": 434136,
	"cts__design__instance__count__setup_buffer": 164,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 9148.39,
	"cts__design__instance__displacement__mean": 1.257,
	"cts__design__instance__displacement__max": 84,
	"cts__route__wirelength__estimated": 511165,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.0254037,
	"cts__timing__setup__ws": -0.0163345,
	"cts__clock__skew__setup": 0.212968,
	"cts__clock__skew__hold": 0.212968,
	"cts__timing__drv__max_slew_limit": 0.0874835,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.029382,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 2,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.369634,
	"cts__power__switching__total": 0.113878,
	"cts__power__leakage__total": 1.88576e-06,
	"cts__power__total": 0.483514,
	"cts__design__io": 165,
	"cts__design__die__area": 703812,
	"cts__design__core__area": 695750,
	"cts__design__instance__count": 7277,
	"cts__design__instance__area": 342284,
	"cts__design__instance__count__stdcell": 7277,
	"cts__design__instance__area__stdcell": 342284,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.491964,
	"cts__design__instance__utilization__stdcell": 0.491964
}