{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683192932787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683192932792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 16:35:32 2023 " "Processing started: Thu May 04 16:35:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683192932792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192932792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1lab2 -c ex1lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1lab2 -c ex1lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192932792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683192933271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683192933271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y8 y8 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y8\" differs only in case from object \"y8\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y7 y7 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y7\" differs only in case from object \"y7\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y6 y6 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y6\" differs only in case from object \"y6\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y5 y5 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y5\" differs only in case from object \"y5\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y4 y4 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y4\" differs only in case from object \"y4\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y3 y3 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y3\" differs only in case from object \"y3\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y0 y0 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y0\" differs only in case from object \"y0\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683192940399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1lab2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex1lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex1lab2 " "Found entity 1: ex1lab2" {  } { { "ex1lab2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/ex1lab2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683192940400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192940400 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../prelab2/D_flipflop.sv " "Can't analyze file -- file ../prelab2/D_flipflop.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683192940403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/D_flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683192940408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192940408 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset D_flipflop.sv(7) " "Verilog HDL error at D_flipflop.sv(7): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "D_flipflop.sv" "" { Text "C:/Users/FPT SHOP/Downloads/Lab2/D_flipflop.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683192940409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FPT SHOP/Downloads/Lab2/output_files/ex1lab2.map.smsg " "Generated suppressed messages file C:/Users/FPT SHOP/Downloads/Lab2/output_files/ex1lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192940424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683192940456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 16:35:40 2023 " "Processing ended: Thu May 04 16:35:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683192940456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683192940456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683192940456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192940456 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683192941057 ""}
