Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec  4 15:52:34 2018
| Host         : DESKTOP-RG1BP8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file M_Dvi_timing_summary_routed.rpt -rpx M_Dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : M_Dvi
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2302 register/latch pins with no clock driven by root clock pin: HDMI_in_DVI0_CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.317      -96.273                     24                 1119        0.054        0.000                      0                 1119        2.630        0.000                       0                   583  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CpSl_Clk_i                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_M_ClkPll                                                                         {0.000 5.000}        10.000          100.000         
  clkfbout_M_ClkPll                                                                         {0.000 5.000}        10.000          100.000         
HDMI_in_DVI1_CLK                                                                            {0.000 3.030}        6.060           165.017         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CpSl_Clk_i                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_M_ClkPll                                                                               4.144        0.000                      0                   31        0.204        0.000                      0                   31        4.650        0.000                       0                    33  
  clkfbout_M_ClkPll                                                                                                                                                                                                                           8.592        0.000                       0                     3  
HDMI_in_DVI1_CLK                                                                                 -0.199       -0.795                      4                   57        0.168        0.000                      0                   57        2.630        0.000                       0                    66  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.625        0.000                      0                  923        0.054        0.000                      0                  923       15.732        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_M_ClkPll  HDMI_in_DVI1_CLK        -7.317      -96.273                     24                   24        0.333        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.325        0.000                      0                  100        0.294        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CpSl_Clk_i
  To Clock:  CpSl_Clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CpSl_Clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CpSl_Clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_M_ClkPll
  To Clock:  clk_out1_M_ClkPll

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSl_RisFlage_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.266ns (4.575%)  route 5.548ns (95.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.290    -1.932    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.223    -1.709 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          5.548     3.839    PrSv_ChipTrig0_s[114]
    SLICE_X15Y207        LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  PrSl_RisFlage_s_i_1/O
                         net (fo=1, routed)           0.000     3.882    PrSl_RisFlage_s_i_1_n_0
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150     8.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
                         clock pessimism             -0.544     8.068    
                         clock uncertainty           -0.074     7.993    
    SLICE_X15Y207        FDCE (Setup_fdce_C_D)        0.033     8.026    PrSl_RisFlage_s_reg
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.155ns (37.878%)  route 1.894ns (62.122%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.952 r  PrSv_1sCnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.952    PrSv_1sCnt_s_reg[20]_i_1_n_0
    SLICE_X13Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.118 r  PrSv_1sCnt_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.118    PrSv_1sCnt_s_reg[24]_i_1_n_6
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[25]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y209        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[25]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.138ns (37.529%)  route 1.894ns (62.471%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.952 r  PrSv_1sCnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.952    PrSv_1sCnt_s_reg[20]_i_1_n_0
    SLICE_X13Y209        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.101 r  PrSv_1sCnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.101    PrSv_1sCnt_s_reg[24]_i_1_n_4
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[27]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y209        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.102ns (36.779%)  route 1.894ns (63.221%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.065 r  PrSv_1sCnt_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    PrSv_1sCnt_s_reg[20]_i_1_n_6
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[21]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y208        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[21]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 1.100ns (36.737%)  route 1.894ns (63.263%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.952 r  PrSv_1sCnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.952    PrSv_1sCnt_s_reg[20]_i_1_n_0
    SLICE_X13Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.063 r  PrSv_1sCnt_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.063    PrSv_1sCnt_s_reg[24]_i_1_n_7
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[24]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y209        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[24]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 1.100ns (36.737%)  route 1.894ns (63.263%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.952 r  PrSv_1sCnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.952    PrSv_1sCnt_s_reg[20]_i_1_n_0
    SLICE_X13Y209        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.063 r  PrSv_1sCnt_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.063    PrSv_1sCnt_s_reg[24]_i_1_n_5
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[26]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y209        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[26]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 1.085ns (36.418%)  route 1.894ns (63.582%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.048 r  PrSv_1sCnt_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.048    PrSv_1sCnt_s_reg[20]_i_1_n_4
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[23]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y208        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[23]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.049ns (35.640%)  route 1.894ns (64.360%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.012 r  PrSv_1sCnt_s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.012    PrSv_1sCnt_s_reg[16]_i_1_n_6
    SLICE_X13Y207        FDCE                                         r  PrSv_1sCnt_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150     8.612    PrSl_100MClk_s
    SLICE_X13Y207        FDCE                                         r  PrSv_1sCnt_s_reg[17]/C
                         clock pessimism             -0.569     8.043    
                         clock uncertainty           -0.074     7.968    
    SLICE_X13Y207        FDCE (Setup_fdce_C_D)        0.049     8.017    PrSv_1sCnt_s_reg[17]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 1.047ns (35.597%)  route 1.894ns (64.403%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.010 r  PrSv_1sCnt_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.010    PrSv_1sCnt_s_reg[20]_i_1_n_7
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[20]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y208        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[20]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 PrSv_1sCnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_M_ClkPll rise@10.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 1.047ns (35.597%)  route 1.894ns (64.403%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260     1.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.458 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -3.315    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.222 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.291    -1.931    PrSl_100MClk_s
    SLICE_X13Y203        FDCE                                         r  PrSv_1sCnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDCE (Prop_fdce_C_Q)         0.223    -1.708 f  PrSv_1sCnt_s_reg[0]/Q
                         net (fo=7, routed)           0.747    -0.961    PrSv_1sCnt_s_reg[0]
    SLICE_X12Y209        LUT4 (Prop_lut4_I3_O)        0.053    -0.908 r  PrSv_1sCnt_s[12]_i_5/O
                         net (fo=6, routed)           0.546    -0.363    PrSv_1sCnt_s[12]_i_5_n_0
    SLICE_X12Y207        LUT5 (Prop_lut5_I4_O)        0.138    -0.225 r  PrSl_HpdSi1161_s_i_2/O
                         net (fo=9, routed)           0.601     0.377    PrSl_HpdSi1161_s_i_2_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.043     0.420 r  PrSv_1sCnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     0.420    PrSv_1sCnt_s[0]_i_5_n_0
    SLICE_X13Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.687 r  PrSv_1sCnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.687    PrSv_1sCnt_s_reg[0]_i_1_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.740 r  PrSv_1sCnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.740    PrSv_1sCnt_s_reg[4]_i_1_n_0
    SLICE_X13Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.793 r  PrSv_1sCnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    PrSv_1sCnt_s_reg[8]_i_1_n_0
    SLICE_X13Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.846 r  PrSv_1sCnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.846    PrSv_1sCnt_s_reg[12]_i_1_n_0
    SLICE_X13Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.899 r  PrSv_1sCnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.899    PrSv_1sCnt_s_reg[16]_i_1_n_0
    SLICE_X13Y208        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.010 r  PrSv_1sCnt_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.010    PrSv_1sCnt_s_reg[20]_i_1_n_5
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                     10.000    10.000 r  
    AB27                                              0.000    10.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000    10.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147    11.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     5.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     7.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149     8.611    PrSl_100MClk_s
    SLICE_X13Y208        FDCE                                         r  PrSv_1sCnt_s_reg[22]/C
                         clock pessimism             -0.569     8.042    
                         clock uncertainty           -0.074     7.967    
    SLICE_X13Y208        FDCE (Setup_fdce_C_D)        0.049     8.016    PrSv_1sCnt_s_reg[22]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  7.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.576    -0.345    PrSl_100MClk_s
    SLICE_X13Y207        FDCE                                         r  PrSv_1sCnt_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y207        FDCE (Prop_fdce_C_Q)         0.100    -0.245 r  PrSv_1sCnt_s_reg[19]/Q
                         net (fo=4, routed)           0.098    -0.148    PrSv_1sCnt_s_reg[19]
    SLICE_X13Y207        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.071 r  PrSv_1sCnt_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.071    PrSv_1sCnt_s_reg[16]_i_1_n_4
    SLICE_X13Y207        FDCE                                         r  PrSv_1sCnt_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782    -0.305    PrSl_100MClk_s
    SLICE_X13Y207        FDCE                                         r  PrSv_1sCnt_s_reg[19]/C
                         clock pessimism             -0.040    -0.345    
    SLICE_X13Y207        FDCE (Hold_fdce_C_D)         0.071    -0.274    PrSv_1sCnt_s_reg[19]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.576    -0.345    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDCE (Prop_fdce_C_Q)         0.100    -0.245 r  PrSv_1sCnt_s_reg[27]/Q
                         net (fo=2, routed)           0.098    -0.148    PrSv_1sCnt_s_reg[27]
    SLICE_X13Y209        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.071 r  PrSv_1sCnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.071    PrSv_1sCnt_s_reg[24]_i_1_n_4
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782    -0.305    PrSl_100MClk_s
    SLICE_X13Y209        FDCE                                         r  PrSv_1sCnt_s_reg[27]/C
                         clock pessimism             -0.040    -0.345    
    SLICE_X13Y209        FDCE (Hold_fdce_C_D)         0.071    -0.274    PrSv_1sCnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSl_FallFlage_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.576    -0.345    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.118    -0.227 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           0.146    -0.081    PrSv_ChipTrig0_s[115]
    SLICE_X14Y208        LUT6 (Prop_lut6_I0_O)        0.028    -0.053 r  PrSl_FallFlage_s_i_1/O
                         net (fo=1, routed)           0.000    -0.053    PrSl_FallFlage_s_i_1_n_0
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782    -0.305    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
                         clock pessimism             -0.040    -0.345    
    SLICE_X14Y208        FDCE (Hold_fdce_C_D)         0.087    -0.258    PrSl_FallFlage_s_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PrSl_HpdSi1161_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSl_HpdSi1161_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.591%)  route 0.148ns (50.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X12Y205        FDCE                                         r  PrSl_HpdSi1161_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDCE (Prop_fdce_C_Q)         0.118    -0.226 r  PrSl_HpdSi1161_s_reg/Q
                         net (fo=2, routed)           0.148    -0.078    PrSl_HpdSi1161_s
    SLICE_X12Y205        LUT6 (Prop_lut6_I5_O)        0.028    -0.050 r  PrSl_HpdSi1161_s_i_1/O
                         net (fo=1, routed)           0.000    -0.050    PrSl_HpdSi1161_s_i_1_n_0
    SLICE_X12Y205        FDCE                                         r  PrSl_HpdSi1161_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X12Y205        FDCE                                         r  PrSl_HpdSi1161_s_reg/C
                         clock pessimism             -0.040    -0.344    
    SLICE_X12Y205        FDCE (Hold_fdce_C_D)         0.087    -0.257    PrSl_HpdSi1161_s_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.185%)  route 0.098ns (34.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y206        FDCE                                         r  PrSv_1sCnt_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDCE (Prop_fdce_C_Q)         0.100    -0.244 r  PrSv_1sCnt_s_reg[12]/Q
                         net (fo=2, routed)           0.098    -0.147    PrSv_1sCnt_s_reg[12]
    SLICE_X13Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.064 r  PrSv_1sCnt_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    PrSv_1sCnt_s_reg[12]_i_1_n_7
    SLICE_X13Y206        FDCE                                         r  PrSv_1sCnt_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y206        FDCE                                         r  PrSv_1sCnt_s_reg[12]/C
                         clock pessimism             -0.040    -0.344    
    SLICE_X13Y206        FDCE (Hold_fdce_C_D)         0.071    -0.273    PrSv_1sCnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.981%)  route 0.104ns (37.019%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y205        FDCE (Prop_fdce_C_Q)         0.100    -0.244 r  PrSv_1sCnt_s_reg[11]/Q
                         net (fo=4, routed)           0.104    -0.140    PrSv_1sCnt_s_reg[11]
    SLICE_X13Y205        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.063 r  PrSv_1sCnt_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.063    PrSv_1sCnt_s_reg[8]_i_1_n_4
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[11]/C
                         clock pessimism             -0.040    -0.344    
    SLICE_X13Y205        FDCE (Hold_fdce_C_D)         0.071    -0.273    PrSv_1sCnt_s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.822%)  route 0.111ns (38.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y205        FDCE (Prop_fdce_C_Q)         0.100    -0.244 r  PrSv_1sCnt_s_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.134    PrSv_1sCnt_s_reg[10]
    SLICE_X13Y205        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.055 r  PrSv_1sCnt_s_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.055    PrSv_1sCnt_s_reg[8]_i_1_n_5
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[10]/C
                         clock pessimism             -0.040    -0.344    
    SLICE_X13Y205        FDCE (Hold_fdce_C_D)         0.071    -0.273    PrSv_1sCnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.183ns (62.822%)  route 0.108ns (37.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y205        FDCE (Prop_fdce_C_Q)         0.100    -0.244 r  PrSv_1sCnt_s_reg[8]/Q
                         net (fo=4, routed)           0.108    -0.136    PrSv_1sCnt_s_reg[8]
    SLICE_X13Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.053 r  PrSv_1sCnt_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.053    PrSv_1sCnt_s_reg[8]_i_1_n_7
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y205        FDCE                                         r  PrSv_1sCnt_s_reg[8]/C
                         clock pessimism             -0.040    -0.344    
    SLICE_X13Y205        FDCE (Hold_fdce_C_D)         0.071    -0.273    PrSv_1sCnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.179ns (58.125%)  route 0.129ns (41.875%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y206        FDCE                                         r  PrSv_1sCnt_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDCE (Prop_fdce_C_Q)         0.100    -0.244 f  PrSv_1sCnt_s_reg[13]/Q
                         net (fo=6, routed)           0.129    -0.116    PrSv_1sCnt_s_reg[13]
    SLICE_X13Y204        LUT6 (Prop_lut6_I1_O)        0.028    -0.088 r  PrSv_1sCnt_s[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.088    PrSv_1sCnt_s[4]_i_3_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.037 r  PrSv_1sCnt_s_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.037    PrSv_1sCnt_s_reg[4]_i_1_n_5
    SLICE_X13Y204        FDCE                                         r  PrSv_1sCnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y204        FDCE                                         r  PrSv_1sCnt_s_reg[6]/C
                         clock pessimism             -0.026    -0.330    
    SLICE_X13Y204        FDCE (Hold_fdce_C_D)         0.071    -0.259    PrSv_1sCnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PrSv_1sCnt_s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_1sCnt_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_M_ClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_M_ClkPll rise@0.000ns - clk_out1_M_ClkPll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.177ns (57.476%)  route 0.131ns (42.524%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.650     0.650 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     1.153    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.895 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -0.947    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.921 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.577    -0.344    PrSl_100MClk_s
    SLICE_X13Y206        FDCE                                         r  PrSv_1sCnt_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDCE (Prop_fdce_C_Q)         0.100    -0.244 f  PrSv_1sCnt_s_reg[13]/Q
                         net (fo=6, routed)           0.131    -0.114    PrSv_1sCnt_s_reg[13]
    SLICE_X13Y204        LUT6 (Prop_lut6_I4_O)        0.028    -0.086 r  PrSv_1sCnt_s[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.086    PrSv_1sCnt_s[4]_i_2_n_0
    SLICE_X13Y204        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.037 r  PrSv_1sCnt_s_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    PrSv_1sCnt_s_reg[4]_i_1_n_4
    SLICE_X13Y204        FDCE                                         r  PrSv_1sCnt_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_M_ClkPll rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816     0.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.132 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.117    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.087 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.783    -0.304    PrSl_100MClk_s
    SLICE_X13Y204        FDCE                                         r  PrSv_1sCnt_s_reg[7]/C
                         clock pessimism             -0.026    -0.330    
    SLICE_X13Y204        FDCE (Hold_fdce_C_D)         0.071    -0.259    PrSv_1sCnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_M_ClkPll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    U_M_ClkPll_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X14Y208    PrSl_FallFlage_s_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X12Y205    PrSl_HpdSi1161_s_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X15Y207    PrSl_RisFlage_s_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X13Y203    PrSv_1sCnt_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X13Y205    PrSv_1sCnt_s_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X13Y205    PrSv_1sCnt_s_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X13Y206    PrSv_1sCnt_s_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X13Y206    PrSv_1sCnt_s_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X14Y208    PrSl_FallFlage_s_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X14Y208    PrSl_FallFlage_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X12Y205    PrSl_HpdSi1161_s_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X12Y205    PrSl_HpdSi1161_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X15Y207    PrSl_RisFlage_s_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X15Y207    PrSl_RisFlage_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y203    PrSv_1sCnt_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y203    PrSv_1sCnt_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y205    PrSv_1sCnt_s_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y205    PrSv_1sCnt_s_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X14Y208    PrSl_FallFlage_s_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X15Y207    PrSl_RisFlage_s_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y207    PrSv_1sCnt_s_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y207    PrSv_1sCnt_s_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y207    PrSv_1sCnt_s_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y207    PrSv_1sCnt_s_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y208    PrSv_1sCnt_s_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y208    PrSv_1sCnt_s_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y208    PrSv_1sCnt_s_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y208    PrSv_1sCnt_s_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_M_ClkPll
  To Clock:  clkfbout_M_ClkPll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_M_ClkPll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_M_ClkPll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    U_M_ClkPll_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_in_DVI1_CLK
  To Clock:  HDMI_in_DVI1_CLK

Setup :            4  Failing Endpoints,  Worst Slack       -0.199ns,  Total Violation       -0.795ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.981ns  (logic 0.306ns (5.116%)  route 5.675ns (94.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           5.204    14.039    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X15Y206        FDCE (Setup_fdce_C_CE)      -0.197    13.840    PrSv_Dvi1VsyncCnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.981ns  (logic 0.306ns (5.116%)  route 5.675ns (94.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           5.204    14.039    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X15Y206        FDCE (Setup_fdce_C_CE)      -0.197    13.840    PrSv_Dvi1VsyncCnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.981ns  (logic 0.306ns (5.116%)  route 5.675ns (94.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           5.204    14.039    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X15Y206        FDCE (Setup_fdce_C_CE)      -0.197    13.840    PrSv_Dvi1VsyncCnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.981ns  (logic 0.306ns (5.116%)  route 5.675ns (94.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           5.204    14.039    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X15Y206        FDCE (Setup_fdce_C_CE)      -0.197    13.840    PrSv_Dvi1VsyncCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.769ns  (logic 0.306ns (5.304%)  route 5.463ns (94.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.992    13.827    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X14Y207        FDCE (Setup_fdce_C_CE)      -0.175    13.862    PrSv_Dvi1VsyncCnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.769ns  (logic 0.306ns (5.304%)  route 5.463ns (94.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.992    13.827    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X14Y207        FDCE (Setup_fdce_C_CE)      -0.175    13.862    PrSv_Dvi1VsyncCnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.769ns  (logic 0.306ns (5.304%)  route 5.463ns (94.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.992    13.827    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X14Y207        FDCE (Setup_fdce_C_CE)      -0.175    13.862    PrSv_Dvi1VsyncCnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 PrSl_Dvi1VsyncDly1_s_reg/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        5.769ns  (logic 0.306ns (5.304%)  route 5.463ns (94.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 13.682 - 9.090 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 8.058 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.286     8.058    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y210        FDCE                                         r  PrSl_Dvi1VsyncDly1_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210        FDCE (Prop_fdce_C_Q)         0.263     8.321 f  PrSl_Dvi1VsyncDly1_s_reg/Q
                         net (fo=3, routed)           0.471     8.792    PrSv_ChipTrig0_s[83]
    SLICE_X14Y206        LUT3 (Prop_lut3_I2_O)        0.043     8.835 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.992    13.827    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148    13.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X14Y207        FDCE (Setup_fdce_C_CE)      -0.175    13.862    PrSv_Dvi1VsyncCnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        1.817ns  (logic 0.392ns (21.578%)  route 1.425ns (78.422%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 13.681 - 9.090 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 8.060 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288     8.060    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDCE (Prop_fdce_C_Q)         0.263     8.323 r  PrSv_Dvi1DeCnt_s_reg[1]/Q
                         net (fo=8, routed)           0.671     8.993    PrSv_ChipTrig0_s[85]
    SLICE_X20Y206        LUT6 (Prop_lut6_I3_O)        0.043     9.036 r  PrSv_Dvi1DeCnt_s[6]_i_2/O
                         net (fo=2, routed)           0.422     9.458    PrSv_Dvi1DeCnt_s[6]_i_2_n_0
    SLICE_X19Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.501 r  PrSv_Dvi1DeCnt_s[10]_i_3/O
                         net (fo=4, routed)           0.332     9.833    PrSv_Dvi1DeCnt_s[10]_i_3_n_0
    SLICE_X20Y205        LUT6 (Prop_lut6_I5_O)        0.043     9.876 r  PrSv_Dvi1DeCnt_s[10]_i_1/O
                         net (fo=1, routed)           0.000     9.876    PrSv_Dvi1DeCnt_s[10]_i_1_n_0
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.147    13.681    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.072    
                         clock uncertainty           -0.035    14.036    
    SLICE_X20Y205        FDCE (Setup_fdce_C_D)        0.069    14.105    PrSv_Dvi1DeCnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (HDMI_in_DVI1_CLK fall@9.090ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        1.813ns  (logic 0.392ns (21.626%)  route 1.421ns (78.374%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 13.681 - 9.090 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 8.060 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541     4.571 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108     6.679    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.772 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288     8.060    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDCE (Prop_fdce_C_Q)         0.263     8.323 r  PrSv_Dvi1DeCnt_s_reg[1]/Q
                         net (fo=8, routed)           0.671     8.993    PrSv_ChipTrig0_s[85]
    SLICE_X20Y206        LUT6 (Prop_lut6_I3_O)        0.043     9.036 r  PrSv_Dvi1DeCnt_s[6]_i_2/O
                         net (fo=2, routed)           0.422     9.458    PrSv_Dvi1DeCnt_s[6]_i_2_n_0
    SLICE_X19Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.501 r  PrSv_Dvi1DeCnt_s[10]_i_3/O
                         net (fo=4, routed)           0.328     9.829    PrSv_Dvi1DeCnt_s[10]_i_3_n_0
    SLICE_X20Y205        LUT6 (Prop_lut6_I5_O)        0.043     9.872 r  PrSv_Dvi1DeCnt_s[9]_i_1/O
                         net (fo=1, routed)           0.000     9.872    PrSv_Dvi1DeCnt_s[9]_i_1_n_0
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      9.090     9.090 f  
    D12                                               0.000     9.090 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     9.090    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408    10.498 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953    12.451    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.534 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.147    13.681    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.390    14.072    
                         clock uncertainty           -0.035    14.036    
    SLICE_X20Y205        FDCE (Setup_fdce_C_D)        0.069    14.105    PrSv_Dvi1DeCnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 PrSv_Dvi1HCnt_s_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1HCnt_s_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.274ns  (logic 0.135ns (49.328%)  route 0.139ns (50.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 5.682 - 3.030 ) 
    Source Clock Delay      (SCD):    2.174ns = ( 5.204 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.572     5.204    PrSl_Dvi1Clk_s_BUFG
    SLICE_X17Y212        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y212        FDCE (Prop_fdce_C_Q)         0.107     5.311 r  PrSv_Dvi1HCnt_s_reg[0]/Q
                         net (fo=9, routed)           0.139     5.450    PrSv_ChipTrig0_s[95]
    SLICE_X18Y212        LUT6 (Prop_lut6_I2_O)        0.028     5.478 r  PrSv_Dvi1HCnt_s[4]_i_1/O
                         net (fo=1, routed)           0.000     5.478    PrSv_Dvi1HCnt_s[4]_i_1_n_0
    SLICE_X18Y212        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.776     5.682    PrSl_Dvi1Clk_s_BUFG
    SLICE_X18Y212        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.464     5.217    
    SLICE_X18Y212        FDCE (Hold_fdce_C_D)         0.093     5.310    PrSv_Dvi1HCnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.310    
                         arrival time                           5.478    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PrSv_Dvi1HCnt_s_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1HCnt_s_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.092%)  route 0.080ns (32.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 5.685 - 3.030 ) 
    Source Clock Delay      (SCD):    2.176ns = ( 5.206 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574     5.206    PrSl_Dvi1Clk_s_BUFG
    SLICE_X19Y209        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y209        FDCE (Prop_fdce_C_Q)         0.098     5.304 r  PrSv_Dvi1HCnt_s_reg[8]/Q
                         net (fo=5, routed)           0.080     5.385    PrSv_ChipTrig0_s[103]
    SLICE_X19Y209        LUT6 (Prop_lut6_I1_O)        0.066     5.451 r  PrSv_Dvi1HCnt_s[9]_i_1/O
                         net (fo=1, routed)           0.000     5.451    PrSv_Dvi1HCnt_s[9]_i_1_n_0
    SLICE_X19Y209        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.779     5.685    PrSl_Dvi1Clk_s_BUFG
    SLICE_X19Y209        FDCE                                         r  PrSv_Dvi1HCnt_s_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.206    
    SLICE_X19Y209        FDCE (Hold_fdce_C_D)         0.068     5.274    PrSv_Dvi1HCnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.274    
                         arrival time                           5.451    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.273ns  (logic 0.178ns (65.151%)  route 0.095ns (34.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 5.685 - 3.030 ) 
    Source Clock Delay      (SCD):    2.176ns = ( 5.206 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574     5.206    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y205        FDCE (Prop_fdce_C_Q)         0.112     5.318 r  PrSv_Dvi1DeCnt_s_reg[8]/Q
                         net (fo=5, routed)           0.095     5.414    PrSv_ChipTrig0_s[92]
    SLICE_X20Y205        LUT6 (Prop_lut6_I3_O)        0.066     5.480 r  PrSv_Dvi1DeCnt_s[10]_i_1/O
                         net (fo=1, routed)           0.000     5.480    PrSv_Dvi1DeCnt_s[10]_i_1_n_0
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.779     5.685    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.206    
    SLICE_X20Y205        FDCE (Hold_fdce_C_D)         0.093     5.299    PrSv_Dvi1DeCnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           5.480    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 PrSv_Dvi1VsyncCnt_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.253ns  (logic 0.162ns (64.033%)  route 0.091ns (35.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 5.687 - 3.030 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 5.207 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.575     5.207    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y206        FDCE (Prop_fdce_C_Q)         0.098     5.305 r  PrSv_Dvi1VsyncCnt_s_reg[2]/Q
                         net (fo=5, routed)           0.091     5.396    PrSv_Dvi1VsyncCnt_s[2]
    SLICE_X15Y206        LUT6 (Prop_lut6_I3_O)        0.064     5.460 r  PrSv_Dvi1VsyncCnt_s[3]_i_1/O
                         net (fo=1, routed)           0.000     5.460    PrSv_Dvi1VsyncCnt_s[3]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.781     5.687    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.479     5.207    
    SLICE_X15Y206        FDCE (Hold_fdce_C_D)         0.069     5.276    PrSv_Dvi1VsyncCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                           5.460    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PrSv_Dvi1VsyncCnt_s_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.293ns  (logic 0.135ns (46.055%)  route 0.158ns (53.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.686 - 3.030 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 5.207 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.575     5.207    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y206        FDCE (Prop_fdce_C_Q)         0.107     5.314 r  PrSv_Dvi1VsyncCnt_s_reg[3]/Q
                         net (fo=4, routed)           0.158     5.473    PrSv_Dvi1VsyncCnt_s[3]
    SLICE_X14Y207        LUT6 (Prop_lut6_I4_O)        0.028     5.501 r  PrSv_Dvi1VsyncCnt_s[4]_i_1/O
                         net (fo=1, routed)           0.000     5.501    PrSv_Dvi1VsyncCnt_s[4]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.780     5.686    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.465     5.220    
    SLICE_X14Y207        FDCE (Hold_fdce_C_D)         0.093     5.313    PrSv_Dvi1VsyncCnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.313    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.305ns  (logic 0.150ns (49.104%)  route 0.155ns (50.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.686 - 3.030 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 5.207 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.575     5.207    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDCE (Prop_fdce_C_Q)         0.123     5.330 r  PrSv_Dvi1DeCnt_s_reg[1]/Q
                         net (fo=8, routed)           0.155     5.486    PrSv_ChipTrig0_s[85]
    SLICE_X16Y206        LUT5 (Prop_lut5_I4_O)        0.027     5.513 r  PrSv_Dvi1DeCnt_s[2]_i_1/O
                         net (fo=1, routed)           0.000     5.513    PrSv_Dvi1DeCnt_s[2]_i_1_n_0
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.780     5.686    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.207    
    SLICE_X16Y206        FDCE (Hold_fdce_C_D)         0.102     5.309    PrSv_Dvi1DeCnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.309    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PrSv_Dvi1VsyncCnt_s_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.297ns  (logic 0.151ns (50.819%)  route 0.146ns (49.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.686 - 3.030 ) 
    Source Clock Delay      (SCD):    2.176ns = ( 5.206 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574     5.206    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y207        FDCE (Prop_fdce_C_Q)         0.123     5.329 r  PrSv_Dvi1VsyncCnt_s_reg[7]/Q
                         net (fo=2, routed)           0.146     5.476    PrSv_Dvi1VsyncCnt_s[7]
    SLICE_X14Y207        LUT6 (Prop_lut6_I0_O)        0.028     5.504 r  PrSv_Dvi1VsyncCnt_s[7]_i_2/O
                         net (fo=1, routed)           0.000     5.504    PrSv_Dvi1VsyncCnt_s[7]_i_2_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.780     5.686    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.479     5.206    
    SLICE_X14Y207        FDCE (Hold_fdce_C_D)         0.093     5.299    PrSv_Dvi1VsyncCnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           5.504    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.304ns  (logic 0.151ns (49.631%)  route 0.153ns (50.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 5.685 - 3.030 ) 
    Source Clock Delay      (SCD):    2.176ns = ( 5.206 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574     5.206    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y205        FDCE (Prop_fdce_C_Q)         0.123     5.329 r  PrSv_Dvi1DeCnt_s_reg[6]/Q
                         net (fo=4, routed)           0.153     5.483    PrSv_ChipTrig0_s[90]
    SLICE_X20Y205        LUT4 (Prop_lut4_I2_O)        0.028     5.511 r  PrSv_Dvi1DeCnt_s[6]_i_1/O
                         net (fo=1, routed)           0.000     5.511    PrSv_Dvi1DeCnt_s[6]_i_1_n_0
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.779     5.685    PrSl_Dvi1Clk_s_BUFG
    SLICE_X20Y205        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.206    
    SLICE_X20Y205        FDCE (Hold_fdce_C_D)         0.093     5.299    PrSv_Dvi1DeCnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           5.511    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.306ns  (logic 0.151ns (49.270%)  route 0.155ns (50.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.686 - 3.030 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 5.207 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.575     5.207    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDCE (Prop_fdce_C_Q)         0.123     5.330 r  PrSv_Dvi1DeCnt_s_reg[1]/Q
                         net (fo=8, routed)           0.155     5.486    PrSv_ChipTrig0_s[85]
    SLICE_X16Y206        LUT4 (Prop_lut4_I2_O)        0.028     5.514 r  PrSv_Dvi1DeCnt_s[1]_i_1/O
                         net (fo=1, routed)           0.000     5.514    PrSv_Dvi1DeCnt_s[1]_i_1_n_0
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.780     5.686    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.207    
    SLICE_X16Y206        FDCE (Hold_fdce_C_D)         0.093     5.300    PrSv_Dvi1DeCnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.300    
                         arrival time                           5.514    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PrSv_Dvi1DeCnt_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            PrSv_Dvi1DeCnt_s_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_in_DVI1_CLK fall@3.030ns - HDMI_in_DVI1_CLK fall@3.030ns)
  Data Path Delay:        0.306ns  (logic 0.151ns (49.270%)  route 0.155ns (50.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.686 - 3.030 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 5.207 - 3.030 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465     3.495 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111     4.606    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.632 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.575     5.207    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y206        FDCE (Prop_fdce_C_Q)         0.123     5.330 r  PrSv_Dvi1DeCnt_s_reg[1]/Q
                         net (fo=8, routed)           0.155     5.486    PrSv_ChipTrig0_s[85]
    SLICE_X16Y206        LUT6 (Prop_lut6_I3_O)        0.028     5.514 r  PrSv_Dvi1DeCnt_s[3]_i_1/O
                         net (fo=1, routed)           0.000     5.514    PrSv_Dvi1DeCnt_s[3]_i_1_n_0
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                      3.030     3.030 f  
    D12                                               0.000     3.030 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000     3.030    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.662     3.692 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.184     4.876    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.906 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.780     5.686    PrSl_Dvi1Clk_s_BUFG
    SLICE_X16Y206        FDCE                                         r  PrSv_Dvi1DeCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.478     5.207    
    SLICE_X16Y206        FDCE (Hold_fdce_C_D)         0.093     5.300    PrSv_Dvi1DeCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.300    
                         arrival time                           5.514    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_in_DVI1_CLK
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { HDMI_in_DVI1_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.060       4.651      BUFGCTRL_X0Y17  PrSl_Dvi1Clk_s_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X16Y206   PrSv_Dvi1DeCnt_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X20Y206   PrSv_Dvi1DeCnt_s_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X20Y205   PrSv_Dvi1DeCnt_s_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X17Y212   PrSv_Dvi1HCnt_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X17Y212   PrSv_Dvi1HCnt_s_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X18Y212   PrSv_Dvi1HCnt_s_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X19Y209   PrSv_Dvi1HCnt_s_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X12Y208   PrSv_Dvi1VCnt_s_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.060       5.310      SLICE_X12Y208   PrSv_Dvi1VCnt_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X16Y206   PrSv_Dvi1DeCnt_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X20Y206   PrSv_Dvi1DeCnt_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X17Y212   PrSv_Dvi1HCnt_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X17Y212   PrSv_Dvi1HCnt_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X18Y212   PrSv_Dvi1HCnt_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X19Y209   PrSv_Dvi1HCnt_s_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X12Y208   PrSv_Dvi1VCnt_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X12Y208   PrSv_Dvi1VCnt_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X12Y208   PrSv_Dvi1VCnt_s_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.030       2.630      SLICE_X15Y206   PrSv_Dvi1VsyncCnt_s_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X13Y217   PrSl_Dvi1BDly1_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X13Y217   PrSl_Dvi1BDly1_s_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X13Y217   PrSl_Dvi1BDly1_s_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X13Y217   PrSl_Dvi1BDly1_s_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X12Y217   PrSl_Dvi1BDly1_s_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X12Y217   PrSl_Dvi1BDly1_s_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X12Y217   PrSl_Dvi1BDly1_s_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X7Y209    PrSl_Dvi1GDly1_s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X7Y209    PrSl_Dvi1GDly1_s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.030       2.680      SLICE_X7Y209    PrSl_Dvi1GDly1_s_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.728ns (21.681%)  route 2.630ns (78.319%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.836     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X42Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X42Y214        FDRE (Setup_fdre_C_D)        0.065    37.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.728ns (22.319%)  route 2.534ns (77.681%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.740     7.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X43Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X43Y214        FDRE (Setup_fdre_C_D)        0.034    37.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.374    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 29.690    

Slack (MET) :             29.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.728ns (22.244%)  route 2.545ns (77.756%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 36.796 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.751     7.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X42Y215        LUT5 (Prop_lut5_I3_O)        0.043     7.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.130    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.579    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X42Y215        FDRE (Setup_fdre_C_D)        0.065    37.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 29.709    

Slack (MET) :             29.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.728ns (22.633%)  route 2.489ns (77.367%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.695     7.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X43Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X43Y214        FDRE (Setup_fdre_C_D)        0.033    37.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 29.734    

Slack (MET) :             29.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.728ns (22.633%)  route 2.489ns (77.367%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.695     7.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X43Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X43Y214        FDRE (Setup_fdre_C_D)        0.034    37.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.374    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 29.735    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.728ns (22.640%)  route 2.488ns (77.360%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.694     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X42Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X42Y214        FDRE (Setup_fdre_C_D)        0.064    37.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.728ns (23.047%)  route 2.431ns (76.953%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 36.797 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.637     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X42Y214        LUT5 (Prop_lut5_I2_O)        0.043     7.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.131    36.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.579    37.376    
                         clock uncertainty           -0.035    37.340    
    SLICE_X42Y214        FDRE (Setup_fdre_C_D)        0.066    37.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.406    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 29.825    

Slack (MET) :             29.976ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.728ns (24.228%)  route 2.277ns (75.772%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 36.796 - 33.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.271     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y214        FDRE (Prop_fdre_C_Q)         0.204     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.157     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y215        LUT4 (Prop_lut4_I3_O)        0.126     5.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.636     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X47Y214        LUT6 (Prop_lut6_I3_O)        0.043     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X47Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X47Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.483     7.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X42Y215        LUT6 (Prop_lut6_I4_O)        0.043     7.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.130    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.579    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X42Y215        FDRE (Setup_fdre_C_D)        0.064    37.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 29.976    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.448ns (16.950%)  route 2.195ns (83.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y212        LUT5 (Prop_lut5_I3_O)        0.126     5.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.382     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y212        LUT4 (Prop_lut4_I1_O)        0.043     6.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.495     6.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y212        LUT6 (Prop_lut6_I5_O)        0.043     6.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211     7.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y211        FDRE (Setup_fdre_C_R)       -0.304    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.448ns (16.950%)  route 2.195ns (83.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y212        LUT5 (Prop_lut5_I3_O)        0.126     5.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.382     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y212        LUT4 (Prop_lut4_I1_O)        0.043     6.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.495     6.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y212        LUT6 (Prop_lut6_I5_O)        0.043     6.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211     7.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y211        FDRE (Setup_fdre_C_R)       -0.304    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                 29.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.146%)  route 0.099ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDCE (Prop_fdce_C_Q)         0.100     2.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.099     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y205        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.768     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y205        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.481     2.223    
    SLICE_X42Y205        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDCE (Prop_fdce_C_Q)         0.100     2.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.101     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X42Y205        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.768     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y205        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.481     2.223    
    SLICE_X42Y205        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y206        FDCE (Prop_fdce_C_Q)         0.100     2.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.103     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X42Y206        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.768     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y206        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.484     2.220    
    SLICE_X42Y206        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.587%)  route 0.113ns (55.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.563     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDCE (Prop_fdce_C_Q)         0.091     2.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.113     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X42Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.767     2.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.484     2.219    
    SLICE_X42Y207        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDRE (Prop_fdre_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=3, routed)           0.072     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X42Y211        LUT3 (Prop_lut3_I1_O)        0.028     2.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__1_n_0
    SLICE_X42Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X42Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.484     2.218    
    SLICE_X42Y211        FDRE (Hold_fdre_C_D)         0.087     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.495     2.207    
    SLICE_X47Y206        FDCE (Hold_fdce_C_D)         0.047     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X49Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y205        FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X49Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X49Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.495     2.207    
    SLICE_X49Y205        FDCE (Hold_fdce_C_D)         0.047     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y206        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y206        FDPE (Prop_fdpe_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X49Y206        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y206        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.495     2.207    
    SLICE_X49Y206        FDPE (Hold_fdpe_C_D)         0.047     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.565     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y213        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X32Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.769     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.495     2.210    
    SLICE_X32Y213        FDCE (Hold_fdce_C_D)         0.047     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X47Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.495     2.207    
    SLICE_X47Y206        FDCE (Hold_fdce_C_D)         0.044     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y205  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y205  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_M_ClkPll
  To Clock:  HDMI_in_DVI1_CLK

Setup :           24  Failing Endpoints,  Worst Slack       -7.317ns,  Total Violation      -96.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.317ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        13.745ns  (logic 0.412ns (2.997%)  route 13.333ns (97.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 2934.602 - 2930.010 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 2928.068 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260  2931.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081  2932.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799  2924.542 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143  2926.685    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2926.778 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.290  2928.068    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.223  2928.291 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)         10.325  2938.615    PrSv_ChipTrig0_s[114]
    SLICE_X14Y207        LUT2 (Prop_lut2_I1_O)        0.051  2938.667 f  PrSv_Dvi1VsyncCnt_s[7]_i_4/O
                         net (fo=2, routed)           3.008  2941.675    PrSv_Dvi1VsyncCnt_s[7]_i_4_n_0
    SLICE_X14Y207        LUT6 (Prop_lut6_I5_O)        0.138  2941.813 r  PrSv_Dvi1VsyncCnt_s[4]_i_1/O
                         net (fo=1, routed)           0.000  2941.813    PrSv_Dvi1VsyncCnt_s[4]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408  2931.418 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953  2933.371    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2933.454 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148  2934.602    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  2934.602    
                         clock uncertainty           -0.173  2934.429    
    SLICE_X14Y207        FDCE (Setup_fdce_C_D)        0.067  2934.496    PrSv_Dvi1VsyncCnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                       2934.496    
                         arrival time                       -2941.813    
  -------------------------------------------------------------------
                         slack                                 -7.317    

Slack (VIOLATED) :        -7.240ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        13.671ns  (logic 0.412ns (3.014%)  route 13.259ns (96.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 2934.602 - 2930.010 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 2928.068 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260  2931.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081  2932.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799  2924.542 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143  2926.685    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2926.778 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.290  2928.068    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.223  2928.291 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)         10.325  2938.615    PrSv_ChipTrig0_s[114]
    SLICE_X14Y207        LUT2 (Prop_lut2_I1_O)        0.051  2938.667 f  PrSv_Dvi1VsyncCnt_s[7]_i_4/O
                         net (fo=2, routed)           2.934  2941.600    PrSv_Dvi1VsyncCnt_s[7]_i_4_n_0
    SLICE_X14Y207        LUT6 (Prop_lut6_I5_O)        0.138  2941.738 r  PrSv_Dvi1VsyncCnt_s[7]_i_2/O
                         net (fo=1, routed)           0.000  2941.738    PrSv_Dvi1VsyncCnt_s[7]_i_2_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408  2931.418 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953  2933.371    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2933.454 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148  2934.602    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  2934.602    
                         clock uncertainty           -0.173  2934.429    
    SLICE_X14Y207        FDCE (Setup_fdce_C_D)        0.069  2934.498    PrSv_Dvi1VsyncCnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                       2934.498    
                         arrival time                       -2941.738    
  -------------------------------------------------------------------
                         slack                                 -7.240    

Slack (VIOLATED) :        -4.161ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        10.591ns  (logic 0.266ns (2.512%)  route 10.325ns (97.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 2934.602 - 2930.010 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 2928.068 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260  2931.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081  2932.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799  2924.542 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143  2926.685    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2926.778 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.290  2928.068    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.223  2928.291 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)         10.325  2938.615    PrSv_ChipTrig0_s[114]
    SLICE_X14Y207        LUT5 (Prop_lut5_I3_O)        0.043  2938.658 r  PrSv_Dvi1VsyncCnt_s[5]_i_1/O
                         net (fo=1, routed)           0.000  2938.658    PrSv_Dvi1VsyncCnt_s[5]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408  2931.418 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953  2933.371    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2933.454 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148  2934.602    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  2934.602    
                         clock uncertainty           -0.173  2934.429    
    SLICE_X14Y207        FDCE (Setup_fdce_C_D)        0.068  2934.497    PrSv_Dvi1VsyncCnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                       2934.497    
                         arrival time                       -2938.658    
  -------------------------------------------------------------------
                         slack                                 -4.161    

Slack (VIOLATED) :        -3.913ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        10.313ns  (logic 0.266ns (2.579%)  route 10.047ns (97.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 2934.602 - 2930.010 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 2928.068 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.260  2931.260 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081  2932.341    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799  2924.542 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143  2926.685    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2926.778 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.290  2928.068    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.223  2928.291 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)         10.047  2938.338    PrSv_ChipTrig0_s[114]
    SLICE_X15Y206        LUT6 (Prop_lut6_I4_O)        0.043  2938.381 r  PrSv_Dvi1VsyncCnt_s[3]_i_1/O
                         net (fo=1, routed)           0.000  2938.381    PrSv_Dvi1VsyncCnt_s[3]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.408  2931.418 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.953  2933.371    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2933.454 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.148  2934.602    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  2934.602    
                         clock uncertainty           -0.173  2934.429    
    SLICE_X15Y206        FDCE (Setup_fdce_C_D)        0.038  2934.467    PrSv_Dvi1VsyncCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                       2934.467    
                         arrival time                       -2938.381    
  -------------------------------------------------------------------
                         slack                                 -3.913    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        5.964ns  (logic 0.182ns (3.051%)  route 5.782ns (96.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.147  2929.842 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           3.784  2933.625    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.035  2933.660 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           1.999  2935.659    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y209        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y209        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X12Y209        FDCE (Setup_fdce_C_CE)      -0.100  2931.913    PrSv_Dvi1VCnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                       2931.913    
                         arrival time                       -2935.659    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        6.121ns  (logic 0.159ns (2.598%)  route 5.962ns (97.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.124  2929.819 r  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          5.962  2935.781    PrSv_ChipTrig0_s[114]
    SLICE_X14Y207        LUT6 (Prop_lut6_I4_O)        0.035  2935.815 r  PrSv_Dvi1VsyncCnt_s[6]_i_1/O
                         net (fo=1, routed)           0.000  2935.815    PrSv_Dvi1VsyncCnt_s[6]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X14Y207        FDCE (Setup_fdce_C_D)        0.059  2932.072    PrSv_Dvi1VsyncCnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                       2932.072    
                         arrival time                       -2935.815    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        5.948ns  (logic 0.182ns (3.060%)  route 5.766ns (96.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.147  2929.842 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           3.784  2933.625    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.035  2933.660 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           1.982  2935.643    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X12Y208        FDCE (Setup_fdce_C_CE)      -0.100  2931.913    PrSv_Dvi1VCnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                       2931.913    
                         arrival time                       -2935.643    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        5.948ns  (logic 0.182ns (3.060%)  route 5.766ns (96.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.147  2929.842 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           3.784  2933.625    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.035  2933.660 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           1.982  2935.643    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X12Y208        FDCE (Setup_fdce_C_CE)      -0.100  2931.913    PrSv_Dvi1VCnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                       2931.913    
                         arrival time                       -2935.643    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        5.948ns  (logic 0.182ns (3.060%)  route 5.766ns (96.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.147  2929.842 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           3.784  2933.625    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.035  2933.660 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           1.982  2935.643    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X12Y208        FDCE (Setup_fdce_C_CE)      -0.100  2931.913    PrSv_Dvi1VCnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                       2931.913    
                         arrival time                       -2935.643    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.010ns  (HDMI_in_DVI1_CLK fall@2930.010ns - clk_out1_M_ClkPll rise@2930.000ns)
  Data Path Delay:        5.948ns  (logic 0.182ns (3.060%)  route 5.766ns (96.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 2932.186 - 2930.010 ) 
    Source Clock Delay      (SCD):    -0.305ns = ( 2929.695 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                   2930.000  2930.000 r  
    AB27                                              0.000  2930.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000  2930.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         0.816  2930.816 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553  2931.369    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501  2927.868 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015  2928.883    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030  2928.913 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.782  2929.695    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.147  2929.842 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           3.784  2933.625    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.035  2933.660 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           1.982  2935.643    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                   2930.010  2930.010 f  
    D12                                               0.000  2930.010 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000  2930.010    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         0.465  2930.475 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           1.111  2931.586    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2931.612 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          0.574  2932.186    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  2932.186    
                         clock uncertainty           -0.173  2932.013    
    SLICE_X12Y208        FDCE (Setup_fdce_C_CE)      -0.100  2931.913    PrSv_Dvi1VCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                       2931.913    
                         arrival time                       -2935.643    
  -------------------------------------------------------------------
                         slack                                 -3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        6.958ns  (logic 0.214ns (3.075%)  route 6.744ns (96.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.447   105.570    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X14Y207        FDCE (Hold_fdce_C_CE)        0.044   105.237    PrSv_Dvi1VsyncCnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                       -105.237    
                         arrival time                         105.570    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        6.958ns  (logic 0.214ns (3.075%)  route 6.744ns (96.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.447   105.570    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X14Y207        FDCE (Hold_fdce_C_CE)        0.044   105.237    PrSv_Dvi1VsyncCnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                       -105.237    
                         arrival time                         105.570    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        6.958ns  (logic 0.214ns (3.075%)  route 6.744ns (96.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.447   105.570    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X14Y207        FDCE (Hold_fdce_C_CE)        0.044   105.237    PrSv_Dvi1VsyncCnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                       -105.237    
                         arrival time                         105.570    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        6.958ns  (logic 0.214ns (3.075%)  route 6.744ns (96.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.447   105.570    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X14Y207        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X14Y207        FDCE (Hold_fdce_C_CE)        0.044   105.237    PrSv_Dvi1VsyncCnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                       -105.237    
                         arrival time                         105.570    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.112ns  (logic 0.214ns (3.009%)  route 6.898ns (96.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.600   105.723    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X15Y206        FDCE (Hold_fdce_C_CE)        0.033   105.226    PrSv_Dvi1VsyncCnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                       -105.226    
                         arrival time                         105.723    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.112ns  (logic 0.214ns (3.009%)  route 6.898ns (96.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.600   105.723    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X15Y206        FDCE (Hold_fdce_C_CE)        0.033   105.226    PrSv_Dvi1VsyncCnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                       -105.226    
                         arrival time                         105.723    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.112ns  (logic 0.214ns (3.009%)  route 6.898ns (96.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.600   105.723    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X15Y206        FDCE (Hold_fdce_C_CE)        0.033   105.226    PrSv_Dvi1VsyncCnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                       -105.226    
                         arrival time                         105.723    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PrSl_RisFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VsyncCnt_s_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.112ns  (logic 0.214ns (3.009%)  route 6.898ns (96.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.020 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 98.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.150    98.612    PrSl_100MClk_s
    SLICE_X15Y207        FDCE                                         r  PrSl_RisFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDCE (Prop_fdce_C_Q)         0.178    98.790 f  PrSl_RisFlage_s_reg/Q
                         net (fo=19, routed)          2.298   101.087    PrSv_ChipTrig0_s[114]
    SLICE_X14Y206        LUT3 (Prop_lut3_I0_O)        0.036   101.123 r  PrSv_Dvi1VsyncCnt_s[7]_i_1/O
                         net (fo=8, routed)           4.600   105.723    PrSv_Dvi1VsyncCnt_s[7]_i_1_n_0
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.288   105.020    PrSl_Dvi1Clk_s_BUFG
    SLICE_X15Y206        FDCE                                         r  PrSv_Dvi1VsyncCnt_s_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.020    
                         clock uncertainty            0.173   105.193    
    SLICE_X15Y206        FDCE (Hold_fdce_C_CE)        0.033   105.226    PrSv_Dvi1VsyncCnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                       -105.226    
                         arrival time                         105.723    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.427ns  (logic 0.242ns (3.258%)  route 7.185ns (96.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.019 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 98.611 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149    98.611    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.206    98.817 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           4.652   103.468    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.036   103.504 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           2.533   106.038    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.287   105.019    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.019    
                         clock uncertainty            0.173   105.192    
    SLICE_X12Y208        FDCE (Hold_fdce_C_CE)        0.044   105.236    PrSv_Dvi1VCnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                       -105.236    
                         arrival time                         106.038    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 PrSl_FallFlage_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_M_ClkPll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrSv_Dvi1VCnt_s_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by HDMI_in_DVI1_CLK  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             HDMI_in_DVI1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.010ns  (HDMI_in_DVI1_CLK fall@99.990ns - clk_out1_M_ClkPll rise@100.000ns)
  Data Path Delay:        7.427ns  (logic 0.242ns (3.258%)  route 7.185ns (96.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.019 - 99.990 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 98.611 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_M_ClkPll rise edge)
                                                    100.000   100.000 r  
    AB27                                              0.000   100.000 r  CpSl_Clk_i (IN)
                         net (fo=0)                   0.000   100.000    U_M_ClkPll_0/inst/clk_in1
    AB27                 IBUF (Prop_ibuf_I_O)         1.147   101.147 r  U_M_ClkPll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   102.133    U_M_ClkPll_0/inst/clk_in1_M_ClkPll
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.362 r  U_M_ClkPll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017    97.379    U_M_ClkPll_0/inst/clk_out1_M_ClkPll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.462 r  U_M_ClkPll_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.149    98.611    PrSl_100MClk_s
    SLICE_X14Y208        FDCE                                         r  PrSl_FallFlage_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y208        FDCE (Prop_fdce_C_Q)         0.206    98.817 r  PrSl_FallFlage_s_reg/Q
                         net (fo=5, routed)           4.652   103.468    PrSv_ChipTrig0_s[115]
    SLICE_X12Y208        LUT2 (Prop_lut2_I0_O)        0.036   103.504 r  PrSv_Dvi1VCnt_s[7]_i_1/O
                         net (fo=8, routed)           2.533   106.038    PrSv_Dvi1VCnt_s[7]_i_1_n_0
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_in_DVI1_CLK fall edge)
                                                     99.990    99.990 f  
    D12                                               0.000    99.990 f  HDMI_in_DVI1_CLK (IN)
                         net (fo=0)                   0.000    99.990    HDMI_in_DVI1_CLK
    D12                  IBUF (Prop_ibuf_I_O)         1.541   101.531 f  U_M_Ibufg_1/O
                         net (fo=1, routed)           2.108   103.639    PrSl_Dvi1Clk_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   103.732 f  PrSl_Dvi1Clk_s_BUFG_inst/O
                         net (fo=65, routed)          1.287   105.019    PrSl_Dvi1Clk_s_BUFG
    SLICE_X12Y208        FDCE                                         r  PrSv_Dvi1VCnt_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   105.019    
                         clock uncertainty            0.173   105.192    
    SLICE_X12Y208        FDCE (Hold_fdce_C_CE)        0.044   105.236    PrSv_Dvi1VCnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                       -105.236    
                         arrival time                         106.038    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.405ns (16.966%)  route 1.982ns (83.034%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.348     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y212        FDCE (Recov_fdce_C_CLR)     -0.212    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.405ns (16.966%)  route 1.982ns (83.034%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.348     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y212        FDCE (Recov_fdce_C_CLR)     -0.212    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.405ns (16.966%)  route 1.982ns (83.034%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.348     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y212        FDCE (Recov_fdce_C_CLR)     -0.212    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.405ns (16.966%)  route 1.982ns (83.034%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.348     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y212        FDCE (Recov_fdce_C_CLR)     -0.212    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.405ns (16.966%)  route 1.982ns (83.034%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.348     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.134    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.579    37.379    
                         clock uncertainty           -0.035    37.343    
    SLICE_X40Y212        FDCE (Recov_fdce_C_CLR)     -0.212    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.405ns (17.162%)  route 1.955ns (82.838%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.320     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.132    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.601    37.399    
                         clock uncertainty           -0.035    37.363    
    SLICE_X42Y212        FDCE (Recov_fdce_C_CLR)     -0.187    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.405ns (17.162%)  route 1.955ns (82.838%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.320     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.132    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.601    37.399    
                         clock uncertainty           -0.035    37.363    
    SLICE_X42Y212        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 30.430    

Slack (MET) :             30.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.405ns (17.162%)  route 1.955ns (82.838%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.320     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.132    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.601    37.399    
                         clock uncertainty           -0.035    37.363    
    SLICE_X42Y212        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 30.430    

Slack (MET) :             30.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.405ns (17.162%)  route 1.955ns (82.838%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.320     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.132    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.601    37.399    
                         clock uncertainty           -0.035    37.363    
    SLICE_X42Y212        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 30.430    

Slack (MET) :             30.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.405ns (17.162%)  route 1.955ns (82.838%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.268     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_fdre_C_Q)         0.236     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.268     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y212        LUT4 (Prop_lut4_I3_O)        0.126     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.366     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y212        LUT1 (Prop_lut1_I0_O)        0.043     6.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.320     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.132    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.601    37.399    
                         clock uncertainty           -0.035    37.363    
    SLICE_X42Y212        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                 30.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.757%)  route 0.139ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X49Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y204        FDPE (Prop_fdpe_C_Q)         0.100     2.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.766     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.481     2.221    
    SLICE_X47Y205        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.836%)  route 0.145ns (59.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.565     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y215        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X33Y213        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.769     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X33Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.482     2.223    
    SLICE_X33Y213        FDCE (Remov_fdce_C_CLR)     -0.069     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.836%)  route 0.145ns (59.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.565     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y215        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X33Y213        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.769     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X33Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.482     2.223    
    SLICE_X33Y213        FDCE (Remov_fdce_C_CLR)     -0.069     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.301    





