{
  "module_name": "pinctrl-cannonlake.c",
  "hash_id": "6887a431583a00e8a23545a29fffb9dbcc744c9edd01738b59bb962a3eb341aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-cannonlake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define CNL_LP_PAD_OWN\t\t0x020\n#define CNL_LP_PADCFGLOCK\t0x080\n#define CNL_LP_HOSTSW_OWN\t0x0b0\n#define CNL_LP_GPI_IS\t\t0x100\n#define CNL_LP_GPI_IE\t\t0x120\n\n#define CNL_H_PAD_OWN\t\t0x020\n#define CNL_H_PADCFGLOCK\t0x080\n#define CNL_H_HOSTSW_OWN\t0x0c0\n#define CNL_H_GPI_IS\t\t0x100\n#define CNL_H_GPI_IE\t\t0x120\n\n#define CNL_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define CNL_LP_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, CNL_LP)\n\n#define CNL_H_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, CNL_H)\n\n \nstatic const struct pinctrl_pin_desc cnlh_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"RCINB\"),\n\tPINCTRL_PIN(1, \"LAD_0\"),\n\tPINCTRL_PIN(2, \"LAD_1\"),\n\tPINCTRL_PIN(3, \"LAD_2\"),\n\tPINCTRL_PIN(4, \"LAD_3\"),\n\tPINCTRL_PIN(5, \"LFRAMEB\"),\n\tPINCTRL_PIN(6, \"SERIRQ\"),\n\tPINCTRL_PIN(7, \"PIRQAB\"),\n\tPINCTRL_PIN(8, \"CLKRUNB\"),\n\tPINCTRL_PIN(9, \"CLKOUT_LPC_0\"),\n\tPINCTRL_PIN(10, \"CLKOUT_LPC_1\"),\n\tPINCTRL_PIN(11, \"PMEB\"),\n\tPINCTRL_PIN(12, \"BM_BUSYB\"),\n\tPINCTRL_PIN(13, \"SUSWARNB_SUSPWRDNACK\"),\n\tPINCTRL_PIN(14, \"SUS_STATB\"),\n\tPINCTRL_PIN(15, \"SUSACKB\"),\n\tPINCTRL_PIN(16, \"CLKOUT_48\"),\n\tPINCTRL_PIN(17, \"SD_VDD1_PWR_EN_B\"),\n\tPINCTRL_PIN(18, \"ISH_GP_0\"),\n\tPINCTRL_PIN(19, \"ISH_GP_1\"),\n\tPINCTRL_PIN(20, \"ISH_GP_2\"),\n\tPINCTRL_PIN(21, \"ISH_GP_3\"),\n\tPINCTRL_PIN(22, \"ISH_GP_4\"),\n\tPINCTRL_PIN(23, \"ISH_GP_5\"),\n\tPINCTRL_PIN(24, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(25, \"GSPI0_CS1B\"),\n\tPINCTRL_PIN(26, \"GSPI1_CS1B\"),\n\tPINCTRL_PIN(27, \"VRALERTB\"),\n\tPINCTRL_PIN(28, \"CPU_GP_2\"),\n\tPINCTRL_PIN(29, \"CPU_GP_3\"),\n\tPINCTRL_PIN(30, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(31, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(32, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(33, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(34, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(35, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(36, \"SSP_MCLK\"),\n\tPINCTRL_PIN(37, \"SLP_S0B\"),\n\tPINCTRL_PIN(38, \"PLTRSTB\"),\n\tPINCTRL_PIN(39, \"SPKR\"),\n\tPINCTRL_PIN(40, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(41, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(42, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(43, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(44, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(45, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(46, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(47, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(48, \"SML1ALERTB\"),\n\tPINCTRL_PIN(49, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(50, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(51, \"SMBCLK\"),\n\tPINCTRL_PIN(52, \"SMBDATA\"),\n\tPINCTRL_PIN(53, \"SMBALERTB\"),\n\tPINCTRL_PIN(54, \"SML0CLK\"),\n\tPINCTRL_PIN(55, \"SML0DATA\"),\n\tPINCTRL_PIN(56, \"SML0ALERTB\"),\n\tPINCTRL_PIN(57, \"SML1CLK\"),\n\tPINCTRL_PIN(58, \"SML1DATA\"),\n\tPINCTRL_PIN(59, \"UART0_RXD\"),\n\tPINCTRL_PIN(60, \"UART0_TXD\"),\n\tPINCTRL_PIN(61, \"UART0_RTSB\"),\n\tPINCTRL_PIN(62, \"UART0_CTSB\"),\n\tPINCTRL_PIN(63, \"UART1_RXD\"),\n\tPINCTRL_PIN(64, \"UART1_TXD\"),\n\tPINCTRL_PIN(65, \"UART1_RTSB\"),\n\tPINCTRL_PIN(66, \"UART1_CTSB\"),\n\tPINCTRL_PIN(67, \"I2C0_SDA\"),\n\tPINCTRL_PIN(68, \"I2C0_SCL\"),\n\tPINCTRL_PIN(69, \"I2C1_SDA\"),\n\tPINCTRL_PIN(70, \"I2C1_SCL\"),\n\tPINCTRL_PIN(71, \"UART2_RXD\"),\n\tPINCTRL_PIN(72, \"UART2_TXD\"),\n\tPINCTRL_PIN(73, \"UART2_RTSB\"),\n\tPINCTRL_PIN(74, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(75, \"SPI1_CSB\"),\n\tPINCTRL_PIN(76, \"SPI1_CLK\"),\n\tPINCTRL_PIN(77, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(78, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(79, \"ISH_I2C2_SDA\"),\n\tPINCTRL_PIN(80, \"SSP2_SFRM\"),\n\tPINCTRL_PIN(81, \"SSP2_TXD\"),\n\tPINCTRL_PIN(82, \"SSP2_RXD\"),\n\tPINCTRL_PIN(83, \"SSP2_SCLK\"),\n\tPINCTRL_PIN(84, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(85, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(86, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(87, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(88, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(89, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(90, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(91, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(92, \"DMIC_CLK_1\"),\n\tPINCTRL_PIN(93, \"DMIC_DATA_1\"),\n\tPINCTRL_PIN(94, \"DMIC_CLK_0\"),\n\tPINCTRL_PIN(95, \"DMIC_DATA_0\"),\n\tPINCTRL_PIN(96, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(97, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(98, \"ISH_I2C2_SCL\"),\n\t \n\tPINCTRL_PIN(99, \"SD3_CMD\"),\n\tPINCTRL_PIN(100, \"SD3_D0\"),\n\tPINCTRL_PIN(101, \"SD3_D1\"),\n\tPINCTRL_PIN(102, \"SD3_D2\"),\n\tPINCTRL_PIN(103, \"SD3_D3\"),\n\tPINCTRL_PIN(104, \"SD3_CDB\"),\n\tPINCTRL_PIN(105, \"SD3_CLK\"),\n\tPINCTRL_PIN(106, \"SD3_WP\"),\n\t \n\tPINCTRL_PIN(107, \"HDA_BCLK\"),\n\tPINCTRL_PIN(108, \"HDA_RSTB\"),\n\tPINCTRL_PIN(109, \"HDA_SYNC\"),\n\tPINCTRL_PIN(110, \"HDA_SDO\"),\n\tPINCTRL_PIN(111, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(112, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(113, \"SSP1_SFRM\"),\n\tPINCTRL_PIN(114, \"SSP1_TXD\"),\n\t \n\tPINCTRL_PIN(115, \"CNV_BTEN\"),\n\tPINCTRL_PIN(116, \"CNV_GNEN\"),\n\tPINCTRL_PIN(117, \"CNV_WFEN\"),\n\tPINCTRL_PIN(118, \"CNV_WCEN\"),\n\tPINCTRL_PIN(119, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(120, \"vCNV_GNSS_HOST_WAKEB\"),\n\tPINCTRL_PIN(121, \"vSD3_CD_B\"),\n\tPINCTRL_PIN(122, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(123, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(124, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(125, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(126, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(127, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(128, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(129, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(130, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(131, \"vCNV_GNSS_UART_TXD\"),\n\tPINCTRL_PIN(132, \"vCNV_GNSS_UART_RXD\"),\n\tPINCTRL_PIN(133, \"vCNV_GNSS_UART_CTS_B\"),\n\tPINCTRL_PIN(134, \"vCNV_GNSS_UART_RTS_B\"),\n\tPINCTRL_PIN(135, \"vUART0_TXD\"),\n\tPINCTRL_PIN(136, \"vUART0_RXD\"),\n\tPINCTRL_PIN(137, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(138, \"vUART0_RTSB\"),\n\tPINCTRL_PIN(139, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(140, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(141, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(142, \"vISH_UART0_RTSB\"),\n\tPINCTRL_PIN(143, \"vISH_UART1_TXD\"),\n\tPINCTRL_PIN(144, \"vISH_UART1_RXD\"),\n\tPINCTRL_PIN(145, \"vISH_UART1_CTS_B\"),\n\tPINCTRL_PIN(146, \"vISH_UART1_RTS_B\"),\n\tPINCTRL_PIN(147, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(148, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(149, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(150, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(151, \"vSSP2_SCLK\"),\n\tPINCTRL_PIN(152, \"vSSP2_SFRM\"),\n\tPINCTRL_PIN(153, \"vSSP2_TXD\"),\n\tPINCTRL_PIN(154, \"vSSP2_RXD\"),\n\t \n\tPINCTRL_PIN(155, \"FAN_TACH_0\"),\n\tPINCTRL_PIN(156, \"FAN_TACH_1\"),\n\tPINCTRL_PIN(157, \"FAN_TACH_2\"),\n\tPINCTRL_PIN(158, \"FAN_TACH_3\"),\n\tPINCTRL_PIN(159, \"FAN_TACH_4\"),\n\tPINCTRL_PIN(160, \"FAN_TACH_5\"),\n\tPINCTRL_PIN(161, \"FAN_TACH_6\"),\n\tPINCTRL_PIN(162, \"FAN_TACH_7\"),\n\tPINCTRL_PIN(163, \"FAN_PWM_0\"),\n\tPINCTRL_PIN(164, \"FAN_PWM_1\"),\n\tPINCTRL_PIN(165, \"FAN_PWM_2\"),\n\tPINCTRL_PIN(166, \"FAN_PWM_3\"),\n\tPINCTRL_PIN(167, \"GSXDOUT\"),\n\tPINCTRL_PIN(168, \"GSXSLOAD\"),\n\tPINCTRL_PIN(169, \"GSXDIN\"),\n\tPINCTRL_PIN(170, \"GSXSRESETB\"),\n\tPINCTRL_PIN(171, \"GSXCLK\"),\n\tPINCTRL_PIN(172, \"ADR_COMPLETE\"),\n\tPINCTRL_PIN(173, \"NMIB\"),\n\tPINCTRL_PIN(174, \"SMIB\"),\n\tPINCTRL_PIN(175, \"CORE_VID_0\"),\n\tPINCTRL_PIN(176, \"CORE_VID_1\"),\n\tPINCTRL_PIN(177, \"IMGCLKOUT_0\"),\n\tPINCTRL_PIN(178, \"IMGCLKOUT_1\"),\n\t \n\tPINCTRL_PIN(179, \"SRCCLKREQB_6\"),\n\tPINCTRL_PIN(180, \"SRCCLKREQB_7\"),\n\tPINCTRL_PIN(181, \"SRCCLKREQB_8\"),\n\tPINCTRL_PIN(182, \"SRCCLKREQB_9\"),\n\tPINCTRL_PIN(183, \"SRCCLKREQB_10\"),\n\tPINCTRL_PIN(184, \"SRCCLKREQB_11\"),\n\tPINCTRL_PIN(185, \"SRCCLKREQB_12\"),\n\tPINCTRL_PIN(186, \"SRCCLKREQB_13\"),\n\tPINCTRL_PIN(187, \"SRCCLKREQB_14\"),\n\tPINCTRL_PIN(188, \"SRCCLKREQB_15\"),\n\tPINCTRL_PIN(189, \"SML2CLK\"),\n\tPINCTRL_PIN(190, \"SML2DATA\"),\n\tPINCTRL_PIN(191, \"SML2ALERTB\"),\n\tPINCTRL_PIN(192, \"SML3CLK\"),\n\tPINCTRL_PIN(193, \"SML3DATA\"),\n\tPINCTRL_PIN(194, \"SML3ALERTB\"),\n\tPINCTRL_PIN(195, \"SML4CLK\"),\n\tPINCTRL_PIN(196, \"SML4DATA\"),\n\tPINCTRL_PIN(197, \"SML4ALERTB\"),\n\tPINCTRL_PIN(198, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(199, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(200, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(201, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(202, \"TIME_SYNC_0\"),\n\t \n\tPINCTRL_PIN(203, \"SATAXPCIE_0\"),\n\tPINCTRL_PIN(204, \"SATAXPCIE_1\"),\n\tPINCTRL_PIN(205, \"SATAXPCIE_2\"),\n\tPINCTRL_PIN(206, \"CPU_GP_0\"),\n\tPINCTRL_PIN(207, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(208, \"SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(209, \"SATA_DEVSLP_2\"),\n\tPINCTRL_PIN(210, \"CPU_GP_1\"),\n\tPINCTRL_PIN(211, \"SATA_LEDB\"),\n\tPINCTRL_PIN(212, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(213, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(214, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(215, \"USB2_OCB_3\"),\n\t \n\tPINCTRL_PIN(216, \"SATAXPCIE_3\"),\n\tPINCTRL_PIN(217, \"SATAXPCIE_4\"),\n\tPINCTRL_PIN(218, \"SATAXPCIE_5\"),\n\tPINCTRL_PIN(219, \"SATAXPCIE_6\"),\n\tPINCTRL_PIN(220, \"SATAXPCIE_7\"),\n\tPINCTRL_PIN(221, \"SATA_DEVSLP_3\"),\n\tPINCTRL_PIN(222, \"SATA_DEVSLP_4\"),\n\tPINCTRL_PIN(223, \"SATA_DEVSLP_5\"),\n\tPINCTRL_PIN(224, \"SATA_DEVSLP_6\"),\n\tPINCTRL_PIN(225, \"SATA_DEVSLP_7\"),\n\tPINCTRL_PIN(226, \"SATA_SCLOCK\"),\n\tPINCTRL_PIN(227, \"SATA_SLOAD\"),\n\tPINCTRL_PIN(228, \"SATA_SDATAOUT1\"),\n\tPINCTRL_PIN(229, \"SATA_SDATAOUT0\"),\n\tPINCTRL_PIN(230, \"EXT_PWR_GATEB\"),\n\tPINCTRL_PIN(231, \"USB2_OCB_4\"),\n\tPINCTRL_PIN(232, \"USB2_OCB_5\"),\n\tPINCTRL_PIN(233, \"USB2_OCB_6\"),\n\tPINCTRL_PIN(234, \"USB2_OCB_7\"),\n\tPINCTRL_PIN(235, \"L_VDDEN\"),\n\tPINCTRL_PIN(236, \"L_BKLTEN\"),\n\tPINCTRL_PIN(237, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(238, \"DDPF_CTRLCLK\"),\n\tPINCTRL_PIN(239, \"DDPF_CTRLDATA\"),\n\t \n\tPINCTRL_PIN(240, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(241, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(242, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(243, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(244, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(245, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(246, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(247, \"SPI0_CLK\"),\n\tPINCTRL_PIN(248, \"SPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(249, \"HDACPU_SDI\"),\n\tPINCTRL_PIN(250, \"HDACPU_SDO\"),\n\tPINCTRL_PIN(251, \"HDACPU_SCLK\"),\n\tPINCTRL_PIN(252, \"PM_SYNC\"),\n\tPINCTRL_PIN(253, \"PECI\"),\n\tPINCTRL_PIN(254, \"CPUPWRGD\"),\n\tPINCTRL_PIN(255, \"THRMTRIPB\"),\n\tPINCTRL_PIN(256, \"PLTRST_CPUB\"),\n\tPINCTRL_PIN(257, \"PM_DOWN\"),\n\tPINCTRL_PIN(258, \"TRIGGER_IN\"),\n\tPINCTRL_PIN(259, \"TRIGGER_OUT\"),\n\t \n\tPINCTRL_PIN(260, \"JTAG_TDO\"),\n\tPINCTRL_PIN(261, \"JTAGX\"),\n\tPINCTRL_PIN(262, \"PRDYB\"),\n\tPINCTRL_PIN(263, \"PREQB\"),\n\tPINCTRL_PIN(264, \"CPU_TRSTB\"),\n\tPINCTRL_PIN(265, \"JTAG_TDI\"),\n\tPINCTRL_PIN(266, \"JTAG_TMS\"),\n\tPINCTRL_PIN(267, \"JTAG_TCK\"),\n\tPINCTRL_PIN(268, \"ITP_PMODE\"),\n\t \n\tPINCTRL_PIN(269, \"DDSP_HPD_0\"),\n\tPINCTRL_PIN(270, \"DDSP_HPD_1\"),\n\tPINCTRL_PIN(271, \"DDSP_HPD_2\"),\n\tPINCTRL_PIN(272, \"DDSP_HPD_3\"),\n\tPINCTRL_PIN(273, \"EDP_HPD\"),\n\tPINCTRL_PIN(274, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(275, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(276, \"DDPC_CTRLCLK\"),\n\tPINCTRL_PIN(277, \"DDPC_CTRLDATA\"),\n\tPINCTRL_PIN(278, \"DDPD_CTRLCLK\"),\n\tPINCTRL_PIN(279, \"DDPD_CTRLDATA\"),\n\tPINCTRL_PIN(280, \"M2_SKT2_CFG_0\"),\n\tPINCTRL_PIN(281, \"M2_SKT2_CFG_1\"),\n\tPINCTRL_PIN(282, \"M2_SKT2_CFG_2\"),\n\tPINCTRL_PIN(283, \"M2_SKT2_CFG_3\"),\n\tPINCTRL_PIN(284, \"SYS_PWROK\"),\n\tPINCTRL_PIN(285, \"SYS_RESETB\"),\n\tPINCTRL_PIN(286, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(287, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(288, \"CNV_GNSS_FTA\"),\n\tPINCTRL_PIN(289, \"CNV_GNSS_SYSCK\"),\n\tPINCTRL_PIN(290, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(291, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(292, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(293, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(294, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(295, \"CNV_MFUART2_RXD\"),\n\tPINCTRL_PIN(296, \"CNV_MFUART2_TXD\"),\n\tPINCTRL_PIN(297, \"CNV_MODEM_CLKREQ\"),\n\tPINCTRL_PIN(298, \"A4WP_PRESENT\"),\n};\n\nstatic const struct intel_padgroup cnlh_community0_gpps[] = {\n\tCNL_GPP(0, 0, 24, 0),\t\t\t \n\tCNL_GPP(1, 25, 50, 32),\t\t\t \n};\n\nstatic const struct intel_padgroup cnlh_community1_gpps[] = {\n\tCNL_GPP(0, 51, 74, 64),\t\t\t\t \n\tCNL_GPP(1, 75, 98, 96),\t\t\t\t \n\tCNL_GPP(2, 99, 106, 128),\t\t\t \n\tCNL_GPP(3, 107, 114, INTEL_GPIO_BASE_NOMAP),\t \n\tCNL_GPP(4, 115, 146, 160),\t\t\t \n\tCNL_GPP(5, 147, 154, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_padgroup cnlh_community3_gpps[] = {\n\tCNL_GPP(0, 155, 178, 192),\t\t\t \n\tCNL_GPP(1, 179, 202, 224),\t\t\t \n\tCNL_GPP(2, 203, 215, 256),\t\t\t \n\tCNL_GPP(3, 216, 239, 288),\t\t\t \n\tCNL_GPP(4, 240, 248, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_padgroup cnlh_community4_gpps[] = {\n\tCNL_GPP(0, 249, 259, INTEL_GPIO_BASE_NOMAP),\t \n\tCNL_GPP(1, 260, 268, INTEL_GPIO_BASE_NOMAP),\t \n\tCNL_GPP(2, 269, 286, 320),\t\t\t \n\tCNL_GPP(3, 287, 298, 352),\t\t\t \n};\n\nstatic const unsigned int cnlh_spi0_pins[] = { 40, 41, 42, 43 };\nstatic const unsigned int cnlh_spi1_pins[] = { 44, 45, 46, 47 };\nstatic const unsigned int cnlh_spi2_pins[] = { 84, 85, 86, 87 };\n\nstatic const unsigned int cnlh_uart0_pins[] = { 59, 60, 61, 62 };\nstatic const unsigned int cnlh_uart1_pins[] = { 63, 64, 65, 66 };\nstatic const unsigned int cnlh_uart2_pins[] = { 71, 72, 73, 74 };\n\nstatic const unsigned int cnlh_i2c0_pins[] = { 67, 68 };\nstatic const unsigned int cnlh_i2c1_pins[] = { 69, 70 };\nstatic const unsigned int cnlh_i2c2_pins[] = { 88, 89 };\nstatic const unsigned int cnlh_i2c3_pins[] = { 79, 98 };\n\nstatic const struct intel_pingroup cnlh_groups[] = {\n\tPIN_GROUP(\"spi0_grp\", cnlh_spi0_pins, 1),\n\tPIN_GROUP(\"spi1_grp\", cnlh_spi1_pins, 1),\n\tPIN_GROUP(\"spi2_grp\", cnlh_spi2_pins, 3),\n\tPIN_GROUP(\"uart0_grp\", cnlh_uart0_pins, 1),\n\tPIN_GROUP(\"uart1_grp\", cnlh_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", cnlh_uart2_pins, 1),\n\tPIN_GROUP(\"i2c0_grp\", cnlh_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", cnlh_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", cnlh_i2c2_pins, 3),\n\tPIN_GROUP(\"i2c3_grp\", cnlh_i2c3_pins, 2),\n};\n\nstatic const char * const cnlh_spi0_groups[] = { \"spi0_grp\" };\nstatic const char * const cnlh_spi1_groups[] = { \"spi1_grp\" };\nstatic const char * const cnlh_spi2_groups[] = { \"spi2_grp\" };\nstatic const char * const cnlh_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const cnlh_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const cnlh_uart2_groups[] = { \"uart2_grp\" };\nstatic const char * const cnlh_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const cnlh_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const cnlh_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const cnlh_i2c3_groups[] = { \"i2c3_grp\" };\n\nstatic const struct intel_function cnlh_functions[] = {\n\tFUNCTION(\"spi0\", cnlh_spi0_groups),\n\tFUNCTION(\"spi1\", cnlh_spi1_groups),\n\tFUNCTION(\"spi2\", cnlh_spi2_groups),\n\tFUNCTION(\"uart0\", cnlh_uart0_groups),\n\tFUNCTION(\"uart1\", cnlh_uart1_groups),\n\tFUNCTION(\"uart2\", cnlh_uart2_groups),\n\tFUNCTION(\"i2c0\", cnlh_i2c0_groups),\n\tFUNCTION(\"i2c1\", cnlh_i2c1_groups),\n\tFUNCTION(\"i2c2\", cnlh_i2c2_groups),\n\tFUNCTION(\"i2c3\", cnlh_i2c3_groups),\n};\n\nstatic const struct intel_community cnlh_communities[] = {\n\tCNL_H_COMMUNITY(0, 0, 50, cnlh_community0_gpps),\n\tCNL_H_COMMUNITY(1, 51, 154, cnlh_community1_gpps),\n\tCNL_H_COMMUNITY(2, 155, 248, cnlh_community3_gpps),\n\tCNL_H_COMMUNITY(3, 249, 298, cnlh_community4_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data cnlh_soc_data = {\n\t.pins = cnlh_pins,\n\t.npins = ARRAY_SIZE(cnlh_pins),\n\t.groups = cnlh_groups,\n\t.ngroups = ARRAY_SIZE(cnlh_groups),\n\t.functions = cnlh_functions,\n\t.nfunctions = ARRAY_SIZE(cnlh_functions),\n\t.communities = cnlh_communities,\n\t.ncommunities = ARRAY_SIZE(cnlh_communities),\n};\n\n \nstatic const struct pinctrl_pin_desc cnllp_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"RCINB\"),\n\tPINCTRL_PIN(1, \"LAD_0\"),\n\tPINCTRL_PIN(2, \"LAD_1\"),\n\tPINCTRL_PIN(3, \"LAD_2\"),\n\tPINCTRL_PIN(4, \"LAD_3\"),\n\tPINCTRL_PIN(5, \"LFRAMEB\"),\n\tPINCTRL_PIN(6, \"SERIRQ\"),\n\tPINCTRL_PIN(7, \"PIRQAB\"),\n\tPINCTRL_PIN(8, \"CLKRUNB\"),\n\tPINCTRL_PIN(9, \"CLKOUT_LPC_0\"),\n\tPINCTRL_PIN(10, \"CLKOUT_LPC_1\"),\n\tPINCTRL_PIN(11, \"PMEB\"),\n\tPINCTRL_PIN(12, \"BM_BUSYB\"),\n\tPINCTRL_PIN(13, \"SUSWARNB_SUSPWRDNACK\"),\n\tPINCTRL_PIN(14, \"SUS_STATB\"),\n\tPINCTRL_PIN(15, \"SUSACKB\"),\n\tPINCTRL_PIN(16, \"SD_1P8_SEL\"),\n\tPINCTRL_PIN(17, \"SD_PWR_EN_B\"),\n\tPINCTRL_PIN(18, \"ISH_GP_0\"),\n\tPINCTRL_PIN(19, \"ISH_GP_1\"),\n\tPINCTRL_PIN(20, \"ISH_GP_2\"),\n\tPINCTRL_PIN(21, \"ISH_GP_3\"),\n\tPINCTRL_PIN(22, \"ISH_GP_4\"),\n\tPINCTRL_PIN(23, \"ISH_GP_5\"),\n\tPINCTRL_PIN(24, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(25, \"CORE_VID_0\"),\n\tPINCTRL_PIN(26, \"CORE_VID_1\"),\n\tPINCTRL_PIN(27, \"VRALERTB\"),\n\tPINCTRL_PIN(28, \"CPU_GP_2\"),\n\tPINCTRL_PIN(29, \"CPU_GP_3\"),\n\tPINCTRL_PIN(30, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(31, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(32, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(33, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(34, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(35, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(36, \"EXT_PWR_GATEB\"),\n\tPINCTRL_PIN(37, \"SLP_S0B\"),\n\tPINCTRL_PIN(38, \"PLTRSTB\"),\n\tPINCTRL_PIN(39, \"SPKR\"),\n\tPINCTRL_PIN(40, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(41, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(42, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(43, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(44, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(45, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(46, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(47, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(48, \"SML1ALERTB\"),\n\tPINCTRL_PIN(49, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(50, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(51, \"SD3_CMD\"),\n\tPINCTRL_PIN(52, \"SD3_D0_SD4_RCLK_P\"),\n\tPINCTRL_PIN(53, \"SD3_D1_SD4_RCLK_N\"),\n\tPINCTRL_PIN(54, \"SD3_D2\"),\n\tPINCTRL_PIN(55, \"SD3_D3\"),\n\tPINCTRL_PIN(56, \"SD3_CDB\"),\n\tPINCTRL_PIN(57, \"SD3_CLK\"),\n\tPINCTRL_PIN(58, \"SD3_WP\"),\n\t \n\tPINCTRL_PIN(59, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(60, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(61, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(62, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(63, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(64, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(65, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(66, \"SPI0_CLK\"),\n\tPINCTRL_PIN(67, \"SPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(68, \"SPI1_CSB\"),\n\tPINCTRL_PIN(69, \"SPI1_CLK\"),\n\tPINCTRL_PIN(70, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(71, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(72, \"IMGCLKOUT_0\"),\n\tPINCTRL_PIN(73, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(74, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(75, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(76, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(77, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(78, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(79, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(80, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(81, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(82, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(83, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(84, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(85, \"DMIC_CLK_1\"),\n\tPINCTRL_PIN(86, \"DMIC_DATA_1\"),\n\tPINCTRL_PIN(87, \"DMIC_CLK_0\"),\n\tPINCTRL_PIN(88, \"DMIC_DATA_0\"),\n\tPINCTRL_PIN(89, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(90, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(91, \"SSP_MCLK\"),\n\tPINCTRL_PIN(92, \"GSPI2_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(93, \"CNV_GNSS_PA_BLANKING\"),\n\tPINCTRL_PIN(94, \"CNV_GNSS_FTA\"),\n\tPINCTRL_PIN(95, \"CNV_GNSS_SYSCK\"),\n\tPINCTRL_PIN(96, \"EMMC_HIP_MON\"),\n\tPINCTRL_PIN(97, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(98, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(99, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(100, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(101, \"CNV_MFUART2_RXD\"),\n\tPINCTRL_PIN(102, \"CNV_MFUART2_TXD\"),\n\tPINCTRL_PIN(103, \"GPP_F_10\"),\n\tPINCTRL_PIN(104, \"EMMC_CMD\"),\n\tPINCTRL_PIN(105, \"EMMC_DATA_0\"),\n\tPINCTRL_PIN(106, \"EMMC_DATA_1\"),\n\tPINCTRL_PIN(107, \"EMMC_DATA_2\"),\n\tPINCTRL_PIN(108, \"EMMC_DATA_3\"),\n\tPINCTRL_PIN(109, \"EMMC_DATA_4\"),\n\tPINCTRL_PIN(110, \"EMMC_DATA_5\"),\n\tPINCTRL_PIN(111, \"EMMC_DATA_6\"),\n\tPINCTRL_PIN(112, \"EMMC_DATA_7\"),\n\tPINCTRL_PIN(113, \"EMMC_RCLK\"),\n\tPINCTRL_PIN(114, \"EMMC_CLK\"),\n\tPINCTRL_PIN(115, \"EMMC_RESETB\"),\n\tPINCTRL_PIN(116, \"A4WP_PRESENT\"),\n\t \n\tPINCTRL_PIN(117, \"SSP2_SCLK\"),\n\tPINCTRL_PIN(118, \"SSP2_SFRM\"),\n\tPINCTRL_PIN(119, \"SSP2_TXD\"),\n\tPINCTRL_PIN(120, \"SSP2_RXD\"),\n\tPINCTRL_PIN(121, \"I2C2_SDA\"),\n\tPINCTRL_PIN(122, \"I2C2_SCL\"),\n\tPINCTRL_PIN(123, \"I2C3_SDA\"),\n\tPINCTRL_PIN(124, \"I2C3_SCL\"),\n\tPINCTRL_PIN(125, \"I2C4_SDA\"),\n\tPINCTRL_PIN(126, \"I2C4_SCL\"),\n\tPINCTRL_PIN(127, \"I2C5_SDA\"),\n\tPINCTRL_PIN(128, \"I2C5_SCL\"),\n\tPINCTRL_PIN(129, \"M2_SKT2_CFG_0\"),\n\tPINCTRL_PIN(130, \"M2_SKT2_CFG_1\"),\n\tPINCTRL_PIN(131, \"M2_SKT2_CFG_2\"),\n\tPINCTRL_PIN(132, \"M2_SKT2_CFG_3\"),\n\tPINCTRL_PIN(133, \"DDPF_CTRLCLK\"),\n\tPINCTRL_PIN(134, \"DDPF_CTRLDATA\"),\n\tPINCTRL_PIN(135, \"CPU_VCCIO_PWR_GATEB\"),\n\tPINCTRL_PIN(136, \"TIMESYNC_0\"),\n\tPINCTRL_PIN(137, \"IMGCLKOUT_1\"),\n\tPINCTRL_PIN(138, \"GPPC_H_21\"),\n\tPINCTRL_PIN(139, \"GPPC_H_22\"),\n\tPINCTRL_PIN(140, \"GPPC_H_23\"),\n\t \n\tPINCTRL_PIN(141, \"CNV_BTEN\"),\n\tPINCTRL_PIN(142, \"CNV_GNEN\"),\n\tPINCTRL_PIN(143, \"CNV_WFEN\"),\n\tPINCTRL_PIN(144, \"CNV_WCEN\"),\n\tPINCTRL_PIN(145, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(146, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(147, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(148, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(149, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(150, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(151, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(152, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(153, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(154, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(155, \"vCNV_GNSS_UART_TXD\"),\n\tPINCTRL_PIN(156, \"vCNV_GNSS_UART_RXD\"),\n\tPINCTRL_PIN(157, \"vCNV_GNSS_UART_CTS_B\"),\n\tPINCTRL_PIN(158, \"vCNV_GNSS_UART_RTS_B\"),\n\tPINCTRL_PIN(159, \"vUART0_TXD\"),\n\tPINCTRL_PIN(160, \"vUART0_RXD\"),\n\tPINCTRL_PIN(161, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(162, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(163, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(164, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(165, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(166, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(167, \"vISH_UART1_TXD\"),\n\tPINCTRL_PIN(168, \"vISH_UART1_RXD\"),\n\tPINCTRL_PIN(169, \"vISH_UART1_CTS_B\"),\n\tPINCTRL_PIN(170, \"vISH_UART1_RTS_B\"),\n\tPINCTRL_PIN(171, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(172, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(173, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(174, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(175, \"vSSP2_SCLK\"),\n\tPINCTRL_PIN(176, \"vSSP2_SFRM\"),\n\tPINCTRL_PIN(177, \"vSSP2_TXD\"),\n\tPINCTRL_PIN(178, \"vSSP2_RXD\"),\n\tPINCTRL_PIN(179, \"vCNV_GNSS_HOST_WAKEB\"),\n\tPINCTRL_PIN(180, \"vSD3_CD_B\"),\n\t \n\tPINCTRL_PIN(181, \"SMBCLK\"),\n\tPINCTRL_PIN(182, \"SMBDATA\"),\n\tPINCTRL_PIN(183, \"SMBALERTB\"),\n\tPINCTRL_PIN(184, \"SML0CLK\"),\n\tPINCTRL_PIN(185, \"SML0DATA\"),\n\tPINCTRL_PIN(186, \"SML0ALERTB\"),\n\tPINCTRL_PIN(187, \"SML1CLK\"),\n\tPINCTRL_PIN(188, \"SML1DATA\"),\n\tPINCTRL_PIN(189, \"UART0_RXD\"),\n\tPINCTRL_PIN(190, \"UART0_TXD\"),\n\tPINCTRL_PIN(191, \"UART0_RTSB\"),\n\tPINCTRL_PIN(192, \"UART0_CTSB\"),\n\tPINCTRL_PIN(193, \"UART1_RXD\"),\n\tPINCTRL_PIN(194, \"UART1_TXD\"),\n\tPINCTRL_PIN(195, \"UART1_RTSB\"),\n\tPINCTRL_PIN(196, \"UART1_CTSB\"),\n\tPINCTRL_PIN(197, \"I2C0_SDA\"),\n\tPINCTRL_PIN(198, \"I2C0_SCL\"),\n\tPINCTRL_PIN(199, \"I2C1_SDA\"),\n\tPINCTRL_PIN(200, \"I2C1_SCL\"),\n\tPINCTRL_PIN(201, \"UART2_RXD\"),\n\tPINCTRL_PIN(202, \"UART2_TXD\"),\n\tPINCTRL_PIN(203, \"UART2_RTSB\"),\n\tPINCTRL_PIN(204, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(205, \"SATAXPCIE_0\"),\n\tPINCTRL_PIN(206, \"SATAXPCIE_1\"),\n\tPINCTRL_PIN(207, \"SATAXPCIE_2\"),\n\tPINCTRL_PIN(208, \"CPU_GP_0\"),\n\tPINCTRL_PIN(209, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(210, \"SATA_DEVSLP_1\"),\n\tPINCTRL_PIN(211, \"SATA_DEVSLP_2\"),\n\tPINCTRL_PIN(212, \"CPU_GP_1\"),\n\tPINCTRL_PIN(213, \"SATA_LEDB\"),\n\tPINCTRL_PIN(214, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(215, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(216, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(217, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(218, \"DDSP_HPD_0\"),\n\tPINCTRL_PIN(219, \"DDSP_HPD_1\"),\n\tPINCTRL_PIN(220, \"DDSP_HPD_2\"),\n\tPINCTRL_PIN(221, \"DDSP_HPD_3\"),\n\tPINCTRL_PIN(222, \"EDP_HPD\"),\n\tPINCTRL_PIN(223, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(224, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(225, \"DDPC_CTRLCLK\"),\n\tPINCTRL_PIN(226, \"DDPC_CTRLDATA\"),\n\tPINCTRL_PIN(227, \"DDPD_CTRLCLK\"),\n\tPINCTRL_PIN(228, \"DDPD_CTRLDATA\"),\n\t \n\tPINCTRL_PIN(229, \"JTAG_TDO\"),\n\tPINCTRL_PIN(230, \"JTAGX\"),\n\tPINCTRL_PIN(231, \"PRDYB\"),\n\tPINCTRL_PIN(232, \"PREQB\"),\n\tPINCTRL_PIN(233, \"CPU_TRSTB\"),\n\tPINCTRL_PIN(234, \"JTAG_TDI\"),\n\tPINCTRL_PIN(235, \"JTAG_TMS\"),\n\tPINCTRL_PIN(236, \"JTAG_TCK\"),\n\tPINCTRL_PIN(237, \"ITP_PMODE\"),\n\t \n\tPINCTRL_PIN(238, \"L_BKLTEN\"),\n\tPINCTRL_PIN(239, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(240, \"L_VDDEN\"),\n\tPINCTRL_PIN(241, \"SYS_PWROK\"),\n\tPINCTRL_PIN(242, \"SYS_RESETB\"),\n\tPINCTRL_PIN(243, \"MLK_RSTB\"),\n};\n\nstatic const unsigned int cnllp_spi0_pins[] = { 40, 41, 42, 43, 7 };\nstatic const unsigned int cnllp_spi0_modes[] = { 1, 1, 1, 1, 2 };\nstatic const unsigned int cnllp_spi1_pins[] = { 44, 45, 46, 47, 11 };\nstatic const unsigned int cnllp_spi1_modes[] = { 1, 1, 1, 1, 2 };\nstatic const unsigned int cnllp_spi2_pins[] = { 77, 78, 79, 80, 83 };\nstatic const unsigned int cnllp_spi2_modes[] = { 3, 3, 3, 3, 2 };\n\nstatic const unsigned int cnllp_i2c0_pins[] = { 197, 198 };\nstatic const unsigned int cnllp_i2c1_pins[] = { 199, 200 };\nstatic const unsigned int cnllp_i2c2_pins[] = { 121, 122 };\nstatic const unsigned int cnllp_i2c3_pins[] = { 123, 124 };\nstatic const unsigned int cnllp_i2c4_pins[] = { 125, 126 };\nstatic const unsigned int cnllp_i2c5_pins[] = { 127, 128 };\n\nstatic const unsigned int cnllp_uart0_pins[] = { 189, 190, 191, 192 };\nstatic const unsigned int cnllp_uart1_pins[] = { 193, 194, 195, 196 };\nstatic const unsigned int cnllp_uart2_pins[] = { 201, 202, 203, 204 };\n\nstatic const struct intel_pingroup cnllp_groups[] = {\n\tPIN_GROUP(\"spi0_grp\", cnllp_spi0_pins, cnllp_spi0_modes),\n\tPIN_GROUP(\"spi1_grp\", cnllp_spi1_pins, cnllp_spi1_modes),\n\tPIN_GROUP(\"spi2_grp\", cnllp_spi2_pins, cnllp_spi2_modes),\n\tPIN_GROUP(\"i2c0_grp\", cnllp_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", cnllp_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", cnllp_i2c2_pins, 1),\n\tPIN_GROUP(\"i2c3_grp\", cnllp_i2c3_pins, 1),\n\tPIN_GROUP(\"i2c4_grp\", cnllp_i2c4_pins, 1),\n\tPIN_GROUP(\"i2c5_grp\", cnllp_i2c5_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", cnllp_uart0_pins, 1),\n\tPIN_GROUP(\"uart1_grp\", cnllp_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", cnllp_uart2_pins, 1),\n};\n\nstatic const char * const cnllp_spi0_groups[] = { \"spi0_grp\" };\nstatic const char * const cnllp_spi1_groups[] = { \"spi1_grp\" };\nstatic const char * const cnllp_spi2_groups[] = { \"spi2_grp\" };\nstatic const char * const cnllp_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const cnllp_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const cnllp_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const cnllp_i2c3_groups[] = { \"i2c3_grp\" };\nstatic const char * const cnllp_i2c4_groups[] = { \"i2c4_grp\" };\nstatic const char * const cnllp_i2c5_groups[] = { \"i2c5_grp\" };\nstatic const char * const cnllp_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const cnllp_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const cnllp_uart2_groups[] = { \"uart2_grp\" };\n\nstatic const struct intel_function cnllp_functions[] = {\n\tFUNCTION(\"spi0\", cnllp_spi0_groups),\n\tFUNCTION(\"spi1\", cnllp_spi1_groups),\n\tFUNCTION(\"spi2\", cnllp_spi2_groups),\n\tFUNCTION(\"i2c0\", cnllp_i2c0_groups),\n\tFUNCTION(\"i2c1\", cnllp_i2c1_groups),\n\tFUNCTION(\"i2c2\", cnllp_i2c2_groups),\n\tFUNCTION(\"i2c3\", cnllp_i2c3_groups),\n\tFUNCTION(\"i2c4\", cnllp_i2c4_groups),\n\tFUNCTION(\"i2c5\", cnllp_i2c5_groups),\n\tFUNCTION(\"uart0\", cnllp_uart0_groups),\n\tFUNCTION(\"uart1\", cnllp_uart1_groups),\n\tFUNCTION(\"uart2\", cnllp_uart2_groups),\n};\n\nstatic const struct intel_padgroup cnllp_community0_gpps[] = {\n\tCNL_GPP(0, 0, 24, 0),\t\t\t\t \n\tCNL_GPP(1, 25, 50, 32),\t\t\t\t \n\tCNL_GPP(2, 51, 58, 64),\t\t\t\t \n\tCNL_GPP(3, 59, 67, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_padgroup cnllp_community1_gpps[] = {\n\tCNL_GPP(0, 68, 92, 96),\t\t\t\t \n\tCNL_GPP(1, 93, 116, 128),\t\t\t \n\tCNL_GPP(2, 117, 140, 160),\t\t\t \n\tCNL_GPP(3, 141, 172, 192),\t\t\t \n\tCNL_GPP(4, 173, 180, 224),\t\t\t \n};\n\nstatic const struct intel_padgroup cnllp_community4_gpps[] = {\n\tCNL_GPP(0, 181, 204, 256),\t\t\t \n\tCNL_GPP(1, 205, 228, 288),\t\t\t \n\tCNL_GPP(2, 229, 237, INTEL_GPIO_BASE_NOMAP),\t \n\tCNL_GPP(3, 238, 243, INTEL_GPIO_BASE_NOMAP),\t \n};\n\nstatic const struct intel_community cnllp_communities[] = {\n\tCNL_LP_COMMUNITY(0, 0, 67, cnllp_community0_gpps),\n\tCNL_LP_COMMUNITY(1, 68, 180, cnllp_community1_gpps),\n\tCNL_LP_COMMUNITY(2, 181, 243, cnllp_community4_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data cnllp_soc_data = {\n\t.pins = cnllp_pins,\n\t.npins = ARRAY_SIZE(cnllp_pins),\n\t.groups = cnllp_groups,\n\t.ngroups = ARRAY_SIZE(cnllp_groups),\n\t.functions = cnllp_functions,\n\t.nfunctions = ARRAY_SIZE(cnllp_functions),\n\t.communities = cnllp_communities,\n\t.ncommunities = ARRAY_SIZE(cnllp_communities),\n};\n\nstatic const struct acpi_device_id cnl_pinctrl_acpi_match[] = {\n\t{ \"INT3450\", (kernel_ulong_t)&cnlh_soc_data },\n\t{ \"INT34BB\", (kernel_ulong_t)&cnllp_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, cnl_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(cnl_pinctrl_pm_ops);\n\nstatic struct platform_driver cnl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"cannonlake-pinctrl\",\n\t\t.acpi_match_table = cnl_pinctrl_acpi_match,\n\t\t.pm = &cnl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(cnl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Cannon Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}