

================================================================
== Vitis HLS Report for 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        3|     1922|  9.900 ns|  6.343 us|    3|  1922|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_zxi2mat  |        1|     1920|         2|          1|          1|  1 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|      33|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      33|     151|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_197_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_224                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_229                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln67_fu_191_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln74_fu_203_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  47|          31|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_last_phi_fu_154_p4   |  14|          3|    1|          3|
    |ap_phi_mux_start_phi_fu_165_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j              |   9|          2|   11|         22|
    |axi_data_V_fu_84                |   9|          2|   16|         32|
    |axi_last_V_fu_80                |   9|          2|    1|          2|
    |imgInput1_data238_blk_n         |   9|          2|    1|          2|
    |j_3_fu_76                       |   9|          2|   11|         22|
    |last_reg_151                    |   9|          2|    1|          2|
    |s_axis_video_TDATA_blk_n        |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 104|         23|   46|         93|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_fu_84         |  16|   0|   16|          0|
    |axi_last_V_fu_80         |   1|   0|    1|          0|
    |icmp_ln67_reg_269        |   1|   0|    1|          0|
    |j_3_fu_76                |  11|   0|   11|          0|
    |last_reg_151             |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat|  return value|
|s_axis_video_TVALID               |   in|    1|        axis|                                           s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA                |   in|   16|        axis|                                           s_axis_video_V_data_V|       pointer|
|imgInput1_data238_din             |  out|   10|     ap_fifo|                                               imgInput1_data238|       pointer|
|imgInput1_data238_num_data_valid  |   in|    2|     ap_fifo|                                               imgInput1_data238|       pointer|
|imgInput1_data238_fifo_cap        |   in|    2|     ap_fifo|                                               imgInput1_data238|       pointer|
|imgInput1_data238_full_n          |   in|    1|     ap_fifo|                                               imgInput1_data238|       pointer|
|imgInput1_data238_write           |  out|    1|     ap_fifo|                                               imgInput1_data238|       pointer|
|start_2                           |   in|    1|     ap_none|                                                         start_2|        scalar|
|axi_data_V_2                      |   in|   16|     ap_none|                                                    axi_data_V_2|        scalar|
|axi_last_V_2                      |   in|    1|     ap_none|                                                    axi_last_V_2|        scalar|
|p_read1                           |   in|   11|     ap_none|                                                         p_read1|        scalar|
|s_axis_video_TREADY               |  out|    1|        axis|                                           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST                |   in|    1|        axis|                                           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP                |   in|    2|        axis|                                           s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB                |   in|    2|        axis|                                           s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER                |   in|    1|        axis|                                           s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST                |   in|    1|        axis|                                           s_axis_video_V_last_V|       pointer|
|s_axis_video_TID                  |   in|    1|        axis|                                             s_axis_video_V_id_V|       pointer|
|last_out                          |  out|    1|      ap_vld|                                                        last_out|       pointer|
|last_out_ap_vld                   |  out|    1|      ap_vld|                                                        last_out|       pointer|
|axi_data_V_3_out                  |  out|   16|      ap_vld|                                                axi_data_V_3_out|       pointer|
|axi_data_V_3_out_ap_vld           |  out|    1|      ap_vld|                                                axi_data_V_3_out|       pointer|
+----------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 5 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axis_video_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axis_video_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput1_data238, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read14 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 16 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 17 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_V_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %axi_data_V_2"   --->   Operation 18 'read' 'axi_data_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_2"   --->   Operation 19 'read' 'start_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %axi_data_V_2_read, i16 %axi_data_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_3"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%last = phi i1 %axi_last_V_5, void %for.inc, i1 0, void %newFuncRoot"   --->   Operation 24 'phi' 'last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%start = phi i1 0, void %for.inc, i1 %start_2_read, void %newFuncRoot"   --->   Operation 25 'phi' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i11 %j_3" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.94ns)   --->   "%icmp_ln67 = icmp_eq  i11 %j, i11 %p_read14" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 27 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1920, i64 1920"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%j_4 = add i11 %j, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 29 'add' 'j_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body6.split, void %loop_last_hunt.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 30 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:70]   --->   Operation 31 'specpipeline' 'specpipeline_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:38]   --->   Operation 32 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%or_ln74 = or i1 %start, i1 %last" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:74]   --->   Operation 33 'or' 'or_ln74' <Predicate = (!icmp_ln67)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %or_ln74, void %if.else, void %for.inc" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:74]   --->   Operation 34 'br' 'br_ln74' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 35 'read' 'empty' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i24 %empty"   --->   Operation 36 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i24 %empty"   --->   Operation 37 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln283 = store i16 %tmp_data_V, i16 %axi_data_V"   --->   Operation 38 'store' 'store_ln283' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln67 = store i11 %j_4, i11 %j_3" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 41 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67]   --->   Operation 42 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i16 %axi_data_V"   --->   Operation 47 'load' 'axi_data_V_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %last_out, i1 %last"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %axi_data_V_3_out, i16 %axi_data_V_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%axi_last_V_5 = load i1 %axi_last_V"   --->   Operation 43 'load' 'axi_last_V_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %axi_data_V"   --->   Operation 44 'load' 'p_Val2_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %p_Val2_s"   --->   Operation 45 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %imgInput1_data238, i10 %trunc_ln674" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!icmp_ln67)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput1_data238]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ last_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_3                   (alloca           ) [ 010]
axi_last_V            (alloca           ) [ 011]
axi_data_V            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
p_read14              (read             ) [ 000]
axi_last_V_2_read     (read             ) [ 000]
axi_data_V_2_read     (read             ) [ 000]
start_2_read          (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
last                  (phi              ) [ 010]
start                 (phi              ) [ 010]
j                     (load             ) [ 000]
icmp_ln67             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_4                   (add              ) [ 000]
br_ln67               (br               ) [ 000]
specpipeline_ln70     (specpipeline     ) [ 000]
specloopname_ln38     (specloopname     ) [ 000]
or_ln74               (or               ) [ 010]
br_ln74               (br               ) [ 000]
empty                 (read             ) [ 000]
tmp_data_V            (extractvalue     ) [ 000]
tmp_last_V            (extractvalue     ) [ 000]
store_ln283           (store            ) [ 000]
store_ln283           (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln67            (store            ) [ 000]
br_ln67               (br               ) [ 010]
axi_last_V_5          (load             ) [ 010]
p_Val2_s              (load             ) [ 000]
trunc_ln674           (trunc            ) [ 000]
write_ln174           (write            ) [ 000]
axi_data_V_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_data_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_last_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgInput1_data238">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data238"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="last_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_data_V_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="axi_last_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="axi_data_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read14_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="axi_last_V_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="axi_data_V_2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="start_2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="2" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="last_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="last (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="last_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="start_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="start_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln67_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln74_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_data_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_last_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln283_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln283_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln67_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_last_V_5_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_5/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_s_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln674_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="axi_data_V_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_3_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="axi_last_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="axi_data_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln67_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="276" class="1005" name="axi_last_V_5_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="106" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="100" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="94" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="88" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="165" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="154" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="112" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="112" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="197" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="250"><net_src comp="76" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="257"><net_src comp="80" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="264"><net_src comp="84" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="272"><net_src comp="191" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="232" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput1_data238 | {2 }
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: last_out | {1 }
	Port: axi_data_V_3_out | {1 }
 - Input state : 
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : start_2 | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : axi_data_V_2 | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : axi_last_V_2 | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : p_read1 | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : imgInput1_data238 | {}
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_data_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_keep_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_strb_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_user_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_last_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_id_V | {1 }
	Port: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		last : 1
		start : 1
		j : 1
		icmp_ln67 : 2
		j_4 : 2
		br_ln67 : 3
		or_ln74 : 2
		br_ln74 : 2
		store_ln283 : 1
		store_ln283 : 1
		store_ln67 : 3
		axi_data_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		trunc_ln674 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           j_4_fu_197          |    0    |    18   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln67_fu_191       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln74_fu_203        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read14_read_fu_88      |    0    |    0    |
|          |  axi_last_V_2_read_read_fu_94 |    0    |    0    |
|   read   | axi_data_V_2_read_read_fu_100 |    0    |    0    |
|          |    start_2_read_read_fu_106   |    0    |    0    |
|          |       empty_read_fu_112       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln174_write_fu_130   |    0    |    0    |
|   write  |     write_ln0_write_fu_137    |    0    |    0    |
|          |     write_ln0_write_fu_144    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_209       |    0    |    0    |
|          |       tmp_last_V_fu_213       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln674_fu_238      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    31   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V_reg_261 |   16   |
|axi_last_V_5_reg_276|    1   |
| axi_last_V_reg_254 |    1   |
|  icmp_ln67_reg_269 |    1   |
|     j_3_reg_247    |   11   |
|    last_reg_151    |    1   |
|    start_reg_162   |    1   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   31   |
+-----------+--------+--------+
