#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 26 13:41:42 2019
# Process ID: 8096
# Current directory: C:/james/fpga_projects/rfsoc_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6484 C:\james\fpga_projects\rfsoc_controller\rfsoc_controller.xpr
# Log file: C:/james/fpga_projects/rfsoc_controller/vivado.log
# Journal file: C:/james/fpga_projects/rfsoc_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/AppData/Roaming/Xilinx/Vivado/Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Marandi' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Group' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/james/old_testing/repo/rfsoc_controller' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/james/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Marandi', nor could it be found using path 'C:/james/Users/Marandi'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/Group', nor could it be found using path 'C:/james/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/Group'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/james/Users/Marandi Group Vivado/AppData/Roaming/Xilinx/Vivado/Vivado/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/adc_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/trigger_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_14_0/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_15_0/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_10_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_11_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_12_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/synth/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/synth/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_waveform_8' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_waveform_8/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_8.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/synth/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rfsoc_data_pipeline_axis_data_fifo_gpio_4' generated file not found 'c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_13_0_1/src/rfsoc_data_pipeline_axis_data_fifo_gpio_4/sim/rfsoc_data_pipeline_axis_data_fifo_gpio_4.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1172.688 ; gain = 549.223
update_compile_order -fileset sources_1
reset_target all [get_files  C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd]
reset_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.766 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd]
delete_ip_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1702.766 ; gain = 0.000
reset_run synth_lo_effort
launch_runs impl_lo_effort -to_step write_bitstream -jobs 4
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac3_clk' frequency is set to 250000000
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v
VHDL Output written to : C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/sim/top_level.v
VHDL Output written to : C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block channel_select_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_adc_data_captu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rfsoc_data_pipeline_13 .
Exporting to file C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Block Design Tcl file C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/hw_handoff/top_level_bd.tcl
Generated Hardware Definition File C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_axi_gpio_0_0, cache-ID = b3ef3db160a35f49; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_proc_sys_reset_0_0, cache-ID = b653c49a5857027e; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_13_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_axi_uartlite_0_0, cache-ID = aa23cf18f579e540; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_proc_sys_reset_1_0, cache-ID = b653c49a5857027e; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_0_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_8_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_clk_wiz_1_0, cache-ID = 07c65874f4347b3d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_10_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_5_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rst_clk_wiz_1_100M_0, cache-ID = a849d04c112093a0; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_dlmb_bram_if_cntlr_0, cache-ID = 64a825ab030d6ea2; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_15_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_6_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_util_vector_logic_0_0, cache-ID = 144cd9bac42fad90; cache size = 616.036 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_dlmb_v10_0, cache-ID = f690652e97f32cbd; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_14_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_4_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_9_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_ilmb_bram_if_cntlr_0, cache-ID = b5fbfd6f1416a3cf; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_adc_data_captu_0_0, cache-ID = 7b78cc039d981aed; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_3_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_xbar_0, cache-ID = 2ffee52267a1c002; cache size = 616.036 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_ilmb_v10_0, cache-ID = f690652e97f32cbd; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_proc_sys_reset_4_0, cache-ID = b653c49a5857027e; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_2_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_trigger_controller_0_0, cache-ID = 8ccea6312fcc715b; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_lmb_bram_0, cache-ID = 0f6244c364c925e1; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_proc_sys_reset_2_0, cache-ID = b653c49a5857027e; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_1_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_mdm_1_0, cache-ID = 81c0161df7bb4bd9; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_proc_sys_reset_1_1, cache-ID = b653c49a5857027e; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_12_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_7_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_usp_rf_data_converter_0_0, cache-ID = ec8a14bd735d64fc; cache size = 616.036 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_microblaze_0_0, cache-ID = 968a8ea7d067a107; cache size = 616.035 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_11_0, cache-ID = c23aebe4e7f4c05d; cache size = 616.035 MB.
config_ip_cache: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.746 ; gain = 17.195
[Fri Jul 26 13:46:06 2019] Launched top_level_channel_select_0_0_synth_1, synth_lo_effort...
Run output will be captured here:
top_level_channel_select_0_0_synth_1: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_channel_select_0_0_synth_1/runme.log
synth_lo_effort: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_lo_effort/runme.log
[Fri Jul 26 13:46:07 2019] Launched impl_lo_effort...
Run output will be captured here: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/impl_lo_effort/runme.log
launch_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 2619.746 ; gain = 916.980
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/impl_lo_effort/top_level_wrapper.sysdef C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf

launch_sdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/impl_lo_effort/top_level_wrapper.sysdef C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf

launch_sdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk
file copy -force C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/impl_lo_effort/top_level_wrapper.sysdef C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf

launch_sdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_run [get_runs synth_hi_effort]
current_run [get_runs synth_lo_effort]
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_adc_data_capture/rfsoc_adc_data_capture.bd}
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:module_ref:gpio_buffer:1.0 - gpio_buffer_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_7
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_8
Adding component instance block -- xilinx.com:module_ref:adc_controller:1.0 - adc_controller_0
Successfully read diagram <rfsoc_adc_data_capture> from BD file <C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_adc_data_capture/rfsoc_adc_data_capture.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_adc_data_capture/ui/bd_1bce279c.ui> 
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3124.500 ; gain = 0.000
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/rfsoc_data_pipeline.bd}
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_clock_crossing
WARNING: [BD 41-1753] The name 'axis_data_fifo_clock_crossing' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_waveform
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_gpio
Adding component instance block -- xilinx.com:module_ref:axis_mux:1.0 - axis_mux_0
Adding component instance block -- xilinx.com:module_ref:gpio_and_select_buffer:1.0 - gpio_and_select_buff_0
Adding component instance block -- xilinx.com:module_ref:axis_tready_slice:1.0 - axis_tready_slice_0
Successfully read diagram <rfsoc_data_pipeline> from BD file <C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/rfsoc_data_pipeline.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ui/bd_5681942b.ui> 
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3124.500 ; gain = 0.000
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.1 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac3_clk' frequency is set to 250000000
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:module_ref:channel_select:1.0 - channel_select_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_0
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_10
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_11
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_12
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_13
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_1
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_2
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_3
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_4
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_5
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_6
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_7
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_8
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_9
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_14
Adding component instance block -- xilinx.com:user:rfsoc_data_pipeline:1.0 - rfsoc_data_pipeline_15
Adding component instance block -- xilinx.com:user:trigger_controller:1.0 - trigger_controller_0
Adding component instance block -- xilinx.com:user:rfsoc_adc_data_capture:1.0 - rfsoc_adc_data_captu_0
Successfully read diagram <top_level> from BD file <C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd>
