#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 26 19:51:17 2019
# Process ID: 4040
# Current directory: C:/FPGA_Projects/SRAM_reading_test1/SRAM_reading_test1.runs/design_1_axi_emc_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_emc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_emc_0_0.tcl
# Log file: C:/FPGA_Projects/SRAM_reading_test1/SRAM_reading_test1.runs/design_1_axi_emc_0_0_synth_1/design_1_axi_emc_0_0.vds
# Journal file: C:/FPGA_Projects/SRAM_reading_test1/SRAM_reading_test1.runs/design_1_axi_emc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_emc_0_0.tcl -notrace
