 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: R-2020.09
Date   : Wed Jun  7 19:43:52 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_reg[5] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cover_current_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  cnt_reg[5]/CK (DFFHQX4)                  0.00       0.50 r
  cnt_reg[5]/Q (DFFHQX4)                   0.27       0.77 r
  U1075/Y (INVX6)                          0.14       0.91 f
  U1256/Y (NAND2X2)                        0.26       1.17 r
  U1599/Y (NOR2X1)                         0.23       1.40 f
  U1051/Y (CLKBUFX3)                       0.63       2.03 f
  U1671/Y (AO22X1)                         0.52       2.55 f
  U1673/Y (OAI21XL)                        0.51       3.05 r
  U1165/Y (AND4X4)                         0.35       3.40 r
  U1675/Y (NAND2X1)                        0.31       3.71 f
  U1704/Y (OAI21X4)                        0.23       3.94 r
  U1705/Y (CLKINVX2)                       0.17       4.10 f
  U1731/Y (OAI21X4)                        0.22       4.33 r
  U1273/Y (AOI222X2)                       0.31       4.63 f
  U1270/Y (OAI2BB2XL)                      0.48       5.12 r
  U1167/Y (CLKBUFX3)                       0.27       5.38 r
  U1733/Y (AOI2BB2X1)                      0.26       5.64 r
  U1734/S (ADDFX2)                         0.43       6.07 r
  U1735/Y (NOR2BX4)                        0.19       6.26 r
  U1741/Y (OAI211X1)                       0.20       6.46 f
  U1742/Y (NAND2X1)                        0.24       6.70 r
  U1744/Y (NAND2BX4)                       0.18       6.88 r
  U1777/Y (AOI2BB2X4)                      0.14       7.02 f
  U1778/Y (NOR2X8)                         0.17       7.18 r
  U1780/Y (NAND2X6)                        0.12       7.30 f
  U1781/Y (NOR2X6)                         0.19       7.49 r
  U1804/Y (NAND2X6)                        0.12       7.61 f
  U1425/Y (NOR2X4)                         0.20       7.81 r
  U1410/Y (NOR2X2)                         0.12       7.92 f
  U1409/Y (AOI211X1)                       0.31       8.23 r
  cover_current_reg[5]/D (DFFQX1)          0.00       8.23 r
  data arrival time                                   8.23

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  cover_current_reg[5]/CK (DFFQX1)         0.00       8.40 r
  library setup time                      -0.16       8.24
  data required time                                  8.24
  -----------------------------------------------------------
  data required time                                  8.24
  data arrival time                                  -8.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
