

================================================================
== Vitis HLS Report for 'gemm_systolic_array_cont_1'
================================================================
* Date:           Thu Sep 14 02:39:38 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      526|      526|  1.752 us|  1.752 us|  526|  526|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_block_gemm50_U0  |dataflow_in_loop_block_gemm50  |      130|      130|  0.433 us|  0.433 us|  131|  131|  dataflow|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- block_gemm  |      525|      525|       133|          -|          -|     4|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       56|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   304|    76113|    90257|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   304|    76175|    90291|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    10|        8|       20|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     3|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_block_gemm50_U0  |dataflow_in_loop_block_gemm50  |        0|  304|  76113|  90257|    0|
    +----------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |Total                             |                               |        0|  304|  76113|  90257|    0|
    +----------------------------------+-------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  17|   5|           3|           1|
    |loop_dataflow_output_count  |         +|   0|  17|   5|           3|           1|
    |bound_minus_1               |         -|   0|  22|   6|           4|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  56|  16|          10|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    3|          6|
    |loop_dataflow_output_count  |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    6|         12|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  3|   0|    3|          0|
    |loop_dataflow_output_count  |  3|   0|    3|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  6|   0|    6|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|A_0_address0     |  out|    4|   ap_memory|                         A_0|         array|
|A_0_ce0          |  out|    1|   ap_memory|                         A_0|         array|
|A_0_d0           |  out|    8|   ap_memory|                         A_0|         array|
|A_0_q0           |   in|    8|   ap_memory|                         A_0|         array|
|A_0_we0          |  out|    1|   ap_memory|                         A_0|         array|
|A_0_address1     |  out|    4|   ap_memory|                         A_0|         array|
|A_0_ce1          |  out|    1|   ap_memory|                         A_0|         array|
|A_0_d1           |  out|    8|   ap_memory|                         A_0|         array|
|A_0_q1           |   in|    8|   ap_memory|                         A_0|         array|
|A_0_we1          |  out|    1|   ap_memory|                         A_0|         array|
|A_1_address0     |  out|    4|   ap_memory|                         A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                         A_1|         array|
|A_1_d0           |  out|    8|   ap_memory|                         A_1|         array|
|A_1_q0           |   in|    8|   ap_memory|                         A_1|         array|
|A_1_we0          |  out|    1|   ap_memory|                         A_1|         array|
|A_1_address1     |  out|    4|   ap_memory|                         A_1|         array|
|A_1_ce1          |  out|    1|   ap_memory|                         A_1|         array|
|A_1_d1           |  out|    8|   ap_memory|                         A_1|         array|
|A_1_q1           |   in|    8|   ap_memory|                         A_1|         array|
|A_1_we1          |  out|    1|   ap_memory|                         A_1|         array|
|A_2_address0     |  out|    4|   ap_memory|                         A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                         A_2|         array|
|A_2_d0           |  out|    8|   ap_memory|                         A_2|         array|
|A_2_q0           |   in|    8|   ap_memory|                         A_2|         array|
|A_2_we0          |  out|    1|   ap_memory|                         A_2|         array|
|A_2_address1     |  out|    4|   ap_memory|                         A_2|         array|
|A_2_ce1          |  out|    1|   ap_memory|                         A_2|         array|
|A_2_d1           |  out|    8|   ap_memory|                         A_2|         array|
|A_2_q1           |   in|    8|   ap_memory|                         A_2|         array|
|A_2_we1          |  out|    1|   ap_memory|                         A_2|         array|
|A_3_address0     |  out|    4|   ap_memory|                         A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                         A_3|         array|
|A_3_d0           |  out|    8|   ap_memory|                         A_3|         array|
|A_3_q0           |   in|    8|   ap_memory|                         A_3|         array|
|A_3_we0          |  out|    1|   ap_memory|                         A_3|         array|
|A_3_address1     |  out|    4|   ap_memory|                         A_3|         array|
|A_3_ce1          |  out|    1|   ap_memory|                         A_3|         array|
|A_3_d1           |  out|    8|   ap_memory|                         A_3|         array|
|A_3_q1           |   in|    8|   ap_memory|                         A_3|         array|
|A_3_we1          |  out|    1|   ap_memory|                         A_3|         array|
|A_4_address0     |  out|    4|   ap_memory|                         A_4|         array|
|A_4_ce0          |  out|    1|   ap_memory|                         A_4|         array|
|A_4_d0           |  out|    8|   ap_memory|                         A_4|         array|
|A_4_q0           |   in|    8|   ap_memory|                         A_4|         array|
|A_4_we0          |  out|    1|   ap_memory|                         A_4|         array|
|A_4_address1     |  out|    4|   ap_memory|                         A_4|         array|
|A_4_ce1          |  out|    1|   ap_memory|                         A_4|         array|
|A_4_d1           |  out|    8|   ap_memory|                         A_4|         array|
|A_4_q1           |   in|    8|   ap_memory|                         A_4|         array|
|A_4_we1          |  out|    1|   ap_memory|                         A_4|         array|
|A_5_address0     |  out|    4|   ap_memory|                         A_5|         array|
|A_5_ce0          |  out|    1|   ap_memory|                         A_5|         array|
|A_5_d0           |  out|    8|   ap_memory|                         A_5|         array|
|A_5_q0           |   in|    8|   ap_memory|                         A_5|         array|
|A_5_we0          |  out|    1|   ap_memory|                         A_5|         array|
|A_5_address1     |  out|    4|   ap_memory|                         A_5|         array|
|A_5_ce1          |  out|    1|   ap_memory|                         A_5|         array|
|A_5_d1           |  out|    8|   ap_memory|                         A_5|         array|
|A_5_q1           |   in|    8|   ap_memory|                         A_5|         array|
|A_5_we1          |  out|    1|   ap_memory|                         A_5|         array|
|A_6_address0     |  out|    4|   ap_memory|                         A_6|         array|
|A_6_ce0          |  out|    1|   ap_memory|                         A_6|         array|
|A_6_d0           |  out|    8|   ap_memory|                         A_6|         array|
|A_6_q0           |   in|    8|   ap_memory|                         A_6|         array|
|A_6_we0          |  out|    1|   ap_memory|                         A_6|         array|
|A_6_address1     |  out|    4|   ap_memory|                         A_6|         array|
|A_6_ce1          |  out|    1|   ap_memory|                         A_6|         array|
|A_6_d1           |  out|    8|   ap_memory|                         A_6|         array|
|A_6_q1           |   in|    8|   ap_memory|                         A_6|         array|
|A_6_we1          |  out|    1|   ap_memory|                         A_6|         array|
|A_7_address0     |  out|    4|   ap_memory|                         A_7|         array|
|A_7_ce0          |  out|    1|   ap_memory|                         A_7|         array|
|A_7_d0           |  out|    8|   ap_memory|                         A_7|         array|
|A_7_q0           |   in|    8|   ap_memory|                         A_7|         array|
|A_7_we0          |  out|    1|   ap_memory|                         A_7|         array|
|A_7_address1     |  out|    4|   ap_memory|                         A_7|         array|
|A_7_ce1          |  out|    1|   ap_memory|                         A_7|         array|
|A_7_d1           |  out|    8|   ap_memory|                         A_7|         array|
|A_7_q1           |   in|    8|   ap_memory|                         A_7|         array|
|A_7_we1          |  out|    1|   ap_memory|                         A_7|         array|
|A_8_address0     |  out|    4|   ap_memory|                         A_8|         array|
|A_8_ce0          |  out|    1|   ap_memory|                         A_8|         array|
|A_8_d0           |  out|    8|   ap_memory|                         A_8|         array|
|A_8_q0           |   in|    8|   ap_memory|                         A_8|         array|
|A_8_we0          |  out|    1|   ap_memory|                         A_8|         array|
|A_8_address1     |  out|    4|   ap_memory|                         A_8|         array|
|A_8_ce1          |  out|    1|   ap_memory|                         A_8|         array|
|A_8_d1           |  out|    8|   ap_memory|                         A_8|         array|
|A_8_q1           |   in|    8|   ap_memory|                         A_8|         array|
|A_8_we1          |  out|    1|   ap_memory|                         A_8|         array|
|A_9_address0     |  out|    4|   ap_memory|                         A_9|         array|
|A_9_ce0          |  out|    1|   ap_memory|                         A_9|         array|
|A_9_d0           |  out|    8|   ap_memory|                         A_9|         array|
|A_9_q0           |   in|    8|   ap_memory|                         A_9|         array|
|A_9_we0          |  out|    1|   ap_memory|                         A_9|         array|
|A_9_address1     |  out|    4|   ap_memory|                         A_9|         array|
|A_9_ce1          |  out|    1|   ap_memory|                         A_9|         array|
|A_9_d1           |  out|    8|   ap_memory|                         A_9|         array|
|A_9_q1           |   in|    8|   ap_memory|                         A_9|         array|
|A_9_we1          |  out|    1|   ap_memory|                         A_9|         array|
|A_10_address0    |  out|    4|   ap_memory|                        A_10|         array|
|A_10_ce0         |  out|    1|   ap_memory|                        A_10|         array|
|A_10_d0          |  out|    8|   ap_memory|                        A_10|         array|
|A_10_q0          |   in|    8|   ap_memory|                        A_10|         array|
|A_10_we0         |  out|    1|   ap_memory|                        A_10|         array|
|A_10_address1    |  out|    4|   ap_memory|                        A_10|         array|
|A_10_ce1         |  out|    1|   ap_memory|                        A_10|         array|
|A_10_d1          |  out|    8|   ap_memory|                        A_10|         array|
|A_10_q1          |   in|    8|   ap_memory|                        A_10|         array|
|A_10_we1         |  out|    1|   ap_memory|                        A_10|         array|
|A_11_address0    |  out|    4|   ap_memory|                        A_11|         array|
|A_11_ce0         |  out|    1|   ap_memory|                        A_11|         array|
|A_11_d0          |  out|    8|   ap_memory|                        A_11|         array|
|A_11_q0          |   in|    8|   ap_memory|                        A_11|         array|
|A_11_we0         |  out|    1|   ap_memory|                        A_11|         array|
|A_11_address1    |  out|    4|   ap_memory|                        A_11|         array|
|A_11_ce1         |  out|    1|   ap_memory|                        A_11|         array|
|A_11_d1          |  out|    8|   ap_memory|                        A_11|         array|
|A_11_q1          |   in|    8|   ap_memory|                        A_11|         array|
|A_11_we1         |  out|    1|   ap_memory|                        A_11|         array|
|A_12_address0    |  out|    4|   ap_memory|                        A_12|         array|
|A_12_ce0         |  out|    1|   ap_memory|                        A_12|         array|
|A_12_d0          |  out|    8|   ap_memory|                        A_12|         array|
|A_12_q0          |   in|    8|   ap_memory|                        A_12|         array|
|A_12_we0         |  out|    1|   ap_memory|                        A_12|         array|
|A_12_address1    |  out|    4|   ap_memory|                        A_12|         array|
|A_12_ce1         |  out|    1|   ap_memory|                        A_12|         array|
|A_12_d1          |  out|    8|   ap_memory|                        A_12|         array|
|A_12_q1          |   in|    8|   ap_memory|                        A_12|         array|
|A_12_we1         |  out|    1|   ap_memory|                        A_12|         array|
|A_13_address0    |  out|    4|   ap_memory|                        A_13|         array|
|A_13_ce0         |  out|    1|   ap_memory|                        A_13|         array|
|A_13_d0          |  out|    8|   ap_memory|                        A_13|         array|
|A_13_q0          |   in|    8|   ap_memory|                        A_13|         array|
|A_13_we0         |  out|    1|   ap_memory|                        A_13|         array|
|A_13_address1    |  out|    4|   ap_memory|                        A_13|         array|
|A_13_ce1         |  out|    1|   ap_memory|                        A_13|         array|
|A_13_d1          |  out|    8|   ap_memory|                        A_13|         array|
|A_13_q1          |   in|    8|   ap_memory|                        A_13|         array|
|A_13_we1         |  out|    1|   ap_memory|                        A_13|         array|
|A_14_address0    |  out|    4|   ap_memory|                        A_14|         array|
|A_14_ce0         |  out|    1|   ap_memory|                        A_14|         array|
|A_14_d0          |  out|    8|   ap_memory|                        A_14|         array|
|A_14_q0          |   in|    8|   ap_memory|                        A_14|         array|
|A_14_we0         |  out|    1|   ap_memory|                        A_14|         array|
|A_14_address1    |  out|    4|   ap_memory|                        A_14|         array|
|A_14_ce1         |  out|    1|   ap_memory|                        A_14|         array|
|A_14_d1          |  out|    8|   ap_memory|                        A_14|         array|
|A_14_q1          |   in|    8|   ap_memory|                        A_14|         array|
|A_14_we1         |  out|    1|   ap_memory|                        A_14|         array|
|A_15_address0    |  out|    4|   ap_memory|                        A_15|         array|
|A_15_ce0         |  out|    1|   ap_memory|                        A_15|         array|
|A_15_d0          |  out|    8|   ap_memory|                        A_15|         array|
|A_15_q0          |   in|    8|   ap_memory|                        A_15|         array|
|A_15_we0         |  out|    1|   ap_memory|                        A_15|         array|
|A_15_address1    |  out|    4|   ap_memory|                        A_15|         array|
|A_15_ce1         |  out|    1|   ap_memory|                        A_15|         array|
|A_15_d1          |  out|    8|   ap_memory|                        A_15|         array|
|A_15_q1          |   in|    8|   ap_memory|                        A_15|         array|
|A_15_we1         |  out|    1|   ap_memory|                        A_15|         array|
|B_address0       |  out|   10|   ap_memory|                           B|         array|
|B_ce0            |  out|    1|   ap_memory|                           B|         array|
|B_d0             |  out|    8|   ap_memory|                           B|         array|
|B_q0             |   in|    8|   ap_memory|                           B|         array|
|B_we0            |  out|    1|   ap_memory|                           B|         array|
|B_address1       |  out|   10|   ap_memory|                           B|         array|
|B_ce1            |  out|    1|   ap_memory|                           B|         array|
|B_d1             |  out|    8|   ap_memory|                           B|         array|
|B_q1             |   in|    8|   ap_memory|                           B|         array|
|B_we1            |  out|    1|   ap_memory|                           B|         array|
|outp_sfa_din     |  out|  128|     ap_fifo|                    outp_sfa|       pointer|
|outp_sfa_full_n  |   in|    1|     ap_fifo|                    outp_sfa|       pointer|
|outp_sfa_write   |  out|    1|     ap_fifo|                    outp_sfa|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_cont.1|  return value|
+-----------------+-----+-----+------------+----------------------------+--------------+

