<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<dict>
	<key>name</key>
	<string>haswell</string>
	<key>system</key>
	<dict>
		<key>cpu</key>
		<dict>
			<key>aliases</key>
			<dict>
				<key>BRANCH_MISPRED_NONSPEC</key>
				<string>BR_MISP_RETIRED.ALL_BRANCHES</string>
				<key>CORE_ACTIVE_CYCLE</key>
				<string>CPU_CLK_UNHALTED.THREAD</string>
				<key>INST_ALL</key>
				<string>INST_RETIRED.ANY</string>
				<key>INST_BRANCH</key>
				<string>BR_INST_RETIRED.ALL_BRANCHES</string>
				<key>INST_BRANCH_COND</key>
				<string>BR_INST_RETIRED.CONDITIONAL</string>
				<key>INST_BRANCH_TAKEN</key>
				<string>BR_INST_RETIRED.NEAR_TAKEN</string>
				<key>ReferenceCycles</key>
				<string>CPU_CLK_UNHALTED.REF_TSC</string>
			</dict>
			<key>architecture</key>
			<string>x86_64</string>
			<key>config_counters</key>
			<integer>120</integer>
			<key>events</key>
			<dict>
				<key>BACLEARS.ANY</key>
				<dict>
					<key>description</key>
					<string>Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.</string>
					<key>number</key>
					<integer>230</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>31</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired  branches</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>255</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired macro-conditional branches</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>193</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_DIRECT_JMP</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired macro-unconditional branches excluding calls and indirects</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>194</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_DIRECT_NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired direct near calls</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>208</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired indirect branches excluding calls and returns</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>196</integer>
				</dict>
				<key>BR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired indirect return branches.</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>200</integer>
				</dict>
				<key>BR_INST_EXEC.NONTAKEN_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Not taken macro-conditional branches</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired macro-conditional branches</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>129</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_DIRECT_JUMP</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired macro-conditional branch instructions excluding calls and indirects</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>130</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired direct near calls</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>144</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired indirect branches excluding calls and returns</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>132</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired indirect calls</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>160</integer>
				</dict>
				<key>BR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired indirect branches with return mnemonic</string>
					<key>number</key>
					<integer>136</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>136</integer>
				</dict>
				<key>BR_INST_RETIRED.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>All (macro) branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>BR_INST_RETIRED.ALL_BRANCHES_PS</key>
				<dict>
					<key>description</key>
					<string>All (macro) branch instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>BR_INST_RETIRED.CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Conditional branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_INST_RETIRED.CONDITIONAL_PS</key>
				<dict>
					<key>description</key>
					<string>Conditional branch instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_INST_RETIRED.FAR_BRANCH</key>
				<dict>
					<key>description</key>
					<string>Far branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Direct and indirect near call instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_CALL_PS</key>
				<dict>
					<key>description</key>
					<string>Direct and indirect near call instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_CALL_R3</key>
				<dict>
					<key>description</key>
					<string>Direct and indirect macro near call instructions retired (captured in ring 3).</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>81</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_CALL_R3_PS</key>
				<dict>
					<key>description</key>
					<string>Direct and indirect macro near call instructions retired (captured in ring 3). (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>81</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_RETURN</key>
				<dict>
					<key>description</key>
					<string>Return instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_RETURN_PS</key>
				<dict>
					<key>description</key>
					<string>Return instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_TAKEN</key>
				<dict>
					<key>description</key>
					<string>Taken branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_TAKEN_PS</key>
				<dict>
					<key>description</key>
					<string>Taken branch instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>BR_INST_RETIRED.NOT_TAKEN</key>
				<dict>
					<key>description</key>
					<string>Not taken branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>BR_MISP_EXEC.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired mispredicted macro conditional branches</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>255</integer>
				</dict>
				<key>BR_MISP_EXEC.ALL_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Speculative and retired mispredicted macro conditional branches</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>193</integer>
				</dict>
				<key>BR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET</key>
				<dict>
					<key>description</key>
					<string>Mispredicted indirect branches excluding calls and returns</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>196</integer>
				</dict>
				<key>BR_MISP_EXEC.NONTAKEN_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Not taken speculative and retired mispredicted macro conditional branches</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>BR_MISP_EXEC.TAKEN_CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired mispredicted macro conditional branches</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>129</integer>
				</dict>
				<key>BR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired mispredicted indirect branches excluding calls and returns</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>132</integer>
				</dict>
				<key>BR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired mispredicted indirect calls</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>160</integer>
				</dict>
				<key>BR_MISP_EXEC.TAKEN_RETURN_NEAR</key>
				<dict>
					<key>description</key>
					<string>Taken speculative and retired mispredicted indirect branches with return mnemonic</string>
					<key>number</key>
					<integer>137</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>136</integer>
				</dict>
				<key>BR_MISP_RETIRED.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>All mispredicted macro branch instructions retired.</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>BR_MISP_RETIRED.ALL_BRANCHES_PS</key>
				<dict>
					<key>description</key>
					<string>Mispredicted macro branch instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>BR_MISP_RETIRED.CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Mispredicted conditional branch instructions retired.</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_MISP_RETIRED.CONDITIONAL_PS</key>
				<dict>
					<key>description</key>
					<string>Mispredicted conditional branch instructions retired. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_MISP_RETIRED.NEAR_TAKEN</key>
				<dict>
					<key>description</key>
					<string>Number of near branch instructions retired that were mispredicted and taken.</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>BR_MISP_RETIRED.NEAR_TAKEN_PS</key>
				<dict>
					<key>description</key>
					<string>Number of near branch instructions retired that were mispredicted and taken. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>197</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>CPL_CYCLES.RING0</key>
				<dict>
					<key>description</key>
					<string>Unhalted core cycles when the thread is in ring 0</string>
					<key>number</key>
					<integer>92</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CPL_CYCLES.RING0_TRANS</key>
				<dict>
					<key>description</key>
					<string>Number of intervals between processor halts while thread is in ring 0</string>
					<key>number</key>
					<integer>92</integer>
					<key>other</key>
					<integer>343</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CPL_CYCLES.RING123</key>
				<dict>
					<key>description</key>
					<string>Unhalted core cycles when thread is in rings 1, 2, or 3</string>
					<key>number</key>
					<integer>92</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CPU_CLK_THREAD_UNHALTED.REF_XCLK</key>
				<dict>
					<key>description</key>
					<string>Cases when the core is unhalted at 100 Mhz</string>
					<key>number</key>
					<integer>60</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.REF_TSC</key>
				<dict>
					<key>counters_mask</key>
					<integer>4</integer>
					<key>description</key>
					<string>Reference cycles when the core is not in halt state.</string>
					<key>fixed_counter</key>
					<integer>2</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>3</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.THREAD</key>
				<dict>
					<key>counters_mask</key>
					<integer>2</integer>
					<key>description</key>
					<string>Core cycles when the core is not in halt state.</string>
					<key>fallback</key>
					<string>CPU_CLK_UNHALTED.THREAD_P</string>
					<key>fixed_counter</key>
					<integer>1</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.THREAD_P</key>
				<dict>
					<key>description</key>
					<string>Thread cycles when thread is not in halt state</string>
					<key>number</key>
					<integer>60</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_L1D_PENDING</key>
				<dict>
					<key>counters_mask</key>
					<integer>32</integer>
					<key>description</key>
					<string>Cycles with pending L1 cache miss loads.</string>
					<key>number</key>
					<integer>163</integer>
					<key>other</key>
					<integer>2131</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_LDM_PENDING</key>
				<dict>
					<key>description</key>
					<string>Cycles with pending memory loads.</string>
					<key>number</key>
					<integer>163</integer>
					<key>other</key>
					<integer>595</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_NO_EXECUTE</key>
				<dict>
					<key>description</key>
					<string>Total execution stalls</string>
					<key>number</key>
					<integer>163</integer>
					<key>other</key>
					<integer>1107</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_LDM_PENDING</key>
				<dict>
					<key>description</key>
					<string>Execution stalls due to memory subsystem.</string>
					<key>number</key>
					<integer>163</integer>
					<key>other</key>
					<integer>1619</integer>
					<key>umask</key>
					<integer>6</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Load misses in all DTLB levels that cause page walks</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.PDE_CACHE_MISS</key>
				<dict>
					<key>description</key>
					<string>DTLB demand load misses with low part of linear-to-physical address translation missed</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Load operations that miss the first DTLB level but hit the second and do not cause page walks</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>96</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.STLB_HIT_2M</key>
				<dict>
					<key>description</key>
					<string>Load misses that miss the  DTLB and hit the STLB (2M)</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.STLB_HIT_4K</key>
				<dict>
					<key>description</key>
					<string>Load misses that miss the  DTLB and hit the STLB (4K)</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M</key>
				<dict>
					<key>description</key>
					<string>Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_COMPLETED_4K</key>
				<dict>
					<key>description</key>
					<string>Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when PMH is busy with page walks</string>
					<key>number</key>
					<integer>8</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>DTLB_STORE_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Store misses in all DTLB levels that cause page walks</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>DTLB_STORE_MISSES.PDE_CACHE_MISS</key>
				<dict>
					<key>description</key>
					<string>DTLB store misses with low part of linear-to-physical address translation missed</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>DTLB_STORE_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Store operations that miss the first TLB level but hit the second and do not cause page walks</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>96</integer>
				</dict>
				<key>DTLB_STORE_MISSES.STLB_HIT_2M</key>
				<dict>
					<key>description</key>
					<string>Store misses that miss the  DTLB and hit the STLB (2M)</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>DTLB_STORE_MISSES.STLB_HIT_4K</key>
				<dict>
					<key>description</key>
					<string>Store misses that miss the  DTLB and hit the STLB (4K)</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Store misses in all DTLB levels that cause completed page walks</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M</key>
				<dict>
					<key>description</key>
					<string>Store misses in all DTLB levels that cause completed page walks (2M/4M)</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_COMPLETED_4K</key>
				<dict>
					<key>description</key>
					<string>Store miss in all TLB levels causes a page walk that completes. (4K)</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when PMH is busy with page walks</string>
					<key>number</key>
					<integer>73</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>FP_ASSIST.ANY</key>
				<dict>
					<key>description</key>
					<string>Cycles with any input/output SSE or FP assist</string>
					<key>number</key>
					<integer>202</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>30</integer>
				</dict>
				<key>FP_ASSIST.SIMD_INPUT</key>
				<dict>
					<key>description</key>
					<string>Number of SIMD FP assists due to input values</string>
					<key>number</key>
					<integer>202</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>FP_ASSIST.SIMD_OUTPUT</key>
				<dict>
					<key>description</key>
					<string>Number of SIMD FP assists due to Output values</string>
					<key>number</key>
					<integer>202</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>FP_ASSIST.X87_INPUT</key>
				<dict>
					<key>description</key>
					<string>Number of X87 assists due to input value.</string>
					<key>number</key>
					<integer>202</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>FP_ASSIST.X87_OUTPUT</key>
				<dict>
					<key>description</key>
					<string>Number of X87 assists due to output value.</string>
					<key>number</key>
					<integer>202</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE abort was triggered</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MISC1</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details)</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MISC2</key>
				<dict>
					<key>description</key>
					<string>Number of times the TSX watchdog signaled an HLE abort</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MISC3</key>
				<dict>
					<key>description</key>
					<string>Number of times a disallowed operation caused an HLE abort</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MISC4</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE caused a fault</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MISC5</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE aborted and was not due to the abort conditions in subevents 3-6</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_PS</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE abort was triggered (PEBS)</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>HLE_RETIRED.COMMIT</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE commit succeeded</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>HLE_RETIRED.START</key>
				<dict>
					<key>description</key>
					<string>Number of times we entered an HLE region; does not count nested transactions</string>
					<key>number</key>
					<integer>200</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ICACHE.MISSES</key>
				<dict>
					<key>description</key>
					<string>Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.</string>
					<key>number</key>
					<integer>128</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>IDQ.ALL_DSB_CYCLES_4_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles Decode Stream Buffer (DSB) is delivering 4 Uops</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>1107</integer>
					<key>umask</key>
					<integer>24</integer>
				</dict>
				<key>IDQ.ALL_DSB_CYCLES_ANY_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles Decode Stream Buffer (DSB) is delivering any Uop</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>24</integer>
				</dict>
				<key>IDQ.ALL_MITE_CYCLES_4_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles MITE is delivering 4 Uops</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>1107</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>IDQ.ALL_MITE_CYCLES_ANY_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles MITE is delivering any Uop</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>IDQ.DSB_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>IDQ.DSB_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>IDQ.EMPTY</key>
				<dict>
					<key>description</key>
					<string>Instruction Decode Queue (IDQ) empty cycles</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>IDQ.MITE_ALL_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) from MITE path</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>60</integer>
				</dict>
				<key>IDQ.MITE_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>IDQ.MITE_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) from MITE path</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>IDQ.MS_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>IDQ.MS_DSB_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>IDQ.MS_DSB_OCCUR</key>
				<dict>
					<key>description</key>
					<string>Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>343</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>IDQ.MS_DSB_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>IDQ.MS_MITE_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>IDQ.MS_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CORE</key>
				<dict>
					<key>description</key>
					<string>Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>1107</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK</key>
				<dict>
					<key>description</key>
					<string>Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>467</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>851</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 2 uops delivered by the front end.</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>595</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 3 uops delivered by the front end.</string>
					<key>number</key>
					<integer>156</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ILD_STALL.IQ_FULL</key>
				<dict>
					<key>description</key>
					<string>Stall cycles because IQ is full</string>
					<key>number</key>
					<integer>135</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>ILD_STALL.LCP</key>
				<dict>
					<key>description</key>
					<string>Stalls caused by changing prefix length of the instruction.</string>
					<key>number</key>
					<integer>135</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INST_RETIRED.ANY</key>
				<dict>
					<key>counters_mask</key>
					<integer>1</integer>
					<key>description</key>
					<string>Instructions retired from execution.</string>
					<key>fallback</key>
					<string>INST_RETIRED.ANY_P</string>
					<key>fixed_counter</key>
					<integer>0</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INST_RETIRED.ANY_P</key>
				<dict>
					<key>description</key>
					<string>Number of instructions retired. General Counter   - architectural event</string>
					<key>number</key>
					<integer>192</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>INST_RETIRED.PREC_DIST</key>
				<dict>
					<key>counters_mask</key>
					<integer>16</integer>
					<key>description</key>
					<string>Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution</string>
					<key>number</key>
					<integer>192</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INT_MISC.RECOVERY_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Number of cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)</string>
					<key>number</key>
					<integer>13</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>3</integer>
				</dict>
				<key>ITLB.ITLB_FLUSH</key>
				<dict>
					<key>description</key>
					<string>Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.</string>
					<key>number</key>
					<integer>174</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ITLB_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Misses at all ITLB levels that cause page walks</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ITLB_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Operations that miss the first ITLB level but hit the second and do not cause any page walks</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>96</integer>
				</dict>
				<key>ITLB_MISSES.STLB_HIT_2M</key>
				<dict>
					<key>description</key>
					<string>Code misses that miss the  DTLB and hit the STLB (2M)</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>ITLB_MISSES.STLB_HIT_4K</key>
				<dict>
					<key>description</key>
					<string>Core misses that miss the  DTLB and hit the STLB (4K)</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>ITLB_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Misses in all ITLB levels that cause completed page walks</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>ITLB_MISSES.WALK_COMPLETED_2M_4M</key>
				<dict>
					<key>description</key>
					<string>Code miss in all TLB levels causes a page walk that completes. (2M/4M)</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>ITLB_MISSES.WALK_COMPLETED_4K</key>
				<dict>
					<key>description</key>
					<string>Code miss in all TLB levels causes a page walk that completes. (4K)</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>ITLB_MISSES.WALK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when PMH is busy with page walks</string>
					<key>number</key>
					<integer>133</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>L1D.REPLACEMENT</key>
				<dict>
					<key>description</key>
					<string>L1D data line replacements</string>
					<key>number</key>
					<integer>81</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.OCCURENCES</key>
				<dict>
					<key>counters_mask</key>
					<integer>32</integer>
					<key>description</key>
					<string>This event counts the number of L1D misses outstanding, using an edge detect to count transitions.</string>
					<key>number</key>
					<integer>72</integer>
					<key>other</key>
					<integer>343</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.PENDING</key>
				<dict>
					<key>counters_mask</key>
					<integer>32</integer>
					<key>description</key>
					<string>L1D miss oustandings duration in cycles</string>
					<key>number</key>
					<integer>72</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.PENDING_CYCLES</key>
				<dict>
					<key>counters_mask</key>
					<integer>32</integer>
					<key>description</key>
					<string>Cycles with L1D load Misses outstanding.</string>
					<key>number</key>
					<integer>72</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L2_DEMAND_RQSTS.WB_HIT</key>
				<dict>
					<key>description</key>
					<string>Not rejected writebacks that hit L2 cache</string>
					<key>number</key>
					<integer>39</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>80</integer>
				</dict>
				<key>L2_LINES_IN.ALL</key>
				<dict>
					<key>description</key>
					<string>L2 cache lines filling L2</string>
					<key>number</key>
					<integer>241</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>7</integer>
				</dict>
				<key>L2_LINES_IN.E</key>
				<dict>
					<key>description</key>
					<string>L2 cache lines in E state filling L2</string>
					<key>number</key>
					<integer>241</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>L2_LINES_IN.I</key>
				<dict>
					<key>description</key>
					<string>L2 cache lines in I state filling L2</string>
					<key>number</key>
					<integer>241</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L2_LINES_IN.S</key>
				<dict>
					<key>description</key>
					<string>L2 cache lines in S state filling L2</string>
					<key>number</key>
					<integer>241</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>L2_LINES_OUT.DEMAND_CLEAN</key>
				<dict>
					<key>description</key>
					<string>Clean L2 cache lines evicted by demand</string>
					<key>number</key>
					<integer>242</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>5</integer>
				</dict>
				<key>L2_LINES_OUT.DEMAND_DIRTY</key>
				<dict>
					<key>description</key>
					<string>Dirty L2 cache lines evicted by demand</string>
					<key>number</key>
					<integer>242</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>6</integer>
				</dict>
				<key>L2_RQSTS.ALL_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>L2 code requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>228</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>225</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_MISS</key>
				<dict>
					<key>description</key>
					<string>Demand requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>39</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_REFERENCES</key>
				<dict>
					<key>description</key>
					<string>Demand requests to L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>231</integer>
				</dict>
				<key>L2_RQSTS.ALL_PF</key>
				<dict>
					<key>description</key>
					<string>Requests from L2 hardware prefetchers</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>248</integer>
				</dict>
				<key>L2_RQSTS.ALL_RFO</key>
				<dict>
					<key>description</key>
					<string>RFO requests to L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>226</integer>
				</dict>
				<key>L2_RQSTS.CODE_RD_HIT</key>
				<dict>
					<key>description</key>
					<string>L2 cache hits when fetching instructions, code reads.</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>68</integer>
				</dict>
				<key>L2_RQSTS.CODE_RD_MISS</key>
				<dict>
					<key>description</key>
					<string>L2 cache misses when fetching instructions</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>L2_RQSTS.DEMAND_DATA_RD_HIT</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>L2_RQSTS.DEMAND_DATA_RD_MISS</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read miss L2, no rejects</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>L2_RQSTS.L2_PF_HIT</key>
				<dict>
					<key>description</key>
					<string>L2 prefetch requests that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>80</integer>
				</dict>
				<key>L2_RQSTS.L2_PF_MISS</key>
				<dict>
					<key>description</key>
					<string>L2 prefetch requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>L2_RQSTS.MISS</key>
				<dict>
					<key>description</key>
					<string>All requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>63</integer>
				</dict>
				<key>L2_RQSTS.REFERENCES</key>
				<dict>
					<key>description</key>
					<string>All L2 requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>255</integer>
				</dict>
				<key>L2_RQSTS.RFO_HIT</key>
				<dict>
					<key>description</key>
					<string>RFO requests that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>66</integer>
				</dict>
				<key>L2_RQSTS.RFO_MISS</key>
				<dict>
					<key>description</key>
					<string>RFO requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>34</integer>
				</dict>
				<key>L2_TRANS.ALL_PF</key>
				<dict>
					<key>description</key>
					<string>L2 or L3 HW prefetches that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>L2_TRANS.ALL_REQUESTS</key>
				<dict>
					<key>description</key>
					<string>Transactions accessing L2 pipe</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>L2_TRANS.CODE_RD</key>
				<dict>
					<key>description</key>
					<string>L2 cache accesses when fetching instructions</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>L2_TRANS.DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L2_TRANS.L1D_WB</key>
				<dict>
					<key>description</key>
					<string>L1D writebacks that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>L2_TRANS.L2_FILL</key>
				<dict>
					<key>description</key>
					<string>L2 fill requests that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>L2_TRANS.L2_WB</key>
				<dict>
					<key>description</key>
					<string>L2 writebacks that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>L2_TRANS.RFO</key>
				<dict>
					<key>description</key>
					<string>RFO requests that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LD_BLOCKS.STORE_FORWARD</key>
				<dict>
					<key>description</key>
					<string>Cases when loads get true Block-on-Store blocking code preventing store forwarding</string>
					<key>number</key>
					<integer>3</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LD_BLOCKS_PARTIAL.ADDRESS_ALIAS</key>
				<dict>
					<key>description</key>
					<string>False dependencies in MOB when Enhanced Loosenet resolves partial comparison on loosenet check and dependency</string>
					<key>number</key>
					<integer>7</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LOAD_HIT_PRE.HW_PF</key>
				<dict>
					<key>description</key>
					<string>Not software-prefetch load dispatches that hit FB allocated for hardware prefetch</string>
					<key>number</key>
					<integer>76</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LOAD_HIT_PRE.SW_PF</key>
				<dict>
					<key>description</key>
					<string>Not software-prefetch load dispatches that hit FB allocated for software prefetch</string>
					<key>number</key>
					<integer>76</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LOCK_CYCLES.CACHE_LOCK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when L1D is locked</string>
					<key>number</key>
					<integer>99</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when L1 and L2 are locked due to UC or split lock</string>
					<key>number</key>
					<integer>99</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LONGEST_LAT_CACHE.MISS</key>
				<dict>
					<key>description</key>
					<string>Core-originated cacheable demand requests missed L3</string>
					<key>number</key>
					<integer>46</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>LONGEST_LAT_CACHE.REFERENCE</key>
				<dict>
					<key>description</key>
					<string>Core-originated cacheable demand requests that refer to L3</string>
					<key>number</key>
					<integer>46</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>79</integer>
				</dict>
				<key>MACHINE_CLEARS.MASKMOV</key>
				<dict>
					<key>description</key>
					<string>This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0.</string>
					<key>number</key>
					<integer>195</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>MACHINE_CLEARS.MEMORY_ORDERING</key>
				<dict>
					<key>description</key>
					<string>Counts the number of machine clears due to memory order conflicts.</string>
					<key>number</key>
					<integer>195</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MACHINE_CLEARS.SMC</key>
				<dict>
					<key>description</key>
					<string>Self-modifying code (SMC) detected.</string>
					<key>number</key>
					<integer>195</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache.</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were HitM responses from shared L3.</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were HitM responses from shared L3. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were hits in L3 without snoops required.</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were hits in L3 without snoops required. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>210</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM</key>
				<dict>
					<key>description</key>
					<string>Data from local DRAM either Snoop not needed or Snoop Miss (RspI)</string>
					<key>number</key>
					<integer>211</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.HIT_LFB</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L1_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load uops with L1 cache hits as data sources.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L1_HIT_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops with L1 cache hits as data sources. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L1_MISS_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops misses in L1 cache as data sources. Uses PEBS.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L2_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load uops with L2 cache hits as data sources.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L2_HIT_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops with L2 cache hits as data sources. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L2_MISS</key>
				<dict>
					<key>description</key>
					<string>Miss in mid-level (L2) cache. Excludes Unknown data-source.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L2_MISS_PS</key>
				<dict>
					<key>description</key>
					<string>Retired load uops with L2 cache misses as data sources. Uses PEBS.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L3_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load uops which data sources were data hits in L3 without snoops required.</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_UOPS_RETIRED.L3_HIT_PS</key>
				<dict>
					<key>description</key>
					<string>Miss in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>209</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 128</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 16</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 256</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 32</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 4</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 512</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 64</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8</key>
				<dict>
					<key>counters_mask</key>
					<integer>64</integer>
					<key>description</key>
					<string>Loads with latency value being above 8</string>
					<key>number</key>
					<integer>205</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.ALL_LOADS</key>
				<dict>
					<key>description</key>
					<string>Load uops retired to architected path with filter on bits 0 and 1 applied.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>129</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.ALL_LOADS_PS</key>
				<dict>
					<key>description</key>
					<string>Load uops retired to architected path with filter on bits 0 and 1 applied. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>129</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.ALL_STORES</key>
				<dict>
					<key>description</key>
					<string>Store uops retired to architected path with filter on bits 0 and 1 applied.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>130</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.ALL_STORES_PS</key>
				<dict>
					<key>description</key>
					<string>Store uops retired to architected path with filter on bits 0 and 1 applied. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>130</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.LOCK_LOADS</key>
				<dict>
					<key>description</key>
					<string>Load uops with locked access retired to architected path.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.LOCK_LOADS_PS</key>
				<dict>
					<key>description</key>
					<string>Load uops with locked access retired to architected path. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.SPLIT_LOADS</key>
				<dict>
					<key>description</key>
					<string>Line-splitted load uops retired to architected path.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.SPLIT_LOADS_PS</key>
				<dict>
					<key>description</key>
					<string>Line-splitted load uops retired to architected path. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.SPLIT_STORES</key>
				<dict>
					<key>description</key>
					<string>Line-splitted store uops retired to architected path.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>66</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.SPLIT_STORES_PS</key>
				<dict>
					<key>description</key>
					<string>Line-splitted store uops retired to architected path. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>66</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.STLB_MISS_LOADS</key>
				<dict>
					<key>description</key>
					<string>Load uops with true STLB miss retired to architected path.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>17</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS</key>
				<dict>
					<key>description</key>
					<string>Load uops with true STLB miss retired to architected path. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>17</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.STLB_MISS_STORES</key>
				<dict>
					<key>description</key>
					<string>Store uops with true STLB miss retired to architected path.</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>18</integer>
				</dict>
				<key>MEM_UOPS_RETIRED.STLB_MISS_STORES_PS</key>
				<dict>
					<key>description</key>
					<string>Store uops true STLB miss retired to architected path. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>208</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>18</integer>
				</dict>
				<key>MISALIGN_MEM_REF.LOADS</key>
				<dict>
					<key>description</key>
					<string>Speculative cache line split load uops dispatched to L1 cache</string>
					<key>number</key>
					<integer>5</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MISALIGN_MEM_REF.STORES</key>
				<dict>
					<key>description</key>
					<string>Speculative cache line split STA uops dispatched to L1 cache</string>
					<key>number</key>
					<integer>5</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MOVE_ELIMINATION.INT_ELIMINATED</key>
				<dict>
					<key>description</key>
					<string>Number of integer Move Elimination candidate uops that were eliminated.</string>
					<key>number</key>
					<integer>88</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MOVE_ELIMINATION.INT_NOT_ELIMINATED</key>
				<dict>
					<key>description</key>
					<string>Number of integer Move Elimination candidate uops that were not eliminated.</string>
					<key>number</key>
					<integer>88</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MOVE_ELIMINATION.SIMD_ELIMINATED</key>
				<dict>
					<key>description</key>
					<string>Number of SIMD Move Elimination candidate uops that were eliminated.</string>
					<key>number</key>
					<integer>88</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MOVE_ELIMINATION.SIMD_NOT_ELIMINATED</key>
				<dict>
					<key>description</key>
					<string>Number of SIMD Move Elimination candidate uops that were not eliminated.</string>
					<key>number</key>
					<integer>88</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS.ALL_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand and prefetch data reads</string>
					<key>number</key>
					<integer>176</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>Cacheable and noncachaeble code read requests</string>
					<key>number</key>
					<integer>176</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests sent to uncore</string>
					<key>number</key>
					<integer>176</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_RFO</key>
				<dict>
					<key>description</key>
					<string>Demand RFO requests including regular RFOs, locks, ItoM</string>
					<key>number</key>
					<integer>176</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>339</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding Demand Data Read transactions in uncore queue.</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>OTHER_ASSISTS.ANY_WB_ASSIST</key>
				<dict>
					<key>description</key>
					<string>Number of times any microcode assist is invoked by HW upon uop writeback.</string>
					<key>number</key>
					<integer>193</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>OTHER_ASSISTS.AVX_TO_SSE</key>
				<dict>
					<key>description</key>
					<string>Number of transitions from AVX-256 to legacy SSE when penalty applicable.</string>
					<key>number</key>
					<integer>193</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OTHER_ASSISTS.SSE_TO_AVX</key>
				<dict>
					<key>description</key>
					<string>Number of transitions from SSE to AVX-256 when penalty applicable.</string>
					<key>number</key>
					<integer>193</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.DTLB_L1</key>
				<dict>
					<key>description</key>
					<string>Number of DTLB page walker hits in the L1+FB</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>17</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.DTLB_L2</key>
				<dict>
					<key>description</key>
					<string>Number of DTLB page walker hits in the L2</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>18</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.DTLB_L3</key>
				<dict>
					<key>description</key>
					<string>Number of DTLB page walker hits in the L3 + XSNP</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>20</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.DTLB_MEMORY</key>
				<dict>
					<key>description</key>
					<string>Number of DTLB page walker hits in Memory</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>24</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.IA32_ITLB_MEMORY</key>
				<dict>
					<key>description</key>
					<string>Number of ITLB page walker hits in Memory</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>40</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.ITLB_L1</key>
				<dict>
					<key>description</key>
					<string>Number of ITLB page walker hits in the L1+FB</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.ITLB_L2</key>
				<dict>
					<key>description</key>
					<string>Number of ITLB page walker hits in the L2</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>34</integer>
				</dict>
				<key>PAGE_WALKER_LOADS.ITLB_L3</key>
				<dict>
					<key>description</key>
					<string>Number of ITLB page walker hits in the L3 + XSNP</string>
					<key>number</key>
					<integer>188</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>RESOURCE_STALLS.ANY</key>
				<dict>
					<key>description</key>
					<string>Resource-related stall cycles</string>
					<key>number</key>
					<integer>162</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>RESOURCE_STALLS.ROB</key>
				<dict>
					<key>description</key>
					<string>Cycles stalled due to re-order buffer full.</string>
					<key>number</key>
					<integer>162</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>RESOURCE_STALLS.RS</key>
				<dict>
					<key>description</key>
					<string>Cycles stalled due to no eligible RS entry available.</string>
					<key>number</key>
					<integer>162</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>RESOURCE_STALLS.SB</key>
				<dict>
					<key>description</key>
					<string>Cycles stalled due to no store buffers available. (not including draining form sync).</string>
					<key>number</key>
					<integer>162</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>ROB_MISC_EVENTS.LBR_INSERTS</key>
				<dict>
					<key>description</key>
					<string>Count cases of saving new LBR</string>
					<key>number</key>
					<integer>204</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>RS_EVENTS.EMPTY_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when Reservation Station (RS) is empty for the thread</string>
					<key>number</key>
					<integer>94</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED</key>
				<dict>
					<key>description</key>
					<string>Number of times RTM abort was triggered </string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MISC1</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details)</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MISC2</key>
				<dict>
					<key>description</key>
					<string>Number of times the TSX watchdog signaled an RTM abort</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MISC3</key>
				<dict>
					<key>description</key>
					<string>Number of times a disallowed operation caused an RTM abort</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MISC4</key>
				<dict>
					<key>description</key>
					<string>Number of times a RTM caused a fault</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MISC5</key>
				<dict>
					<key>description</key>
					<string>Number of times RTM aborted and was not due to the abort conditions in subevents 3-6</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_PS</key>
				<dict>
					<key>description</key>
					<string>Number of times RTM abort was triggered (PEBS)</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>RTM_RETIRED.COMMIT</key>
				<dict>
					<key>description</key>
					<string>Number of times RTM commit succeeded</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>RTM_RETIRED.START</key>
				<dict>
					<key>description</key>
					<string>Number of times we entered an RTM region; does not count nested transactions</string>
					<key>number</key>
					<integer>201</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TLB_FLUSH.DTLB_THREAD</key>
				<dict>
					<key>description</key>
					<string>DTLB flush attempts of the thread-specific entries</string>
					<key>number</key>
					<integer>189</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TLB_FLUSH.STLB_ANY</key>
				<dict>
					<key>description</key>
					<string>STLB flush attempts</string>
					<key>number</key>
					<integer>189</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>TX_EXEC.MISC1</key>
				<dict>
					<key>description</key>
					<string>Unfriendly TSX abort triggered by  a flowmarker</string>
					<key>number</key>
					<integer>93</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TX_EXEC.MISC2</key>
				<dict>
					<key>description</key>
					<string>Unfriendly TSX abort triggered by  a vzeroupper instruction</string>
					<key>number</key>
					<integer>93</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>TX_EXEC.MISC3</key>
				<dict>
					<key>description</key>
					<string>Unfriendly TSX abort triggered by a nest count that is too deep</string>
					<key>number</key>
					<integer>93</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>TX_EXEC.MISC4</key>
				<dict>
					<key>description</key>
					<string>RTM region detected inside HLE</string>
					<key>number</key>
					<integer>93</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>TX_MEM.ABORT_CAPACITY</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>TX_MEM.ABORT_CONFLICT</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX line had a cache conflict</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_FULL</key>
				<dict>
					<key>description</key>
					<string>Number of times we could not allocate Lock Buffer</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX Abort was triggered due to release/commit but data and address mismatch</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK</key>
				<dict>
					<key>description</key>
					<string>Number of times a TSX Abort was triggered due to a non-release/commit store to lock</string>
					<key>number</key>
					<integer>84</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE</key>
				<dict>
					<key>description</key>
					<string>Number of uops executed on the core.</string>
					<key>number</key>
					<integer>177</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Counts number of cycles no uops were dispatched to be executed on this thread.</string>
					<key>number</key>
					<integer>177</integer>
					<key>other</key>
					<integer>467</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.THREAD</key>
				<dict>
					<key>description</key>
					<string>Counts the number of uops to be executed per-thread each cycle.</string>
					<key>number</key>
					<integer>177</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_0</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 0</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_0_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are exectuted in port 0</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_1</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 1</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_1_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are exectuted in port 1</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_2</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 2</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_2_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are dispatched to port 2</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_3</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 3</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_3_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are dispatched to port 3</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_4</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 4</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_4_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are exectuted in port 4</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_5</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 5</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_5_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are exectuted in port 5</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_6</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 6</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_6_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are exectuted in port 6</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_7</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 7</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>UOPS_EXECUTED_PORT.PORT_7_CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per core when uops are dispatched to port 7</string>
					<key>number</key>
					<integer>161</integer>
					<key>other</key>
					<integer>115</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>UOPS_ISSUED.ANY</key>
				<dict>
					<key>description</key>
					<string>Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_ISSUED.CORE_STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for all threads</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>499</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_ISSUED.FLAGS_MERGE</key>
				<dict>
					<key>description</key>
					<string>Number of flags-merge uops being allocated. Such uops considered perf sensitive; added by GSR u-arch.</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>UOPS_ISSUED.SINGLE_MUL</key>
				<dict>
					<key>description</key>
					<string>Number of Multiply packed/scalar single precision uops allocated</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>UOPS_ISSUED.SLOW_LEA</key>
				<dict>
					<key>description</key>
					<string>Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>UOPS_ISSUED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread</string>
					<key>number</key>
					<integer>14</integer>
					<key>other</key>
					<integer>467</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.ALL</key>
				<dict>
					<key>description</key>
					<string>Actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.ALL_PS</key>
				<dict>
					<key>description</key>
					<string>Actually retired uops. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.CORE_STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles without actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>499</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.RETIRE_SLOTS</key>
				<dict>
					<key>description</key>
					<string>Retirement slots used.</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_RETIRED.RETIRE_SLOTS_PS</key>
				<dict>
					<key>description</key>
					<string>Retirement slots used. (Precise Event - PEBS)</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>83</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_RETIRED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles without actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>467</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.TOTAL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 10 actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>other</key>
					<integer>4307</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
			</dict>
			<key>fixed_counters</key>
			<integer>7</integer>
			<key>marketing_name</key>
			<string>Intel Haswell</string>
		</dict>
	</dict>
	<key>version</key>
	<array>
		<integer>1</integer>
		<integer>0</integer>
	</array>
</dict>
</plist>
