Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Aug 21 18:55:39 2019
| Host         : apurvan-HP-Pavilion-Laptop-15-cc129tx running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.323        0.000                      0                  443        0.157        0.000                      0                  443        0.511        0.000                       0                   236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
ps_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN    {0.000 10.000}       20.000          50.000          
  clk_bufg   {0.000 6.667}        13.333          75.000          
  sclk_bufg  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ps_clk                                                                                                                                                          7.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_bufg          1.323        0.000                      0                  378        0.157        0.000                      0                  378        6.167        0.000                       0                   218  
  sclk_bufg                                                                                                                                                     0.511        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_bufg           clk_bufg                 2.150        0.000                      0                   65        0.801        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ps_clk
  To Clock:  ps_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PS7_stub_inst/PS7_inst/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  BUFG_inst0/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_BASE_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_bufg
  To Clock:  clk_bufg

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/h4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.890ns (18.808%)  route 3.842ns (81.192%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 12.950 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          1.652    11.671    enc_inst4/g4_reg_0
    SLICE_X20Y41         FDRE                                         r  enc_inst4/h4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.575    12.950    enc_inst4/clk
    SLICE_X20Y41         FDRE                                         r  enc_inst4/h4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.554    
                         clock uncertainty           -0.041    13.513    
    SLICE_X20Y41         FDRE (Setup_fdre_C_R)       -0.519    12.994    enc_inst4/h4_reg
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/g4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.890ns (18.865%)  route 3.828ns (81.135%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.281ns = ( 12.948 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          1.637    11.657    enc_inst4/g4_reg_0
    SLICE_X22Y40         FDRE                                         r  enc_inst4/g4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.573    12.948    enc_inst4/clk
    SLICE_X22Y40         FDRE                                         r  enc_inst4/g4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.552    
                         clock uncertainty           -0.041    13.511    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.519    12.992    enc_inst4/g4_reg
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/f4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.890ns (20.414%)  route 3.470ns (79.586%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 12.942 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          1.279    11.299    enc_inst4/g4_reg_0
    SLICE_X23Y32         FDRE                                         r  enc_inst4/f4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.567    12.942    enc_inst4/clk
    SLICE_X23Y32         FDRE                                         r  enc_inst4/f4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.546    
                         clock uncertainty           -0.041    13.505    
    SLICE_X23Y32         FDRE (Setup_fdre_C_R)       -0.426    13.079    enc_inst4/f4_reg
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/g4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.890ns (21.516%)  route 3.246ns (78.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 12.941 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          1.056    11.075    enc_inst3/g4_reg_0
    SLICE_X12Y29         FDRE                                         r  enc_inst3/g4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.566    12.941    enc_inst3/clk
    SLICE_X12Y29         FDRE                                         r  enc_inst3/g4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.545    
                         clock uncertainty           -0.041    13.504    
    SLICE_X12Y29         FDRE (Setup_fdre_C_R)       -0.519    12.985    enc_inst3/g4_reg
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 enc_inst0/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst2/io_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        4.782ns  (logic 0.707ns (14.785%)  route 4.075ns (85.215%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 19.694 - 13.333 ) 
    Source Clock Delay      (SCD):    6.929ns = ( 13.596 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.732    13.596    enc_inst0/clk
    SLICE_X24Y28         FDRE                                         r  enc_inst0/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.459    14.055 r  enc_inst0/k4_reg/Q
                         net (fo=52, routed)          3.334    17.389    data_gen_inst/k4
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    17.513 r  data_gen_inst/s_i_3__1/O
                         net (fo=3, routed)           0.741    18.254    data_gen_inst/s_i_3__1_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124    18.378 r  data_gen_inst/io_i_1__1/O
                         net (fo=1, routed)           0.000    18.378    enc_inst2/io0
    SLICE_X1Y11          FDCE                                         r  enc_inst2/io_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.653    19.694    enc_inst2/clk
    SLICE_X1Y11          FDCE                                         r  enc_inst2/io_reg/C
                         clock pessimism              0.604    20.298    
                         clock uncertainty           -0.041    20.258    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.032    20.290    enc_inst2/io_reg
  -------------------------------------------------------------------
                         required time                         20.290    
                         arrival time                         -18.378    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/f4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.831%)  route 3.187ns (78.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 12.938 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          0.997    11.016    enc_inst3/g4_reg_0
    SLICE_X12Y27         FDRE                                         r  enc_inst3/f4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.563    12.938    enc_inst3/clk
    SLICE_X12Y27         FDRE                                         r  enc_inst3/f4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.542    
                         clock uncertainty           -0.041    13.501    
    SLICE_X12Y27         FDRE (Setup_fdre_C_R)       -0.519    12.982    enc_inst3/f4_reg
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 enc_inst0/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/io_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        4.661ns  (logic 0.707ns (15.168%)  route 3.954ns (84.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 19.693 - 13.333 ) 
    Source Clock Delay      (SCD):    6.929ns = ( 13.596 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.732    13.596    enc_inst0/clk
    SLICE_X24Y28         FDRE                                         r  enc_inst0/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.459    14.055 r  enc_inst0/k4_reg/Q
                         net (fo=52, routed)          3.366    17.421    data_gen_inst/k4
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  data_gen_inst/s_i_3__2/O
                         net (fo=3, routed)           0.588    18.133    data_gen_inst/s_i_3__2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.124    18.257 r  data_gen_inst/io_i_1__2/O
                         net (fo=1, routed)           0.000    18.257    enc_inst1/io0
    SLICE_X1Y12          FDCE                                         r  enc_inst1/io_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.652    19.693    enc_inst1/clk
    SLICE_X1Y12          FDCE                                         r  enc_inst1/io_reg/C
                         clock pessimism              0.604    20.297    
                         clock uncertainty           -0.041    20.257    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.032    20.289    enc_inst1/io_reg
  -------------------------------------------------------------------
                         required time                         20.289    
                         arrival time                         -18.257    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 data_gen_inst/hold_prng_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/h4_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg fall@6.667ns - clk_bufg rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.223%)  route 3.115ns (77.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=216, routed)         1.742     6.939    data_gen_inst/clk
    SLICE_X8Y18          FDRE                                         r  data_gen_inst/hold_prng_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     7.457 r  data_gen_inst/hold_prng_reg[19]/Q
                         net (fo=3, routed)           0.817     8.274    data_gen_inst/hold_prng_reg[19]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.398 f  data_gen_inst/hold_prng[0]_i_6/O
                         net (fo=2, routed)           0.944     9.342    data_gen_inst/hold_prng[0]_i_6_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.466 f  data_gen_inst/hold_prng[0]_i_3/O
                         net (fo=12, routed)          0.429     9.895    data_gen_inst/hold_prng[0]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.019 r  data_gen_inst/g4_i_1/O
                         net (fo=74, routed)          0.925    10.944    enc_inst3/g4_reg_0
    SLICE_X12Y25         FDRE                                         r  enc_inst3/h4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634     9.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.563 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    11.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.374 f  BUFG_inst2/O
                         net (fo=216, routed)         1.560    12.935    enc_inst3/clk
    SLICE_X12Y25         FDRE                                         r  enc_inst3/h4_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    13.539    
                         clock uncertainty           -0.041    13.498    
    SLICE_X12Y25         FDRE (Setup_fdre_C_R)       -0.519    12.979    enc_inst3/h4_reg
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 enc_inst0/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        4.629ns  (logic 0.707ns (15.272%)  route 3.922ns (84.728%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 19.695 - 13.333 ) 
    Source Clock Delay      (SCD):    6.929ns = ( 13.596 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.732    13.596    enc_inst0/clk
    SLICE_X24Y28         FDRE                                         r  enc_inst0/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.459    14.055 r  enc_inst0/k4_reg/Q
                         net (fo=52, routed)          3.366    17.421    data_gen_inst/k4
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  data_gen_inst/s_i_3__2/O
                         net (fo=3, routed)           0.556    18.101    data_gen_inst/s_i_3__2_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I4_O)        0.124    18.225 r  data_gen_inst/s_i_1__2/O
                         net (fo=1, routed)           0.000    18.225    enc_inst1/s0
    SLICE_X3Y10          FDCE                                         r  enc_inst1/s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.654    19.695    enc_inst1/clk
    SLICE_X3Y10          FDCE                                         r  enc_inst1/s_reg/C
                         clock pessimism              0.604    20.299    
                         clock uncertainty           -0.041    20.259    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.029    20.288    enc_inst1/s_reg
  -------------------------------------------------------------------
                         required time                         20.288    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 enc_inst0/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst2/s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        4.672ns  (logic 0.707ns (15.132%)  route 3.965ns (84.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 19.692 - 13.333 ) 
    Source Clock Delay      (SCD):    6.929ns = ( 13.596 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.732    13.596    enc_inst0/clk
    SLICE_X24Y28         FDRE                                         r  enc_inst0/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.459    14.055 r  enc_inst0/k4_reg/Q
                         net (fo=52, routed)          3.334    17.389    data_gen_inst/k4
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    17.513 r  data_gen_inst/s_i_3__1/O
                         net (fo=3, routed)           0.631    18.144    data_gen_inst/s_i_3__1_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124    18.268 r  data_gen_inst/s_i_1__1/O
                         net (fo=1, routed)           0.000    18.268    enc_inst2/s0
    SLICE_X4Y12          FDCE                                         r  enc_inst2/s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.651    19.692    enc_inst2/clk
    SLICE_X4Y12          FDCE                                         r  enc_inst2/s_reg/C
                         clock pessimism              0.604    20.296    
                         clock uncertainty           -0.041    20.256    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.079    20.335    enc_inst2/s_reg
  -------------------------------------------------------------------
                         required time                         20.335    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 enc_inst1/do_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/enc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.621     2.178    enc_inst1/clk
    SLICE_X1Y11          FDCE                                         r  enc_inst1/do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     2.319 r  enc_inst1/do_reg/Q
                         net (fo=1, routed)           0.108     2.427    enc_inst1/do_reg_n_0
    SLICE_X0Y10          FDRE                                         r  enc_inst1/enc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.891     2.800    enc_inst1/clk
    SLICE_X0Y10          FDRE                                         r  enc_inst1/enc_data_reg[3]/C
                         clock pessimism             -0.606     2.194    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.076     2.270    enc_inst1/enc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 enc_inst1/h4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/lpdl4_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        0.274ns  (logic 0.212ns (77.305%)  route 0.062ns (22.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.178ns = ( 8.845 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.621     8.845    enc_inst1/clk
    SLICE_X2Y11          FDRE                                         r  enc_inst1/h4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.167     9.012 r  enc_inst1/h4_reg/Q
                         net (fo=5, routed)           0.062     9.074    enc_inst1/h4
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.045     9.119 r  enc_inst1/lpdl4_i_1__0/O
                         net (fo=1, routed)           0.000     9.119    enc_inst1/pdl4
    SLICE_X3Y11          FDCE                                         r  enc_inst1/lpdl4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X3Y11          FDCE                                         r  enc_inst1/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.609     8.858    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.099     8.957    enc_inst1/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         -8.957    
                         arrival time                           9.119    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_gen_inst/sr_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/eo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.678%)  route 0.323ns (58.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.560     2.117    data_gen_inst/clk
    SLICE_X49Y47         FDSE                                         r  data_gen_inst/sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDSE (Prop_fdse_C_Q)         0.141     2.258 r  data_gen_inst/sr_reg[26]/Q
                         net (fo=14, routed)          0.128     2.386    data_gen_inst/sr[26]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.431 r  data_gen_inst/ao_i_5/O
                         net (fo=8, routed)           0.195     2.626    data_gen_inst/ao_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.671 r  data_gen_inst/eo_i_1__0/O
                         net (fo=1, routed)           0.000     2.671    enc_inst3/eo0
    SLICE_X50Y48         FDCE                                         r  enc_inst3/eo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.824     2.733    enc_inst3/clk
    SLICE_X50Y48         FDCE                                         r  enc_inst3/eo_reg/C
                         clock pessimism             -0.357     2.376    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.121     2.497    enc_inst3/eo_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 data_gen_inst/sr_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            data_gen_inst/sr_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.592     2.149    data_gen_inst/clk
    SLICE_X23Y40         FDRE                                         r  data_gen_inst/sr_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     2.290 r  data_gen_inst/sr_reg[38]/Q
                         net (fo=2, routed)           0.129     2.419    data_gen_inst/Q[13]
    SLICE_X20Y40         FDSE                                         r  data_gen_inst/sr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.861     2.770    data_gen_inst/clk
    SLICE_X20Y40         FDSE                                         r  data_gen_inst/sr_reg[39]/C
                         clock pessimism             -0.585     2.185    
    SLICE_X20Y40         FDSE (Hold_fdse_C_D)         0.059     2.244    data_gen_inst/sr_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 enc_inst1/eo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/enc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.620     2.177    enc_inst1/clk
    SLICE_X1Y12          FDCE                                         r  enc_inst1/eo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     2.318 r  enc_inst1/eo_reg/Q
                         net (fo=1, routed)           0.116     2.434    enc_inst1/eo_reg_n_0
    SLICE_X0Y12          FDRE                                         r  enc_inst1/enc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.889     2.798    enc_inst1/clk
    SLICE_X0Y12          FDRE                                         r  enc_inst1/enc_data_reg[4]/C
                         clock pessimism             -0.608     2.190    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.063     2.253    enc_inst1/enc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 enc_inst1/ao_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/enc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.620     2.177    enc_inst1/clk
    SLICE_X1Y12          FDCE                                         r  enc_inst1/ao_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     2.318 r  enc_inst1/ao_reg/Q
                         net (fo=1, routed)           0.116     2.434    enc_inst1/ao_reg_n_0
    SLICE_X0Y12          FDRE                                         r  enc_inst1/enc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.889     2.798    enc_inst1/clk
    SLICE_X0Y12          FDRE                                         r  enc_inst1/enc_data_reg[0]/C
                         clock pessimism             -0.608     2.190    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.059     2.249    enc_inst1/enc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 enc_inst1/g4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/jo_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.657%)  route 0.126ns (37.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.178ns = ( 8.845 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.621     8.845    enc_inst1/clk
    SLICE_X2Y11          FDRE                                         r  enc_inst1/g4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.167     9.012 r  enc_inst1/g4_reg/Q
                         net (fo=5, routed)           0.126     9.138    enc_inst1/g4
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     9.183 r  enc_inst1/jo_i_1__0/O
                         net (fo=1, routed)           0.000     9.183    enc_inst1/jo0
    SLICE_X0Y11          FDCE                                         r  enc_inst1/jo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X0Y11          FDCE                                         r  enc_inst1/jo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.606     8.861    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.125     8.986    enc_inst1/jo_reg
  -------------------------------------------------------------------
                         required time                         -8.986    
                         arrival time                           9.183    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 data_gen_inst/sr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            data_gen_inst/sr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.593%)  route 0.143ns (50.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.561     2.118    data_gen_inst/clk
    SLICE_X47Y48         FDSE                                         r  data_gen_inst/sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDSE (Prop_fdse_C_Q)         0.141     2.259 r  data_gen_inst/sr_reg[27]/Q
                         net (fo=15, routed)          0.143     2.402    data_gen_inst/sr[27]
    SLICE_X47Y47         FDSE                                         r  data_gen_inst/sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.828     2.737    data_gen_inst/clk
    SLICE_X47Y47         FDSE                                         r  data_gen_inst/sr_reg[28]/C
                         clock pessimism             -0.603     2.134    
    SLICE_X47Y47         FDSE (Hold_fdse_C_D)         0.070     2.204    data_gen_inst/sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 enc_inst1/g4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/fo_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.289%)  route 0.128ns (37.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.178ns = ( 8.845 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.621     8.845    enc_inst1/clk
    SLICE_X2Y11          FDRE                                         r  enc_inst1/g4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.167     9.012 r  enc_inst1/g4_reg/Q
                         net (fo=5, routed)           0.128     9.140    enc_inst1/g4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     9.185 r  enc_inst1/fo_i_1__0/O
                         net (fo=1, routed)           0.000     9.185    enc_inst1/fo0
    SLICE_X0Y11          FDCE                                         r  enc_inst1/fo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X0Y11          FDCE                                         r  enc_inst1/fo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.606     8.861    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.125     8.986    enc_inst1/fo_reg
  -------------------------------------------------------------------
                         required time                         -8.986    
                         arrival time                           9.185    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 data_gen_inst/sr_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/do_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.795%)  route 0.364ns (61.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=216, routed)         0.560     2.117    data_gen_inst/clk
    SLICE_X49Y47         FDSE                                         r  data_gen_inst/sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDSE (Prop_fdse_C_Q)         0.141     2.258 r  data_gen_inst/sr_reg[26]/Q
                         net (fo=14, routed)          0.128     2.386    data_gen_inst/sr[26]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.431 r  data_gen_inst/ao_i_5/O
                         net (fo=8, routed)           0.236     2.667    data_gen_inst/ao_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.712 r  data_gen_inst/do_i_1__0/O
                         net (fo=1, routed)           0.000     2.712    enc_inst3/do0
    SLICE_X50Y48         FDCE                                         r  enc_inst3/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=216, routed)         0.824     2.733    enc_inst3/clk
    SLICE_X50Y48         FDCE                                         r  enc_inst3/do_reg/C
                         clock pessimism             -0.357     2.376    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.121     2.497    enc_inst3/do_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bufg
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLL_BASE_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0   BUFG_inst2/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y8     serdes_inst_data0/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y7     serdes_inst_data0/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y10    serdes_inst_data1/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y9     serdes_inst_data1/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y6     serdes_inst_data2/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y5     serdes_inst_data2/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y104   serdes_inst_data3/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y103   serdes_inst_data3/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y108   serdes_inst_data4/master_serdes_inst_data0/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X8Y18     data_gen_inst/hold_prng_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X8Y18     data_gen_inst/hold_prng_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X8Y18     data_gen_inst/hold_prng_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X8Y18     data_gen_inst/hold_prng_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X1Y6      enc_inst2/enc_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X1Y6      enc_inst2/enc_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X1Y6      enc_inst2/enc_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y6      enc_inst2/enc_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y6      enc_inst2/enc_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y6      enc_inst2/enc_data_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X23Y32    enc_inst4/f4_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X2Y11     enc_inst1/f4_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X0Y11     enc_inst1/fo_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X2Y11     enc_inst1/g4_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X12Y27    enc_inst3/f4_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X12Y27    enc_inst3/f4_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X12Y29    enc_inst3/g4_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X12Y25    enc_inst3/h4_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X0Y11     enc_inst1/go_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X2Y11     enc_inst1/h4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk_bufg
  To Clock:  sclk_bufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_bufg
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLL_BASE_inst1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1   BUFG_inst1/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y8     serdes_inst_data0/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y7     serdes_inst_data0/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y10    serdes_inst_data1/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y9     serdes_inst_data1/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y6     serdes_inst_data2/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y5     serdes_inst_data2/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X1Y104   serdes_inst_data3/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X1Y103   serdes_inst_data3/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X1Y108   serdes_inst_data4/master_serdes_inst_data0/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKOUT1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_bufg
  To Clock:  clk_bufg

Setup :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/io_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.961ns  (logic 0.459ns (11.587%)  route 3.502ns (88.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 19.579 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.502    17.558    enc_inst4/lreset
    SLICE_X54Y58         FDCE                                         f  enc_inst4/io_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.538    19.579    enc_inst4/clk
    SLICE_X54Y58         FDCE                                         r  enc_inst4/io_reg/C
                         clock pessimism              0.489    20.068    
                         clock uncertainty           -0.041    20.027    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    19.708    enc_inst4/io_reg
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/ao_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.671ns  (logic 0.459ns (12.504%)  route 3.212ns (87.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 19.579 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.212    17.267    enc_inst4/lreset
    SLICE_X54Y57         FDCE                                         f  enc_inst4/ao_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.538    19.579    enc_inst4/clk
    SLICE_X54Y57         FDCE                                         r  enc_inst4/ao_reg/C
                         clock pessimism              0.489    20.068    
                         clock uncertainty           -0.041    20.027    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    19.708    enc_inst4/ao_reg
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/s_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.671ns  (logic 0.459ns (12.504%)  route 3.212ns (87.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.245ns = ( 19.579 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.212    17.267    enc_inst4/lreset
    SLICE_X54Y57         FDCE                                         f  enc_inst4/s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.538    19.579    enc_inst4/clk
    SLICE_X54Y57         FDCE                                         r  enc_inst4/s_reg/C
                         clock pessimism              0.489    20.068    
                         clock uncertainty           -0.041    20.027    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    19.708    enc_inst4/s_reg
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/bo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.518ns  (logic 0.459ns (13.048%)  route 3.059ns (86.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 19.580 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.059    17.115    enc_inst4/lreset
    SLICE_X55Y56         FDCE                                         f  enc_inst4/bo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.539    19.580    enc_inst4/clk
    SLICE_X55Y56         FDCE                                         r  enc_inst4/bo_reg/C
                         clock pessimism              0.489    20.069    
                         clock uncertainty           -0.041    20.028    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405    19.623    enc_inst4/bo_reg
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/co_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.518ns  (logic 0.459ns (13.048%)  route 3.059ns (86.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 19.580 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.059    17.115    enc_inst4/lreset
    SLICE_X55Y56         FDCE                                         f  enc_inst4/co_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.539    19.580    enc_inst4/clk
    SLICE_X55Y56         FDCE                                         r  enc_inst4/co_reg/C
                         clock pessimism              0.489    20.069    
                         clock uncertainty           -0.041    20.028    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405    19.623    enc_inst4/co_reg
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/do_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.518ns  (logic 0.459ns (13.048%)  route 3.059ns (86.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 19.580 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.059    17.115    enc_inst4/lreset
    SLICE_X55Y56         FDCE                                         f  enc_inst4/do_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.539    19.580    enc_inst4/clk
    SLICE_X55Y56         FDCE                                         r  enc_inst4/do_reg/C
                         clock pessimism              0.489    20.069    
                         clock uncertainty           -0.041    20.028    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405    19.623    enc_inst4/do_reg
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/eo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.518ns  (logic 0.459ns (13.048%)  route 3.059ns (86.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 19.580 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.059    17.115    enc_inst4/lreset
    SLICE_X55Y56         FDCE                                         f  enc_inst4/eo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.539    19.580    enc_inst4/clk
    SLICE_X55Y56         FDCE                                         r  enc_inst4/eo_reg/C
                         clock pessimism              0.489    20.069    
                         clock uncertainty           -0.041    20.028    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405    19.623    enc_inst4/eo_reg
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst0/eo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.809ns  (logic 0.459ns (12.051%)  route 3.350ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 19.692 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.350    17.405    enc_inst0/lreset
    SLICE_X4Y12          FDCE                                         f  enc_inst0/eo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.651    19.692    enc_inst0/clk
    SLICE_X4Y12          FDCE                                         r  enc_inst0/eo_reg/C
                         clock pessimism              0.604    20.296    
                         clock uncertainty           -0.041    20.256    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319    19.937    enc_inst0/eo_reg
  -------------------------------------------------------------------
                         required time                         19.937    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst2/lpdl6_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.809ns  (logic 0.459ns (12.051%)  route 3.350ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 19.692 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.350    17.405    enc_inst2/lreset
    SLICE_X4Y12          FDCE                                         f  enc_inst2/lpdl6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.651    19.692    enc_inst2/clk
    SLICE_X4Y12          FDCE                                         r  enc_inst2/lpdl6_reg/C
                         clock pessimism              0.604    20.296    
                         clock uncertainty           -0.041    20.256    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319    19.937    enc_inst2/lpdl6_reg
  -------------------------------------------------------------------
                         required time                         19.937    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst2/s_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_bufg rise@13.333ns - clk_bufg fall@6.667ns)
  Data Path Delay:        3.809ns  (logic 0.459ns (12.051%)  route 3.350ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 19.692 - 13.333 ) 
    Source Clock Delay      (SCD):    6.930ns = ( 13.597 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     7.860    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.961 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831     9.792    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.880 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    11.763    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.864 f  BUFG_inst2/O
                         net (fo=216, routed)         1.733    13.597    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    14.056 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          3.350    17.405    enc_inst2/lreset
    SLICE_X4Y12          FDCE                                         f  enc_inst2/s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    16.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.230 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    17.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  BUFG_inst2/O
                         net (fo=216, routed)         1.651    19.692    enc_inst2/clk
    SLICE_X4Y12          FDCE                                         r  enc_inst2/s_reg/C
                         clock pessimism              0.604    20.296    
                         clock uncertainty           -0.041    20.256    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319    19.937    enc_inst2/s_reg
  -------------------------------------------------------------------
                         required time                         19.937    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                  2.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/lpdl4_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        0.955ns  (logic 0.146ns (15.292%)  route 0.809ns (84.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.400 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          0.809     9.759    enc_inst3/lreset
    SLICE_X51Y47         FDCE                                         f  enc_inst3/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.824     9.400    enc_inst3/clk
    SLICE_X51Y47         FDCE                                         r  enc_inst3/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.357     9.043    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.085     8.958    enc_inst3/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         -8.958    
                         arrival time                           9.759    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/fo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.147ns  (logic 0.146ns (12.733%)  route 1.001ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.400 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.001     9.951    enc_inst3/lreset
    SLICE_X51Y49         FDCE                                         f  enc_inst3/fo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.824     9.400    enc_inst3/clk
    SLICE_X51Y49         FDCE                                         r  enc_inst3/fo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.357     9.043    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.085     8.958    enc_inst3/fo_reg
  -------------------------------------------------------------------
                         required time                         -8.958    
                         arrival time                           9.951    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/go_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.147ns  (logic 0.146ns (12.733%)  route 1.001ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.400 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.001     9.951    enc_inst3/lreset
    SLICE_X51Y49         FDCE                                         f  enc_inst3/go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.824     9.400    enc_inst3/clk
    SLICE_X51Y49         FDCE                                         r  enc_inst3/go_reg/C  (IS_INVERTED)
                         clock pessimism             -0.357     9.043    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.085     8.958    enc_inst3/go_reg
  -------------------------------------------------------------------
                         required time                         -8.958    
                         arrival time                           9.951    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/ho_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.147ns  (logic 0.146ns (12.733%)  route 1.001ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.400 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.001     9.951    enc_inst3/lreset
    SLICE_X51Y49         FDCE                                         f  enc_inst3/ho_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.824     9.400    enc_inst3/clk
    SLICE_X51Y49         FDCE                                         r  enc_inst3/ho_reg/C  (IS_INVERTED)
                         clock pessimism             -0.357     9.043    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.085     8.958    enc_inst3/ho_reg
  -------------------------------------------------------------------
                         required time                         -8.958    
                         arrival time                           9.951    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst3/jo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.147ns  (logic 0.146ns (12.733%)  route 1.001ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.400 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.001     9.951    enc_inst3/lreset
    SLICE_X51Y49         FDCE                                         f  enc_inst3/jo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.824     9.400    enc_inst3/clk
    SLICE_X51Y49         FDCE                                         r  enc_inst3/jo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.357     9.043    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.085     8.958    enc_inst3/jo_reg
  -------------------------------------------------------------------
                         required time                         -8.958    
                         arrival time                           9.951    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst0/lpdl4_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.099ns  (logic 0.146ns (13.287%)  route 0.953ns (86.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          0.953     9.903    enc_inst0/lreset
    SLICE_X3Y11          FDCE                                         f  enc_inst0/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst0/clk
    SLICE_X3Y11          FDCE                                         r  enc_inst0/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.585     8.882    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.085     8.797    enc_inst0/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         -8.797    
                         arrival time                           9.903    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/lpdl4_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.099ns  (logic 0.146ns (13.287%)  route 0.953ns (86.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          0.953     9.903    enc_inst1/lreset
    SLICE_X3Y11          FDCE                                         f  enc_inst1/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X3Y11          FDCE                                         r  enc_inst1/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.585     8.882    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.085     8.797    enc_inst1/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         -8.797    
                         arrival time                           9.903    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst4/lpdl4_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.441ns  (logic 0.146ns (10.133%)  route 1.295ns (89.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 9.423 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.295    10.245    enc_inst4/lreset
    SLICE_X54Y55         FDCE                                         f  enc_inst4/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.847     9.423    enc_inst4/clk
    SLICE_X54Y55         FDCE                                         r  enc_inst4/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.352     9.071    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.063     9.008    enc_inst4/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         -9.008    
                         arrival time                          10.245    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/fo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.401ns  (logic 0.146ns (10.420%)  route 1.255ns (89.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.255    10.206    enc_inst1/lreset
    SLICE_X0Y11          FDCE                                         f  enc_inst1/fo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X0Y11          FDCE                                         r  enc_inst1/fo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.585     8.882    
    SLICE_X0Y11          FDCE (Remov_fdce_C_CLR)     -0.063     8.819    enc_inst1/fo_reg
  -------------------------------------------------------------------
                         required time                         -8.819    
                         arrival time                          10.206    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 enc_inst0/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            enc_inst1/go_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@6.667ns - clk_bufg fall@6.667ns)
  Data Path Delay:        1.401ns  (logic 0.146ns (10.420%)  route 1.255ns (89.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 8.805 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     6.977    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.003 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     7.604    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.654 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     8.198    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.224 f  BUFG_inst2/O
                         net (fo=216, routed)         0.581     8.805    enc_inst0/clk
    SLICE_X28Y31         FDRE                                         r  enc_inst0/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.146     8.951 f  enc_inst0/lreset_reg/Q
                         net (fo=65, routed)          1.255    10.206    enc_inst1/lreset
    SLICE_X0Y11          FDCE                                         f  enc_inst1/go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      6.667     6.667 f  
    PS7_X0Y0             PS7                          0.000     6.667 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     7.004    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.033 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     7.902    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.955 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     8.547    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.576 f  BUFG_inst2/O
                         net (fo=216, routed)         0.891     9.467    enc_inst1/clk
    SLICE_X0Y11          FDCE                                         r  enc_inst1/go_reg/C  (IS_INVERTED)
                         clock pessimism             -0.585     8.882    
    SLICE_X0Y11          FDCE (Remov_fdce_C_CLR)     -0.063     8.819    enc_inst1/go_reg
  -------------------------------------------------------------------
                         required time                         -8.819    
                         arrival time                          10.206    
  -------------------------------------------------------------------
                         slack                                  1.387    





