
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.302427                       # Number of seconds simulated
sim_ticks                                2302426554500                       # Number of ticks simulated
final_tick                               2802542897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99262                       # Simulator instruction rate (inst/s)
host_op_rate                                    99262                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76181264                       # Simulator tick rate (ticks/s)
host_mem_usage                                2333524                       # Number of bytes of host memory used
host_seconds                                 30223.00                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   4065694144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4065694208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   3048495936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      3048495936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     63526471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63526472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      47632749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           47632749                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1765830113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1765830141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1324036126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1324036126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1324036126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1765830113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3089866267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    63526472                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                   47632749                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  63526472                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                 47632749                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 4065694208                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten              3048495936                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           4065694208                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr           3048495936                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             3970275                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             3970311                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             3970158                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             3970154                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             3970305                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             3970291                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             3970322                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             3970286                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             3970438                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             3971541                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            3970508                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            3970426                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            3970441                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            3970267                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            3970404                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            3970345                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0             2976910                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1             2976910                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2             2976718                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3             2976876                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4             2976921                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5             2977302                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6             2977139                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7             2977154                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8             2977074                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9             2977235                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10            2977347                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11            2977133                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12            2977094                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13            2976964                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14            2977024                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15            2976948                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  2302426126000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              63526472                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6             47632749                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                19271361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20109717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14037625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10107769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                 1055004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                 1873026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                 2035137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                 2069162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                 2070909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                 2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                 2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                 2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                 2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                 2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2070989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1015986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 197964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     31288305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.375314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.066432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.697768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64         8260029     26.40%     26.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128        5157528     16.48%     42.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192        4782697     15.29%     58.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256        3545953     11.33%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320        3356555     10.73%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384        3391822     10.84%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448        1060672      3.39%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512         912517      2.92%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576         260795      0.83%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640         144698      0.46%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704          29903      0.10%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768          43101      0.14%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832          37208      0.12%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896          31554      0.10%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960          30233      0.10%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024         19842      0.06%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088         13823      0.04%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152         27181      0.09%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216         19631      0.06%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280         10892      0.03%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344         11025      0.04%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408         14210      0.05%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472         11579      0.04%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536         12172      0.04%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600          7843      0.03%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664          4773      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728          8486      0.03%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792          8789      0.03%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856          6882      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920          5652      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984          9032      0.03%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048          8032      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112          6162      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176          4252      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240          2508      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304          2695      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368          2972      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432          1792      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496          2123      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560          2287      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624          1944      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688          2063      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752          2368      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816          1521      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880          1321      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944          1337      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008           686      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072           950      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136           515      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200           402      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264          3152      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328          1335      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392           773      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     31288305                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 2211846271750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            3739387373000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               317632360000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              1209908741250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     34817.71                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19045.74                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58863.45                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1765.83                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                      1324.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1765.83                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW              1324.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        24.14                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.06                       # Average write queue length over time
system.mem_ctrls.readRowHits                 45853298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                34017616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20712.87                       # Average gap between requests
system.membus.throughput                   3089866267                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            15879910                       # Transaction distribution
system.membus.trans_dist::ReadResp           15879910                       # Transaction distribution
system.membus.trans_dist::Writeback          47632749                       # Transaction distribution
system.membus.trans_dist::ReadExReq          47646562                       # Transaction distribution
system.membus.trans_dist::ReadExResp         47646562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174685693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174685693                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   7114190144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          7114190144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             7114190144                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy        246110606500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       300499637500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       199788245                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    142425909                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        84987                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     96241404                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96241394                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999990                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              38                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1030846168                       # DTB read hits
system.switch_cpus.dtb.read_misses             939709                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1031785877                       # DTB read accesses
system.switch_cpus.dtb.write_hits           206307442                       # DTB write hits
system.switch_cpus.dtb.write_misses            424669                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       206732111                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1237153610                       # DTB hits
system.switch_cpus.dtb.data_misses            1364378                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1238517988                       # DTB accesses
system.switch_cpus.itb.fetch_hits           849802643                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       849802647                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4604853109                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    951081509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7920327732                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           199788245                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     96241432                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1115772837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       592584100                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1920630778                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          580                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         849802643                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      84863435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4393848731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.802595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.196774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3278075894     74.61%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15934      0.00%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         46329640      1.05%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22761558      0.52%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12818783      0.29%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        122721376      2.79%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         60952850      1.39%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         72612836      1.65%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        777559860     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4393848731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.043386                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.719996                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1160721188                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1845510959                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         873406182                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107847381                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      406363020                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     57358091                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6916327429                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts            22                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      406363020                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1297775740                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1550280690                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         836200297                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     303228983                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5993265604                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       9165124                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      193215756                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     137006103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   5210856862                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8712674600                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    624312603                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   8088361997                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1791849646                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3419007127                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         825058635                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1833725676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    480634496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57339375                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11438106                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4488502308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3274935668                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued    308820727                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2488485020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3058012109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4393848731                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.745346                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.451498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3262467980     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    245836032      5.60%     79.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207637239      4.73%     84.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    265788798      6.05%     90.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    291670370      6.64%     97.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     86183106      1.96%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22130500      0.50%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10998894      0.25%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1135812      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4393848731                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          276200      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       5880637      1.92%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     24779595      8.11%     10.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      68617294     22.45%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      185810119     60.78%     93.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20322760      6.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     256578259      7.83%      7.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      7.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      7.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    809991400     24.73%     32.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     32.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     32.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    452148774     13.81%     46.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     17154380      0.52%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1530718351     46.74%     93.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    208344504      6.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3274935668                       # Type of FU issued
system.switch_cpus.iq.rate                   0.711192                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           305686605                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.093341                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5119563317                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    942430585                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    258657894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   6438664074                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   6034581089                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1848792127                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      346782477                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3233839796                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     51643073                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1463413948                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        24346                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    302498538                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    693306584                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      406363020                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1177014428                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      38053071                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4488502392                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2716263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1833725676                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    480634496                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       31918702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        246013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        24346                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        12054                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        73639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        85693                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2764675879                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1031785877                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    510259781                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    84                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1238517988                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33762185                       # Number of branches executed
system.switch_cpus.iew.exec_stores          206732111                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.600383                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2108835078                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2107450021                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1636625057                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2259980661                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.457658                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.724177                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2489097540                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        84982                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3987485711                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.501569                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.581099                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3441699244     86.31%     86.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    177455218      4.45%     90.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     53934691      1.35%     92.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61714016      1.55%     93.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     79540546      1.99%     95.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41051150      1.03%     96.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14579415      0.37%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21452484      0.54%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     96058947      2.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3987485711                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000000036                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000000036                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              548447673                       # Number of memory references committed
system.switch_cpus.commit.loads             370311718                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           30014407                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1785581787                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745004108                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      96058947                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           8373871694                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9384559231                       # The number of ROB writes
system.switch_cpus.timesIdled                 1493798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               211004378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.302427                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.302427                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.434324                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.434324                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1482648369                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       224895794                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        2754639525                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1642505306                       # number of floating regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 4368221889                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  232253786                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         27396180.975449                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1490669.300150                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          28886850.275599                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 909                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 909                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 4805524.630363                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 255504.715072                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.949515                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.050485                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1613.391547                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       254520                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       254520                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     29531592                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     29531592                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  63512789                       # number of replacements
system.l2.tags.tagsinuse                 31723.401668                       # Cycle average of tags in use
system.l2.tags.total_refs                    35015445                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63544485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.551038                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23773.875858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.000388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7947.556961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.968459                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.725521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.242540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968121                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         2739                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2739                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         82628501                       # number of Writeback hits
system.l2.Writeback_hits::total              82628501                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     34995625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              34995625                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      34998364                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34998364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     34998364                       # number of overall hits
system.l2.overall_hits::total                34998364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     15879909                       # number of ReadReq misses
system.l2.ReadReq_misses::total              15879910                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data     47646562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            47646562                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     63526471                       # number of demand (read+write) misses
system.l2.demand_misses::total               63526472                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     63526471                       # number of overall misses
system.l2.overall_misses::total              63526472                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst        79750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1606842027750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1606842107500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 4286164718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  4286164718500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        79750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 5893006746250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5893006826000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        79750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 5893006746250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5893006826000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15882648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15882649                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     82628501                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          82628501                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     82642187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          82642187                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     98524835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98524836                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     98524835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98524836                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.999828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999828                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.576540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576540                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.644776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644776                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.644776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644776                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        79750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 101187.105527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 101187.104178                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89957.481476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89957.481476                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92764.585432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92764.585227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92764.585432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92764.585227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             47632749                       # number of writebacks
system.l2.writebacks::total                  47632749                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     15879909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         15879910                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     47646562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       47646562                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     63526471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63526472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     63526471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63526472                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst        68250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1425066862250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1425066930500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 3739887676500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3739887676500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        68250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 5164954538750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5164954607000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        68250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 5164954538750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5164954607000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.999828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999828                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.576540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576540                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.644776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644776                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.644776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.644776                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 89740.241096                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 89740.239743                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78492.288205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78492.288205                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81303.973878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81303.973673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81303.973878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81303.973673                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5035475961                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           15882649                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15882649                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         82628501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         82642187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        82642187                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    279678171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             279678173                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  11593813504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total        11593813568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus           11593813568                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       173205169500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      162380034250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         5605085792                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 22154354.792891                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  22154354.792891                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           647.827228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1812077657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2796416.137346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.827228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.631836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632644                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    849802640                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       849802640                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    849802640                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        849802640                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    849802640                       # number of overall hits
system.cpu.icache.overall_hits::total       849802640                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       228750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       228750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       228750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       228750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    849802643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    849802643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    849802643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    849802643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    849802643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    849802643                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        76250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        76250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        80750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        80750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         4272935589                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          328749560                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 10288611.906389                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 788670.000582                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11077281.906971                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          279                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          279                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 15315181.322581                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 1178313.835125                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.928559                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.071441                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.145746                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          558                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          558                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        13816                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1         3482                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        17298                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       267840                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       267840                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    49.519713                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          98507537                       # number of replacements
system.cpu.dcache.tags.tagsinuse           964.365887                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           349708679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          98508497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.550036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   964.359190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.006697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.941757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.941764                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    254018927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       254018927                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     95493743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       95493743                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    349512670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        349512670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    349512670                       # number of overall hits
system.cpu.dcache.overall_hits::total       349512670                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     74083398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      74083398                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     82642212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     82642212                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    156725610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      156725610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    156725610                       # number of overall misses
system.cpu.dcache.overall_misses::total     156725610                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 6047740214750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 6047740214750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4663362231991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4663362231991                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 10711102446741                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10711102446741                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 10711102446741                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10711102446741                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    328102325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    328102325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    506238280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    506238280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    506238280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    506238280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.225794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.225794                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.463928                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.463928                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.309589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.309589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.309589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.309589                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 81634.217355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81634.217355                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56428.332678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56428.332678                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68343.026049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68343.026049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68343.026049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68343.026049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   2287893437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          63820327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.848977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     82628501                       # number of writebacks
system.cpu.dcache.writebacks::total          82628501                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     58200750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     58200750                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     58200775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     58200775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     58200775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     58200775                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15882648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15882648                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     82642187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     82642187                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     98524835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     98524835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     98524835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     98524835                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1623437362250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1623437362250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4475893043242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4475893043242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 6099330405492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6099330405492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 6099330405492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6099330405492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.463928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.463928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.194621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.194621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.194621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.194621                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 102214.527593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102214.527593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54159.905561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54159.905561                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61906.527481                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61906.527481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61906.527481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61906.527481                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
