# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-27.10"
attribute \dynports 1
module \counter
  parameter \WIDTH 8
  attribute \src "dut.sv:5.18-5.21"
  wire input 1 \clk
  attribute \src "dut.sv:6.18-6.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:7.18-7.24"
  wire input 3 \enable
  attribute \src "dut.sv:8.30-8.35"
  wire width 8 output 4 \count
  attribute \src "dut.sv:9.18-9.26"
  wire output 5 \overflow
  attribute \src "dut.sv:12.23-12.33"
  wire width 8 \count_next
  attribute \src "dut.sv:14.5-20.8"
  wire width 8 $0\count
  attribute \src "dut.sv:15.13-15.19"
  wire $logic_not$dut.sv:15.13-15.19$1_Y
  attribute \src "dut.sv:22.5-25.8"
  wire width 8 $0\count_next
  attribute \src "dut.sv:22.5-25.8"
  wire $0\overflow
  wire width 8 $auto$expression.cpp:2150:import_operation$3
  attribute \src "dut.sv:24.21-24.43"
  wire $eq$dut.sv:24$5_Y
  wire $auto$rtlil.cc:3406:LogicAnd$8
  attribute \src "dut.sv:15.13-15.19"
  cell $logic_not $logic_not$dut.sv:15.13-15.19$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:15.13-15.19$1_Y
  end
  cell $add $add$dut.sv:23$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \count
    connect \B 1'1
    connect \Y $auto$expression.cpp:2150:import_operation$3
  end
  attribute \src "dut.sv:24.21-24.43"
  cell $eq $eq$dut.sv:24$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \count
    connect \B 8'11111111
    connect \Y $eq$dut.sv:24$5_Y
  end
  cell $logic_and $logic_and$dut.sv:24$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:24$5_Y
    connect \B \enable
    connect \Y $auto$rtlil.cc:3406:LogicAnd$8
  end
  attribute \src "dut.sv:14.5-20.8"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:14$1
    assign $0\count \count
    attribute \src "dut.sv:15.9-19.12"
    switch $logic_not$dut.sv:15.13-15.19$1_Y
    attribute \src "dut.sv:15.21-17.12"
      case 1'1
        assign $0\count 8'00000000
    attribute \src "dut.sv:17.18-19.12"
      case 
        attribute \src "dut.sv:17.18-19.12"
        switch \enable
        attribute \src "dut.sv:17.18-19.12"
          case 1'1
            assign $0\count \count_next
        attribute \src "dut.sv:17.18-19.12"
          case 
        end
    end
    sync posedge \clk
      update \count $0\count
    sync negedge \rst_n
      update \count $0\count
  end
  attribute \src "dut.sv:22.5-25.8"
  process $proc$dut.sv:22$2
    assign $0\count_next \count_next
    assign $0\overflow \overflow
    assign $0\count_next $auto$expression.cpp:2150:import_operation$3
    assign $0\overflow $auto$rtlil.cc:3406:LogicAnd$8
    sync always
      update \count_next $0\count_next
      update \overflow $0\overflow
  end
end
