DECL|BACKUP_ALM1_DATE|macro|BACKUP_ALM1_DATE
DECL|BACKUP_ALM1_TIME|macro|BACKUP_ALM1_TIME
DECL|BACKUP_ALM2_DATE|macro|BACKUP_ALM2_DATE
DECL|BACKUP_ALM2_TIME|macro|BACKUP_ALM2_TIME
DECL|BACKUP_CTL|macro|BACKUP_CTL
DECL|BACKUP_INTR_MASKED|macro|BACKUP_INTR_MASKED
DECL|BACKUP_INTR_MASK|macro|BACKUP_INTR_MASK
DECL|BACKUP_INTR_SET|macro|BACKUP_INTR_SET
DECL|BACKUP_INTR|macro|BACKUP_INTR
DECL|BACKUP_PMIC_CTL|macro|BACKUP_PMIC_CTL
DECL|BACKUP_RTC_DATE|macro|BACKUP_RTC_DATE
DECL|BACKUP_RTC_RW|macro|BACKUP_RTC_RW
DECL|BACKUP_RTC_TIME|macro|BACKUP_RTC_TIME
DECL|BACKUP_STATUS|macro|BACKUP_STATUS
DECL|CPUSS_CM0_CLOCK_CTL|macro|CPUSS_CM0_CLOCK_CTL
DECL|CPUSS_CM0_INT_CTL|macro|CPUSS_CM0_INT_CTL
DECL|CPUSS_CM0_INT_STATUS|macro|CPUSS_CM0_INT_STATUS
DECL|CPUSS_CM0_NMI_CTL|macro|CPUSS_CM0_NMI_CTL
DECL|CPUSS_CM0_STATUS|macro|CPUSS_CM0_STATUS
DECL|CPUSS_CM0_SYSTEM_INT_CTL|macro|CPUSS_CM0_SYSTEM_INT_CTL
DECL|CPUSS_CM4_CLOCK_CTL|macro|CPUSS_CM4_CLOCK_CTL
DECL|CPUSS_CM4_NMI_CTL|macro|CPUSS_CM4_NMI_CTL
DECL|CPUSS_CM4_PWR_CTL|macro|CPUSS_CM4_PWR_CTL
DECL|CPUSS_CM4_STATUS|macro|CPUSS_CM4_STATUS
DECL|CPUSS_TRIM_RAM_CTL|macro|CPUSS_TRIM_RAM_CTL
DECL|CPUSS_TRIM_ROM_CTL|macro|CPUSS_TRIM_ROM_CTL
DECL|CTBM_COMP_STAT|macro|CTBM_COMP_STAT
DECL|CTBM_CTB_CTRL|macro|CTBM_CTB_CTRL
DECL|CTBM_CTB_SW_DS_CTRL|macro|CTBM_CTB_SW_DS_CTRL
DECL|CTBM_CTB_SW_SQ_CTRL|macro|CTBM_CTB_SW_SQ_CTRL
DECL|CTBM_CTD_SW_CLEAR|macro|CTBM_CTD_SW_CLEAR
DECL|CTBM_CTD_SW|macro|CTBM_CTD_SW
DECL|CTBM_INTR_MASKED|macro|CTBM_INTR_MASKED
DECL|CTBM_INTR_MASK|macro|CTBM_INTR_MASK
DECL|CTBM_INTR_SET|macro|CTBM_INTR_SET
DECL|CTBM_INTR|macro|CTBM_INTR
DECL|CTBM_OA0_COMP_TRIM|macro|CTBM_OA0_COMP_TRIM
DECL|CTBM_OA0_OFFSET_TRIM|macro|CTBM_OA0_OFFSET_TRIM
DECL|CTBM_OA0_SLOPE_OFFSET_TRIM|macro|CTBM_OA0_SLOPE_OFFSET_TRIM
DECL|CTBM_OA0_SW_CLEAR|macro|CTBM_OA0_SW_CLEAR
DECL|CTBM_OA0_SW|macro|CTBM_OA0_SW
DECL|CTBM_OA1_COMP_TRIM|macro|CTBM_OA1_COMP_TRIM
DECL|CTBM_OA1_OFFSET_TRIM|macro|CTBM_OA1_OFFSET_TRIM
DECL|CTBM_OA1_SLOPE_OFFSET_TRIM|macro|CTBM_OA1_SLOPE_OFFSET_TRIM
DECL|CTBM_OA1_SW_CLEAR|macro|CTBM_OA1_SW_CLEAR
DECL|CTBM_OA1_SW|macro|CTBM_OA1_SW
DECL|CTBM_OA_RES0_CTRL|macro|CTBM_OA_RES0_CTRL
DECL|CTBM_OA_RES1_CTRL|macro|CTBM_OA_RES1_CTRL
DECL|CTDAC_CTDAC_CTRL|macro|CTDAC_CTDAC_CTRL
DECL|CTDAC_CTDAC_SW_CLEAR|macro|CTDAC_CTDAC_SW_CLEAR
DECL|CTDAC_CTDAC_SW|macro|CTDAC_CTDAC_SW
DECL|CTDAC_CTDAC_VAL_NXT|macro|CTDAC_CTDAC_VAL_NXT
DECL|CTDAC_CTDAC_VAL|macro|CTDAC_CTDAC_VAL
DECL|CTDAC_INTR_MASKED|macro|CTDAC_INTR_MASKED
DECL|CTDAC_INTR_MASK|macro|CTDAC_INTR_MASK
DECL|CTDAC_INTR_SET|macro|CTDAC_INTR_SET
DECL|CTDAC_INTR|macro|CTDAC_INTR
DECL|CY_CPUSS_NMI_CTL|macro|CY_CPUSS_NMI_CTL
DECL|CY_CPUSS_V1|macro|CY_CPUSS_V1
DECL|CY_DEVICE_H_|macro|CY_DEVICE_H_
DECL|CY_DMAC_CH_NR|macro|CY_DMAC_CH_NR
DECL|CY_DW_CH_NR|macro|CY_DW_CH_NR
DECL|CY_DW_CRC|macro|CY_DW_CRC
DECL|CY_DW_V1|macro|CY_DW_V1
DECL|CY_GPIO_BASE|macro|CY_GPIO_BASE
DECL|CY_HSIOM_BASE|macro|CY_HSIOM_BASE
DECL|CY_PERI_1_TO_1_TR_CMD_GROUP_Msk|macro|CY_PERI_1_TO_1_TR_CMD_GROUP_Msk
DECL|CY_PERI_1_TO_1_TR_CMD_GROUP_SEL_Msk|macro|CY_PERI_1_TO_1_TR_CMD_GROUP_SEL_Msk
DECL|CY_PERI_CLOCK_CTL_DIV_SEL_Msk|macro|CY_PERI_CLOCK_CTL_DIV_SEL_Msk
DECL|CY_PERI_CLOCK_CTL_DIV_SEL_Pos|macro|CY_PERI_CLOCK_CTL_DIV_SEL_Pos
DECL|CY_PERI_CLOCK_CTL_TYPE_SEL_Msk|macro|CY_PERI_CLOCK_CTL_TYPE_SEL_Msk
DECL|CY_PERI_CLOCK_CTL_TYPE_SEL_Pos|macro|CY_PERI_CLOCK_CTL_TYPE_SEL_Pos
DECL|CY_PERI_CLOCK_NR|macro|CY_PERI_CLOCK_NR
DECL|CY_PERI_DIV_CMD_DIV_SEL_Msk|macro|CY_PERI_DIV_CMD_DIV_SEL_Msk
DECL|CY_PERI_DIV_CMD_DIV_SEL_Pos|macro|CY_PERI_DIV_CMD_DIV_SEL_Pos
DECL|CY_PERI_DIV_CMD_PA_DIV_SEL_Msk|macro|CY_PERI_DIV_CMD_PA_DIV_SEL_Msk
DECL|CY_PERI_DIV_CMD_PA_DIV_SEL_Pos|macro|CY_PERI_DIV_CMD_PA_DIV_SEL_Pos
DECL|CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk|macro|CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk
DECL|CY_PERI_DIV_CMD_PA_TYPE_SEL_Pos|macro|CY_PERI_DIV_CMD_PA_TYPE_SEL_Pos
DECL|CY_PERI_DIV_CMD_TYPE_SEL_Msk|macro|CY_PERI_DIV_CMD_TYPE_SEL_Msk
DECL|CY_PERI_DIV_CMD_TYPE_SEL_Pos|macro|CY_PERI_DIV_CMD_TYPE_SEL_Pos
DECL|CY_PERI_TR_CMD_GROUP_Msk|macro|CY_PERI_TR_CMD_GROUP_Msk
DECL|CY_PERI_TR_CMD_GROUP_SEL_Msk|macro|CY_PERI_TR_CMD_GROUP_SEL_Msk
DECL|CY_PERI_TR_CMD_GROUP_SEL_Pos|macro|CY_PERI_TR_CMD_GROUP_SEL_Pos
DECL|CY_PERI_TR_CTL_NUM|macro|CY_PERI_TR_CTL_NUM
DECL|CY_PERI_TR_CTL_SEL_Msk|macro|CY_PERI_TR_CTL_SEL_Msk
DECL|CY_PERI_TR_CTL_SEL_Pos|macro|CY_PERI_TR_CTL_SEL_Pos
DECL|CY_PERI_V1|macro|CY_PERI_V1
DECL|CY_PERI_V2_TR_GR_SIZE|macro|CY_PERI_V2_TR_GR_SIZE
DECL|CY_PROT_BASE|macro|CY_PROT_BASE
DECL|CY_SRSS_NUM_CLKPATH|macro|CY_SRSS_NUM_CLKPATH
DECL|CY_SRSS_NUM_HFROOT|macro|CY_SRSS_NUM_HFROOT
DECL|CY_SRSS_NUM_PLL|macro|CY_SRSS_NUM_PLL
DECL|DELAY_DONE_FLAG|macro|DELAY_DONE_FLAG
DECL|DMAC_ACTIVE|macro|DMAC_ACTIVE
DECL|DMAC_CH_CTL|macro|DMAC_CH_CTL
DECL|DMAC_CH_CURR|macro|DMAC_CH_CURR
DECL|DMAC_CH_INTR_MASKED|macro|DMAC_CH_INTR_MASKED
DECL|DMAC_CH_INTR_MASK|macro|DMAC_CH_INTR_MASK
DECL|DMAC_CH_INTR_SET|macro|DMAC_CH_INTR_SET
DECL|DMAC_CH_INTR|macro|DMAC_CH_INTR
DECL|DMAC_CH|macro|DMAC_CH
DECL|DMAC_CTL|macro|DMAC_CTL
DECL|DW_CH_CTL|macro|DW_CH_CTL
DECL|DW_CH_CURR_PTR|macro|DW_CH_CURR_PTR
DECL|DW_CH_IDX|macro|DW_CH_IDX
DECL|DW_CH_INTR_MASKED|macro|DW_CH_INTR_MASKED
DECL|DW_CH_INTR_MASK|macro|DW_CH_INTR_MASK
DECL|DW_CH_INTR_SET|macro|DW_CH_INTR_SET
DECL|DW_CH_INTR|macro|DW_CH_INTR
DECL|DW_CH_STATUS|macro|DW_CH_STATUS
DECL|DW_CH|macro|DW_CH
DECL|DW_CRC_CTL|macro|DW_CRC_CTL
DECL|DW_CRC_DATA_CTL|macro|DW_CRC_DATA_CTL
DECL|DW_CRC_POL_CTL|macro|DW_CRC_POL_CTL
DECL|DW_CRC_REM_CTL|macro|DW_CRC_REM_CTL
DECL|DW_CTL|macro|DW_CTL
DECL|DW_DESCR_DST|macro|DW_DESCR_DST
DECL|DW_DESCR_SRC|macro|DW_DESCR_SRC
DECL|DW_STATUS|macro|DW_STATUS
DECL|FLASHC_ACQUIRE|macro|FLASHC_ACQUIRE
DECL|FLASHC_FM_CTL_ANA_CTL0|macro|FLASHC_FM_CTL_ANA_CTL0
DECL|GPIO_INTR_CAUSE0|macro|GPIO_INTR_CAUSE0
DECL|GPIO_INTR_CAUSE1|macro|GPIO_INTR_CAUSE1
DECL|GPIO_INTR_CAUSE2|macro|GPIO_INTR_CAUSE2
DECL|GPIO_INTR_CAUSE3|macro|GPIO_INTR_CAUSE3
DECL|GPIO_PRT_CFG_IN|macro|GPIO_PRT_CFG_IN
DECL|GPIO_PRT_CFG_OUT|macro|GPIO_PRT_CFG_OUT
DECL|GPIO_PRT_CFG_SIO|macro|GPIO_PRT_CFG_SIO
DECL|GPIO_PRT_CFG|macro|GPIO_PRT_CFG
DECL|GPIO_PRT_INTR_CFG|macro|GPIO_PRT_INTR_CFG
DECL|GPIO_PRT_INTR_MASKED|macro|GPIO_PRT_INTR_MASKED
DECL|GPIO_PRT_INTR_MASK|macro|GPIO_PRT_INTR_MASK
DECL|GPIO_PRT_INTR_SET|macro|GPIO_PRT_INTR_SET
DECL|GPIO_PRT_INTR|macro|GPIO_PRT_INTR
DECL|GPIO_PRT_IN|macro|GPIO_PRT_IN
DECL|GPIO_PRT_OUT_CLR|macro|GPIO_PRT_OUT_CLR
DECL|GPIO_PRT_OUT_INV|macro|GPIO_PRT_OUT_INV
DECL|GPIO_PRT_OUT_SET|macro|GPIO_PRT_OUT_SET
DECL|GPIO_PRT_OUT|macro|GPIO_PRT_OUT
DECL|HSIOM_AMUX_SPLIT_CTL_3|macro|HSIOM_AMUX_SPLIT_CTL_3
DECL|HSIOM_PRT_PORT_SEL0|macro|HSIOM_PRT_PORT_SEL0
DECL|HSIOM_PRT_PORT_SEL1|macro|HSIOM_PRT_PORT_SEL1
DECL|I2S_CLOCK_CTL|macro|I2S_CLOCK_CTL
DECL|I2S_CMD|macro|I2S_CMD
DECL|I2S_CTL|macro|I2S_CTL
DECL|I2S_INTR_MASKED|macro|I2S_INTR_MASKED
DECL|I2S_INTR_MASK|macro|I2S_INTR_MASK
DECL|I2S_INTR_SET|macro|I2S_INTR_SET
DECL|I2S_INTR|macro|I2S_INTR
DECL|I2S_RX_CTL|macro|I2S_RX_CTL
DECL|I2S_RX_FIFO_CTL|macro|I2S_RX_FIFO_CTL
DECL|I2S_RX_FIFO_RD_SILENT|macro|I2S_RX_FIFO_RD_SILENT
DECL|I2S_RX_FIFO_RD|macro|I2S_RX_FIFO_RD
DECL|I2S_RX_FIFO_STATUS|macro|I2S_RX_FIFO_STATUS
DECL|I2S_RX_WATCHDOG|macro|I2S_RX_WATCHDOG
DECL|I2S_TR_CTL|macro|I2S_TR_CTL
DECL|I2S_TX_CTL|macro|I2S_TX_CTL
DECL|I2S_TX_FIFO_CTL|macro|I2S_TX_FIFO_CTL
DECL|I2S_TX_FIFO_STATUS|macro|I2S_TX_FIFO_STATUS
DECL|I2S_TX_FIFO_WR|macro|I2S_TX_FIFO_WR
DECL|I2S_TX_WATCHDOG|macro|I2S_TX_WATCHDOG
DECL|LCD_COM_NUM|macro|LCD_COM_NUM
DECL|LCD_CONTROL|macro|LCD_CONTROL
DECL|LCD_DATA0|macro|LCD_DATA0
DECL|LCD_DATA1|macro|LCD_DATA1
DECL|LCD_DATA2|macro|LCD_DATA2
DECL|LCD_DATA3|macro|LCD_DATA3
DECL|LCD_DIVIDER|macro|LCD_DIVIDER
DECL|LCD_ID|macro|LCD_ID
DECL|LCD_OCTET_NUM|macro|LCD_OCTET_NUM
DECL|LPCOMP_CMP0_CTRL|macro|LPCOMP_CMP0_CTRL
DECL|LPCOMP_CMP0_SW_CLEAR|macro|LPCOMP_CMP0_SW_CLEAR
DECL|LPCOMP_CMP0_SW|macro|LPCOMP_CMP0_SW
DECL|LPCOMP_CMP1_CTRL|macro|LPCOMP_CMP1_CTRL
DECL|LPCOMP_CMP1_SW_CLEAR|macro|LPCOMP_CMP1_SW_CLEAR
DECL|LPCOMP_CMP1_SW|macro|LPCOMP_CMP1_SW
DECL|LPCOMP_CONFIG|macro|LPCOMP_CONFIG
DECL|LPCOMP_INTR_MASKED|macro|LPCOMP_INTR_MASKED
DECL|LPCOMP_INTR_MASK|macro|LPCOMP_INTR_MASK
DECL|LPCOMP_INTR_SET|macro|LPCOMP_INTR_SET
DECL|LPCOMP_INTR|macro|LPCOMP_INTR
DECL|LPCOMP_STATUS|macro|LPCOMP_STATUS
DECL|MCWDT_STRUCT_MCWDT_CNTHIGH|macro|MCWDT_STRUCT_MCWDT_CNTHIGH
DECL|MCWDT_STRUCT_MCWDT_CNTLOW|macro|MCWDT_STRUCT_MCWDT_CNTLOW
DECL|MCWDT_STRUCT_MCWDT_CONFIG|macro|MCWDT_STRUCT_MCWDT_CONFIG
DECL|MCWDT_STRUCT_MCWDT_CTL|macro|MCWDT_STRUCT_MCWDT_CTL
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK|macro|MCWDT_STRUCT_MCWDT_INTR_MASK
DECL|MCWDT_STRUCT_MCWDT_INTR_SET|macro|MCWDT_STRUCT_MCWDT_INTR_SET
DECL|MCWDT_STRUCT_MCWDT_INTR|macro|MCWDT_STRUCT_MCWDT_INTR
DECL|MCWDT_STRUCT_MCWDT_LOCK|macro|MCWDT_STRUCT_MCWDT_LOCK
DECL|MCWDT_STRUCT_MCWDT_MATCH|macro|MCWDT_STRUCT_MCWDT_MATCH
DECL|PASS_AREF_AREF_CTRL|macro|PASS_AREF_AREF_CTRL
DECL|PASS_INTR_CAUSE|macro|PASS_INTR_CAUSE
DECL|PDM_PCM_CLOCK_CTL|macro|PDM_PCM_CLOCK_CTL
DECL|PDM_PCM_CMD|macro|PDM_PCM_CMD
DECL|PDM_PCM_CTL|macro|PDM_PCM_CTL
DECL|PDM_PCM_DATA_CTL|macro|PDM_PCM_DATA_CTL
DECL|PDM_PCM_INTR_MASKED|macro|PDM_PCM_INTR_MASKED
DECL|PDM_PCM_INTR_MASK|macro|PDM_PCM_INTR_MASK
DECL|PDM_PCM_INTR_SET|macro|PDM_PCM_INTR_SET
DECL|PDM_PCM_INTR|macro|PDM_PCM_INTR
DECL|PDM_PCM_MODE_CTL|macro|PDM_PCM_MODE_CTL
DECL|PDM_PCM_RX_FIFO_CTL|macro|PDM_PCM_RX_FIFO_CTL
DECL|PDM_PCM_RX_FIFO_RD_SILENT|macro|PDM_PCM_RX_FIFO_RD_SILENT
DECL|PDM_PCM_RX_FIFO_RD|macro|PDM_PCM_RX_FIFO_RD
DECL|PDM_PCM_RX_FIFO_STATUS|macro|PDM_PCM_RX_FIFO_STATUS
DECL|PDM_PCM_TR_CTL|macro|PDM_PCM_TR_CTL
DECL|PERI_CLOCK_CTL|macro|PERI_CLOCK_CTL
DECL|PERI_DIV_16_5_CTL|macro|PERI_DIV_16_5_CTL
DECL|PERI_DIV_16_CTL|macro|PERI_DIV_16_CTL
DECL|PERI_DIV_24_5_CTL|macro|PERI_DIV_24_5_CTL
DECL|PERI_DIV_8_CTL|macro|PERI_DIV_8_CTL
DECL|PERI_DIV_CMD|macro|PERI_DIV_CMD
DECL|PERI_GR_PPU_RG_ADDR0|macro|PERI_GR_PPU_RG_ADDR0
DECL|PERI_GR_PPU_RG_ATT0|macro|PERI_GR_PPU_RG_ATT0
DECL|PERI_GR_PPU_RG_ATT1|macro|PERI_GR_PPU_RG_ATT1
DECL|PERI_GR_PPU_SL_ADDR0|macro|PERI_GR_PPU_SL_ADDR0
DECL|PERI_GR_PPU_SL_ATT0|macro|PERI_GR_PPU_SL_ATT0
DECL|PERI_GR_PPU_SL_ATT1|macro|PERI_GR_PPU_SL_ATT1
DECL|PERI_GR_SL_CTL|macro|PERI_GR_SL_CTL
DECL|PERI_MS_PPU_FX_MS_ATT|macro|PERI_MS_PPU_FX_MS_ATT
DECL|PERI_MS_PPU_FX_SL_ATT|macro|PERI_MS_PPU_FX_SL_ATT
DECL|PERI_MS_PPU_PR_MS_ATT|macro|PERI_MS_PPU_PR_MS_ATT
DECL|PERI_MS_PPU_PR_SL_ADDR|macro|PERI_MS_PPU_PR_SL_ADDR
DECL|PERI_MS_PPU_PR_SL_ATT|macro|PERI_MS_PPU_PR_SL_ATT
DECL|PERI_MS_PPU_PR_SL_SIZE|macro|PERI_MS_PPU_PR_SL_SIZE
DECL|PERI_PPU_GR_ADDR0|macro|PERI_PPU_GR_ADDR0
DECL|PERI_PPU_GR_ATT0|macro|PERI_PPU_GR_ATT0
DECL|PERI_PPU_GR_ATT1|macro|PERI_PPU_GR_ATT1
DECL|PERI_PPU_PR_ADDR0|macro|PERI_PPU_PR_ADDR0
DECL|PERI_PPU_PR_ATT0|macro|PERI_PPU_PR_ATT0
DECL|PERI_PPU_PR_ATT1|macro|PERI_PPU_PR_ATT1
DECL|PERI_TR_CMD|macro|PERI_TR_CMD
DECL|PERI_TR_GR_TR_CTL|macro|PERI_TR_GR_TR_CTL
DECL|PROT_MPU_MPU_STRUCT_ADDR|macro|PROT_MPU_MPU_STRUCT_ADDR
DECL|PROT_MPU_MPU_STRUCT_ATT|macro|PROT_MPU_MPU_STRUCT_ATT
DECL|PROT_MPU_MS_CTL|macro|PROT_MPU_MS_CTL
DECL|PROT_SMPU_SMPU_STRUCT_ADDR0|macro|PROT_SMPU_SMPU_STRUCT_ADDR0
DECL|PROT_SMPU_SMPU_STRUCT_ADDR1|macro|PROT_SMPU_SMPU_STRUCT_ADDR1
DECL|PROT_SMPU_SMPU_STRUCT_ATT0|macro|PROT_SMPU_SMPU_STRUCT_ATT0
DECL|PROT_SMPU_SMPU_STRUCT_ATT1|macro|PROT_SMPU_SMPU_STRUCT_ATT1
DECL|REG_CRYPTO_AES_CTL|macro|REG_CRYPTO_AES_CTL
DECL|REG_CRYPTO_CRC_CTL|macro|REG_CRYPTO_CRC_CTL
DECL|REG_CRYPTO_CRC_DATA_CTL|macro|REG_CRYPTO_CRC_DATA_CTL
DECL|REG_CRYPTO_CRC_LFSR_CTL|macro|REG_CRYPTO_CRC_LFSR_CTL
DECL|REG_CRYPTO_CRC_POL_CTL|macro|REG_CRYPTO_CRC_POL_CTL
DECL|REG_CRYPTO_CRC_REM_CTL|macro|REG_CRYPTO_CRC_REM_CTL
DECL|REG_CRYPTO_CRC_REM_RESULT|macro|REG_CRYPTO_CRC_REM_RESULT
DECL|REG_CRYPTO_CTL|macro|REG_CRYPTO_CTL
DECL|REG_CRYPTO_DEV_KEY_ADDR0_CTL|macro|REG_CRYPTO_DEV_KEY_ADDR0_CTL
DECL|REG_CRYPTO_DEV_KEY_ADDR0|macro|REG_CRYPTO_DEV_KEY_ADDR0
DECL|REG_CRYPTO_DEV_KEY_ADDR1_CTL|macro|REG_CRYPTO_DEV_KEY_ADDR1_CTL
DECL|REG_CRYPTO_DEV_KEY_ADDR1|macro|REG_CRYPTO_DEV_KEY_ADDR1
DECL|REG_CRYPTO_DEV_KEY_CTL0|macro|REG_CRYPTO_DEV_KEY_CTL0
DECL|REG_CRYPTO_DEV_KEY_CTL1|macro|REG_CRYPTO_DEV_KEY_CTL1
DECL|REG_CRYPTO_DEV_KEY_STATUS|macro|REG_CRYPTO_DEV_KEY_STATUS
DECL|REG_CRYPTO_ECC_CTL|macro|REG_CRYPTO_ECC_CTL
DECL|REG_CRYPTO_ERROR_STATUS0|macro|REG_CRYPTO_ERROR_STATUS0
DECL|REG_CRYPTO_ERROR_STATUS1|macro|REG_CRYPTO_ERROR_STATUS1
DECL|REG_CRYPTO_INSTR_FF_CTL|macro|REG_CRYPTO_INSTR_FF_CTL
DECL|REG_CRYPTO_INSTR_FF_STATUS|macro|REG_CRYPTO_INSTR_FF_STATUS
DECL|REG_CRYPTO_INSTR_FF_WR|macro|REG_CRYPTO_INSTR_FF_WR
DECL|REG_CRYPTO_INTR_MASKED|macro|REG_CRYPTO_INTR_MASKED
DECL|REG_CRYPTO_INTR_MASK|macro|REG_CRYPTO_INTR_MASK
DECL|REG_CRYPTO_INTR_SET|macro|REG_CRYPTO_INTR_SET
DECL|REG_CRYPTO_INTR|macro|REG_CRYPTO_INTR
DECL|REG_CRYPTO_LOAD0_FF_STATUS|macro|REG_CRYPTO_LOAD0_FF_STATUS
DECL|REG_CRYPTO_LOAD1_FF_STATUS|macro|REG_CRYPTO_LOAD1_FF_STATUS
DECL|REG_CRYPTO_MEM_BUFF|macro|REG_CRYPTO_MEM_BUFF
DECL|REG_CRYPTO_PR_CMD|macro|REG_CRYPTO_PR_CMD
DECL|REG_CRYPTO_PR_LFSR_CTL0|macro|REG_CRYPTO_PR_LFSR_CTL0
DECL|REG_CRYPTO_PR_LFSR_CTL1|macro|REG_CRYPTO_PR_LFSR_CTL1
DECL|REG_CRYPTO_PR_LFSR_CTL2|macro|REG_CRYPTO_PR_LFSR_CTL2
DECL|REG_CRYPTO_PR_MAX_CTL|macro|REG_CRYPTO_PR_MAX_CTL
DECL|REG_CRYPTO_PR_RESULT|macro|REG_CRYPTO_PR_RESULT
DECL|REG_CRYPTO_RAM_PWRUP_DELAY|macro|REG_CRYPTO_RAM_PWRUP_DELAY
DECL|REG_CRYPTO_RAM_PWR_CTL|macro|REG_CRYPTO_RAM_PWR_CTL
DECL|REG_CRYPTO_RAM_PWR_DELAY_CTL|macro|REG_CRYPTO_RAM_PWR_DELAY_CTL
DECL|REG_CRYPTO_RESULT|macro|REG_CRYPTO_RESULT
DECL|REG_CRYPTO_SHA_CTL|macro|REG_CRYPTO_SHA_CTL
DECL|REG_CRYPTO_STATUS|macro|REG_CRYPTO_STATUS
DECL|REG_CRYPTO_STORE_FF_STATUS|macro|REG_CRYPTO_STORE_FF_STATUS
DECL|REG_CRYPTO_STR_RESULT|macro|REG_CRYPTO_STR_RESULT
DECL|REG_CRYPTO_TR2_CTL|macro|REG_CRYPTO_TR2_CTL
DECL|REG_CRYPTO_TR_CMD|macro|REG_CRYPTO_TR_CMD
DECL|REG_CRYPTO_TR_CTL0|macro|REG_CRYPTO_TR_CTL0
DECL|REG_CRYPTO_TR_CTL1|macro|REG_CRYPTO_TR_CTL1
DECL|REG_CRYPTO_TR_FIRO_CTL|macro|REG_CRYPTO_TR_FIRO_CTL
DECL|REG_CRYPTO_TR_GARO_CTL|macro|REG_CRYPTO_TR_GARO_CTL
DECL|REG_CRYPTO_TR_MON_AP_CTL|macro|REG_CRYPTO_TR_MON_AP_CTL
DECL|REG_CRYPTO_TR_MON_CMD|macro|REG_CRYPTO_TR_MON_CMD
DECL|REG_CRYPTO_TR_MON_CTL|macro|REG_CRYPTO_TR_MON_CTL
DECL|REG_CRYPTO_TR_MON_RC_CTL|macro|REG_CRYPTO_TR_MON_RC_CTL
DECL|REG_CRYPTO_TR_RESULT|macro|REG_CRYPTO_TR_RESULT
DECL|REG_CRYPTO_TR_STATUS|macro|REG_CRYPTO_TR_STATUS
DECL|REG_CRYPTO_VU_CTL0|macro|REG_CRYPTO_VU_CTL0
DECL|REG_CRYPTO_VU_CTL1|macro|REG_CRYPTO_VU_CTL1
DECL|REG_CRYPTO_VU_CTL2|macro|REG_CRYPTO_VU_CTL2
DECL|REG_CRYPTO_VU_RF_DATA|macro|REG_CRYPTO_VU_RF_DATA
DECL|REG_CRYPTO_VU_STATUS|macro|REG_CRYPTO_VU_STATUS
DECL|REG_IPC_INTR_STRUCT_INTR_MASKED|macro|REG_IPC_INTR_STRUCT_INTR_MASKED
DECL|REG_IPC_INTR_STRUCT_INTR_MASK|macro|REG_IPC_INTR_STRUCT_INTR_MASK
DECL|REG_IPC_INTR_STRUCT_INTR_SET|macro|REG_IPC_INTR_STRUCT_INTR_SET
DECL|REG_IPC_INTR_STRUCT_INTR|macro|REG_IPC_INTR_STRUCT_INTR
DECL|REG_IPC_STRUCT_ACQUIRE|macro|REG_IPC_STRUCT_ACQUIRE
DECL|REG_IPC_STRUCT_DATA1|macro|REG_IPC_STRUCT_DATA1
DECL|REG_IPC_STRUCT_DATA|macro|REG_IPC_STRUCT_DATA
DECL|REG_IPC_STRUCT_LOCK_STATUS|macro|REG_IPC_STRUCT_LOCK_STATUS
DECL|REG_IPC_STRUCT_NOTIFY|macro|REG_IPC_STRUCT_NOTIFY
DECL|REG_IPC_STRUCT_RELEASE|macro|REG_IPC_STRUCT_RELEASE
DECL|SCB_SCR|macro|SCB_SCR
DECL|SDHC_CORE_ADMA_ERR_STAT_R|macro|SDHC_CORE_ADMA_ERR_STAT_R
DECL|SDHC_CORE_ADMA_ID_LOW_R|macro|SDHC_CORE_ADMA_ID_LOW_R
DECL|SDHC_CORE_ADMA_SA_LOW_R|macro|SDHC_CORE_ADMA_SA_LOW_R
DECL|SDHC_CORE_ARGUMENT_R|macro|SDHC_CORE_ARGUMENT_R
DECL|SDHC_CORE_AUTO_CMD_STAT_R|macro|SDHC_CORE_AUTO_CMD_STAT_R
DECL|SDHC_CORE_BGAP_CTRL_R|macro|SDHC_CORE_BGAP_CTRL_R
DECL|SDHC_CORE_BLOCKCOUNT_R|macro|SDHC_CORE_BLOCKCOUNT_R
DECL|SDHC_CORE_BLOCKSIZE_R|macro|SDHC_CORE_BLOCKSIZE_R
DECL|SDHC_CORE_BUF_DATA_R|macro|SDHC_CORE_BUF_DATA_R
DECL|SDHC_CORE_CAPABILITIES1_R|macro|SDHC_CORE_CAPABILITIES1_R
DECL|SDHC_CORE_CAPABILITIES2_R|macro|SDHC_CORE_CAPABILITIES2_R
DECL|SDHC_CORE_CLK_CTRL_R|macro|SDHC_CORE_CLK_CTRL_R
DECL|SDHC_CORE_CMD_R|macro|SDHC_CORE_CMD_R
DECL|SDHC_CORE_CURR_CAPABILITIES1_R|macro|SDHC_CORE_CURR_CAPABILITIES1_R
DECL|SDHC_CORE_CURR_CAPABILITIES2_R|macro|SDHC_CORE_CURR_CAPABILITIES2_R
DECL|SDHC_CORE_EMMC_CTRL_R|macro|SDHC_CORE_EMMC_CTRL_R
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R|macro|SDHC_CORE_ERROR_INT_STAT_EN_R
DECL|SDHC_CORE_ERROR_INT_STAT_R|macro|SDHC_CORE_ERROR_INT_STAT_R
DECL|SDHC_CORE_GP_OUT_R|macro|SDHC_CORE_GP_OUT_R
DECL|SDHC_CORE_HOST_CTRL1_R|macro|SDHC_CORE_HOST_CTRL1_R
DECL|SDHC_CORE_HOST_CTRL2_R|macro|SDHC_CORE_HOST_CTRL2_R
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R
DECL|SDHC_CORE_NORMAL_INT_STAT_R|macro|SDHC_CORE_NORMAL_INT_STAT_R
DECL|SDHC_CORE_PSTATE_REG|macro|SDHC_CORE_PSTATE_REG
DECL|SDHC_CORE_PWR_CTRL_R|macro|SDHC_CORE_PWR_CTRL_R
DECL|SDHC_CORE_RESP01_R|macro|SDHC_CORE_RESP01_R
DECL|SDHC_CORE_RESP23_R|macro|SDHC_CORE_RESP23_R
DECL|SDHC_CORE_RESP45_R|macro|SDHC_CORE_RESP45_R
DECL|SDHC_CORE_RESP67_R|macro|SDHC_CORE_RESP67_R
DECL|SDHC_CORE_SDMASA_R|macro|SDHC_CORE_SDMASA_R
DECL|SDHC_CORE_SW_RST_R|macro|SDHC_CORE_SW_RST_R
DECL|SDHC_CORE_TOUT_CTRL_R|macro|SDHC_CORE_TOUT_CTRL_R
DECL|SDHC_CORE_WUP_CTRL_R|macro|SDHC_CORE_WUP_CTRL_R
DECL|SDHC_CORE_XFER_MODE_R|macro|SDHC_CORE_XFER_MODE_R
DECL|SDHC_WRAP_CTL|macro|SDHC_WRAP_CTL
DECL|SFLASH_LDO_0P9V_TRIM|macro|SFLASH_LDO_0P9V_TRIM
DECL|SFLASH_LDO_1P1V_TRIM|macro|SFLASH_LDO_1P1V_TRIM
DECL|SFLASH_PWR_TRIM_WAKE_CTL|macro|SFLASH_PWR_TRIM_WAKE_CTL
DECL|SFLASH_TRIM_RAM_CTL_HALF_ULP|macro|SFLASH_TRIM_RAM_CTL_HALF_ULP
DECL|SFLASH_TRIM_RAM_CTL_LP|macro|SFLASH_TRIM_RAM_CTL_LP
DECL|SFLASH_TRIM_RAM_CTL_ULP|macro|SFLASH_TRIM_RAM_CTL_ULP
DECL|SFLASH_TRIM_ROM_CTL_HALF_LP|macro|SFLASH_TRIM_ROM_CTL_HALF_LP
DECL|SFLASH_TRIM_ROM_CTL_HALF_LP|macro|SFLASH_TRIM_ROM_CTL_HALF_LP
DECL|SFLASH_TRIM_ROM_CTL_HALF_ULP|macro|SFLASH_TRIM_ROM_CTL_HALF_ULP
DECL|SFLASH_TRIM_ROM_CTL_LP|macro|SFLASH_TRIM_ROM_CTL_LP
DECL|SFLASH_TRIM_ROM_CTL_ULP|macro|SFLASH_TRIM_ROM_CTL_ULP
DECL|SMARTIO_PRT_CTL|macro|SMARTIO_PRT_CTL
DECL|SMARTIO_PRT_DATA|macro|SMARTIO_PRT_DATA
DECL|SMARTIO_PRT_DU_CTL|macro|SMARTIO_PRT_DU_CTL
DECL|SMARTIO_PRT_DU_SEL|macro|SMARTIO_PRT_DU_SEL
DECL|SMARTIO_PRT_LUT_CTL|macro|SMARTIO_PRT_LUT_CTL
DECL|SMARTIO_PRT_LUT_SEL|macro|SMARTIO_PRT_LUT_SEL
DECL|SMARTIO_PRT_SYNC_CTL|macro|SMARTIO_PRT_SYNC_CTL
DECL|SMIF_CRYPTO_CMD|macro|SMIF_CRYPTO_CMD
DECL|SMIF_CRYPTO_INPUT0|macro|SMIF_CRYPTO_INPUT0
DECL|SMIF_CRYPTO_OUTPUT0|macro|SMIF_CRYPTO_OUTPUT0
DECL|SMIF_CRYPTO_OUTPUT1|macro|SMIF_CRYPTO_OUTPUT1
DECL|SMIF_CRYPTO_OUTPUT2|macro|SMIF_CRYPTO_OUTPUT2
DECL|SMIF_CRYPTO_OUTPUT3|macro|SMIF_CRYPTO_OUTPUT3
DECL|SMIF_CTL|macro|SMIF_CTL
DECL|SMIF_DEVICE_ADDR_CTL|macro|SMIF_DEVICE_ADDR_CTL
DECL|SMIF_DEVICE_ADDR|macro|SMIF_DEVICE_ADDR
DECL|SMIF_DEVICE_CTL|macro|SMIF_DEVICE_CTL
DECL|SMIF_DEVICE_IDX_ADDR_CTL|macro|SMIF_DEVICE_IDX_ADDR_CTL
DECL|SMIF_DEVICE_IDX_ADDR|macro|SMIF_DEVICE_IDX_ADDR
DECL|SMIF_DEVICE_IDX_CTL|macro|SMIF_DEVICE_IDX_CTL
DECL|SMIF_DEVICE_IDX_MASK|macro|SMIF_DEVICE_IDX_MASK
DECL|SMIF_DEVICE_IDX_RD_ADDR_CTL|macro|SMIF_DEVICE_IDX_RD_ADDR_CTL
DECL|SMIF_DEVICE_IDX_RD_CMD_CTL|macro|SMIF_DEVICE_IDX_RD_CMD_CTL
DECL|SMIF_DEVICE_IDX_RD_DATA_CTL|macro|SMIF_DEVICE_IDX_RD_DATA_CTL
DECL|SMIF_DEVICE_IDX_RD_DUMMY_CTL|macro|SMIF_DEVICE_IDX_RD_DUMMY_CTL
DECL|SMIF_DEVICE_IDX_RD_MODE_CTL|macro|SMIF_DEVICE_IDX_RD_MODE_CTL
DECL|SMIF_DEVICE_IDX_WR_ADDR_CTL|macro|SMIF_DEVICE_IDX_WR_ADDR_CTL
DECL|SMIF_DEVICE_IDX_WR_CMD_CTL|macro|SMIF_DEVICE_IDX_WR_CMD_CTL
DECL|SMIF_DEVICE_IDX_WR_DATA_CTL|macro|SMIF_DEVICE_IDX_WR_DATA_CTL
DECL|SMIF_DEVICE_IDX_WR_DUMMY_CTL|macro|SMIF_DEVICE_IDX_WR_DUMMY_CTL
DECL|SMIF_DEVICE_IDX_WR_MODE_CTL|macro|SMIF_DEVICE_IDX_WR_MODE_CTL
DECL|SMIF_DEVICE_IDX|macro|SMIF_DEVICE_IDX
DECL|SMIF_DEVICE_MASK|macro|SMIF_DEVICE_MASK
DECL|SMIF_DEVICE_RD_ADDR_CTL|macro|SMIF_DEVICE_RD_ADDR_CTL
DECL|SMIF_DEVICE_RD_CMD_CTL|macro|SMIF_DEVICE_RD_CMD_CTL
DECL|SMIF_DEVICE_RD_DATA_CTL|macro|SMIF_DEVICE_RD_DATA_CTL
DECL|SMIF_DEVICE_RD_DUMMY_CTL|macro|SMIF_DEVICE_RD_DUMMY_CTL
DECL|SMIF_DEVICE_RD_MODE_CTL|macro|SMIF_DEVICE_RD_MODE_CTL
DECL|SMIF_DEVICE_WR_ADDR_CTL|macro|SMIF_DEVICE_WR_ADDR_CTL
DECL|SMIF_DEVICE_WR_CMD_CTL|macro|SMIF_DEVICE_WR_CMD_CTL
DECL|SMIF_DEVICE_WR_DATA_CTL|macro|SMIF_DEVICE_WR_DATA_CTL
DECL|SMIF_DEVICE_WR_DUMMY_CTL|macro|SMIF_DEVICE_WR_DUMMY_CTL
DECL|SMIF_DEVICE_WR_MODE_CTL|macro|SMIF_DEVICE_WR_MODE_CTL
DECL|SMIF_FAST_CA_CMD|macro|SMIF_FAST_CA_CMD
DECL|SMIF_FAST_CA_CTL|macro|SMIF_FAST_CA_CTL
DECL|SMIF_INTR_MASKED|macro|SMIF_INTR_MASKED
DECL|SMIF_INTR_MASK|macro|SMIF_INTR_MASK
DECL|SMIF_INTR_SET|macro|SMIF_INTR_SET
DECL|SMIF_INTR|macro|SMIF_INTR
DECL|SMIF_RX_DATA_FIFO_CTL|macro|SMIF_RX_DATA_FIFO_CTL
DECL|SMIF_RX_DATA_FIFO_RD1|macro|SMIF_RX_DATA_FIFO_RD1
DECL|SMIF_RX_DATA_FIFO_RD2|macro|SMIF_RX_DATA_FIFO_RD2
DECL|SMIF_RX_DATA_FIFO_RD4|macro|SMIF_RX_DATA_FIFO_RD4
DECL|SMIF_RX_DATA_FIFO_STATUS|macro|SMIF_RX_DATA_FIFO_STATUS
DECL|SMIF_SLOW_CA_CMD|macro|SMIF_SLOW_CA_CMD
DECL|SMIF_SLOW_CA_CTL|macro|SMIF_SLOW_CA_CTL
DECL|SMIF_STATUS|macro|SMIF_STATUS
DECL|SMIF_TX_CMD_FIFO_STATUS|macro|SMIF_TX_CMD_FIFO_STATUS
DECL|SMIF_TX_CMD_FIFO_WR|macro|SMIF_TX_CMD_FIFO_WR
DECL|SMIF_TX_DATA_FIFO_CTL|macro|SMIF_TX_DATA_FIFO_CTL
DECL|SMIF_TX_DATA_FIFO_STATUS|macro|SMIF_TX_DATA_FIFO_STATUS
DECL|SMIF_TX_DATA_FIFO_WR1|macro|SMIF_TX_DATA_FIFO_WR1
DECL|SMIF_TX_DATA_FIFO_WR2|macro|SMIF_TX_DATA_FIFO_WR2
DECL|SMIF_TX_DATA_FIFO_WR4|macro|SMIF_TX_DATA_FIFO_WR4
DECL|SRSS_CLK_CAL_CNT1|macro|SRSS_CLK_CAL_CNT1
DECL|SRSS_CLK_CAL_CNT2|macro|SRSS_CLK_CAL_CNT2
DECL|SRSS_CLK_CSV_HF_CTL|macro|SRSS_CLK_CSV_HF_CTL
DECL|SRSS_CLK_CSV_HF_LIMIT|macro|SRSS_CLK_CSV_HF_LIMIT
DECL|SRSS_CLK_CSV_WCO_CTL|macro|SRSS_CLK_CSV_WCO_CTL
DECL|SRSS_CLK_DSI_SELECT|macro|SRSS_CLK_DSI_SELECT
DECL|SRSS_CLK_ECO_CONFIG|macro|SRSS_CLK_ECO_CONFIG
DECL|SRSS_CLK_ECO_STATUS|macro|SRSS_CLK_ECO_STATUS
DECL|SRSS_CLK_FLL_CONFIG2|macro|SRSS_CLK_FLL_CONFIG2
DECL|SRSS_CLK_FLL_CONFIG3|macro|SRSS_CLK_FLL_CONFIG3
DECL|SRSS_CLK_FLL_CONFIG4|macro|SRSS_CLK_FLL_CONFIG4
DECL|SRSS_CLK_FLL_CONFIG|macro|SRSS_CLK_FLL_CONFIG
DECL|SRSS_CLK_FLL_STATUS|macro|SRSS_CLK_FLL_STATUS
DECL|SRSS_CLK_ILO_CONFIG|macro|SRSS_CLK_ILO_CONFIG
DECL|SRSS_CLK_OUTPUT_FAST|macro|SRSS_CLK_OUTPUT_FAST
DECL|SRSS_CLK_OUTPUT_SLOW|macro|SRSS_CLK_OUTPUT_SLOW
DECL|SRSS_CLK_PATH_SELECT|macro|SRSS_CLK_PATH_SELECT
DECL|SRSS_CLK_PILO_CONFIG|macro|SRSS_CLK_PILO_CONFIG
DECL|SRSS_CLK_PLL_CONFIG|macro|SRSS_CLK_PLL_CONFIG
DECL|SRSS_CLK_PLL_STATUS|macro|SRSS_CLK_PLL_STATUS
DECL|SRSS_CLK_ROOT_SELECT|macro|SRSS_CLK_ROOT_SELECT
DECL|SRSS_CLK_SELECT|macro|SRSS_CLK_SELECT
DECL|SRSS_CLK_TIMER_CTL|macro|SRSS_CLK_TIMER_CTL
DECL|SRSS_CLK_TRIM_ECO_CTL|macro|SRSS_CLK_TRIM_ECO_CTL
DECL|SRSS_CLK_TRIM_ILO_CTL|macro|SRSS_CLK_TRIM_ILO_CTL
DECL|SRSS_PWR_BUCK_CTL2|macro|SRSS_PWR_BUCK_CTL2
DECL|SRSS_PWR_BUCK_CTL|macro|SRSS_PWR_BUCK_CTL
DECL|SRSS_PWR_CTL|macro|SRSS_PWR_CTL
DECL|SRSS_PWR_HIBERNATE|macro|SRSS_PWR_HIBERNATE
DECL|SRSS_PWR_LVD_CTL|macro|SRSS_PWR_LVD_CTL
DECL|SRSS_PWR_LVD_STATUS|macro|SRSS_PWR_LVD_STATUS
DECL|SRSS_PWR_TRIM_PWRSYS_CTL|macro|SRSS_PWR_TRIM_PWRSYS_CTL
DECL|SRSS_PWR_TRIM_WAKE_CTL|macro|SRSS_PWR_TRIM_WAKE_CTL
DECL|SRSS_SRSS_INTR_CFG|macro|SRSS_SRSS_INTR_CFG
DECL|SRSS_SRSS_INTR_MASKED|macro|SRSS_SRSS_INTR_MASKED
DECL|SRSS_SRSS_INTR_MASK|macro|SRSS_SRSS_INTR_MASK
DECL|SRSS_SRSS_INTR_SET|macro|SRSS_SRSS_INTR_SET
DECL|SRSS_SRSS_INTR|macro|SRSS_SRSS_INTR
DECL|SRSS_WDT_CNT|macro|SRSS_WDT_CNT
DECL|SRSS_WDT_CTL|macro|SRSS_WDT_CTL
DECL|SRSS_WDT_MATCH|macro|SRSS_WDT_MATCH
DECL|SYSPM_IPC_STC_ACQUIRE|macro|SYSPM_IPC_STC_ACQUIRE
DECL|SYSPM_IPC_STC_DATA|macro|SYSPM_IPC_STC_DATA
DECL|SYSPM_IPC_STC_RELEASE|macro|SYSPM_IPC_STC_RELEASE
DECL|SYSTICK_CTRL|macro|SYSTICK_CTRL
DECL|SYSTICK_LOAD|macro|SYSTICK_LOAD
DECL|SYSTICK_VAL|macro|SYSTICK_VAL
DECL|TCPWM_CMD_CAPTURE|macro|TCPWM_CMD_CAPTURE
DECL|TCPWM_CMD_RELOAD|macro|TCPWM_CMD_RELOAD
DECL|TCPWM_CMD_START|macro|TCPWM_CMD_START
DECL|TCPWM_CMD_STOP|macro|TCPWM_CMD_STOP
DECL|TCPWM_CNT_CC_BUFF|macro|TCPWM_CNT_CC_BUFF
DECL|TCPWM_CNT_CC|macro|TCPWM_CNT_CC
DECL|TCPWM_CNT_COUNTER|macro|TCPWM_CNT_COUNTER
DECL|TCPWM_CNT_CTRL|macro|TCPWM_CNT_CTRL
DECL|TCPWM_CNT_INTR_MASKED|macro|TCPWM_CNT_INTR_MASKED
DECL|TCPWM_CNT_INTR_MASK|macro|TCPWM_CNT_INTR_MASK
DECL|TCPWM_CNT_INTR_SET|macro|TCPWM_CNT_INTR_SET
DECL|TCPWM_CNT_INTR|macro|TCPWM_CNT_INTR
DECL|TCPWM_CNT_PERIOD_BUFF|macro|TCPWM_CNT_PERIOD_BUFF
DECL|TCPWM_CNT_PERIOD|macro|TCPWM_CNT_PERIOD
DECL|TCPWM_CNT_STATUS|macro|TCPWM_CNT_STATUS
DECL|TCPWM_CNT_TR_CTRL0|macro|TCPWM_CNT_TR_CTRL0
DECL|TCPWM_CNT_TR_CTRL1|macro|TCPWM_CNT_TR_CTRL1
DECL|TCPWM_CNT_TR_CTRL2|macro|TCPWM_CNT_TR_CTRL2
DECL|TCPWM_CTRL_CLR|macro|TCPWM_CTRL_CLR
DECL|TCPWM_CTRL_SET|macro|TCPWM_CTRL_SET
DECL|UDB_BCTL_BOTSEL_L|macro|UDB_BCTL_BOTSEL_L
DECL|UDB_BCTL_BOTSEL_U|macro|UDB_BCTL_BOTSEL_U
DECL|UDB_BCTL_MBCLK_EN|macro|UDB_BCTL_MBCLK_EN
DECL|UDB_BCTL_MDCLK_EN|macro|UDB_BCTL_MDCLK_EN
DECL|UDB_BCTL_QCLK_EN_0|macro|UDB_BCTL_QCLK_EN_0
DECL|UDB_BCTL_QCLK_EN_1|macro|UDB_BCTL_QCLK_EN_1
DECL|UDB_BCTL_QCLK_EN_2|macro|UDB_BCTL_QCLK_EN_2
DECL|UDB_UDBIF_BANK_CTL|macro|UDB_UDBIF_BANK_CTL
DECL|backupBase|member|uint32_t backupBase; /* TODO: Remove */
DECL|cpussBase|member|uint32_t cpussBase;
DECL|cpussCm0ClockCtlOffset|member|uint32_t cpussCm0ClockCtlOffset;
DECL|cpussCm0NmiCtlOffset|member|uint16_t cpussCm0NmiCtlOffset;
DECL|cpussCm0StatusOffset|member|uint32_t cpussCm0StatusOffset;
DECL|cpussCm4ClockCtlOffset|member|uint32_t cpussCm4ClockCtlOffset;
DECL|cpussCm4NmiCtlOffset|member|uint16_t cpussCm4NmiCtlOffset;
DECL|cpussCm4PwrCtlOffset|member|uint32_t cpussCm4PwrCtlOffset;
DECL|cpussCm4StatusOffset|member|uint32_t cpussCm4StatusOffset;
DECL|cpussDwChNr|member|uint8_t cpussDwChNr;
DECL|cpussFlashPaSize|member|uint8_t cpussFlashPaSize;
DECL|cpussInterruptFmIrq|member|int8_t cpussInterruptFmIrq;
DECL|cpussIpcIrqNr|member|uint8_t cpussIpcIrqNr;
DECL|cpussIpcNr|member|uint8_t cpussIpcNr;
DECL|cpussTrimRamCtlOffset|member|uint32_t cpussTrimRamCtlOffset;
DECL|cpussTrimRomCtlOffset|member|uint32_t cpussTrimRomCtlOffset;
DECL|cpussVersion|member|uint8_t cpussVersion;
DECL|cryptoAesCtlOffset|member|uint32_t cryptoAesCtlOffset; // AES_CTL
DECL|cryptoCrcCtlOffset|member|uint32_t cryptoCrcCtlOffset; // CRC_CTL
DECL|cryptoCrcDataCtlOffset|member|uint32_t cryptoCrcDataCtlOffset; // CRC_DATA_CTL
DECL|cryptoCrcPolCtlOffset|member|uint32_t cryptoCrcPolCtlOffset; // CRC_POL_CTL
DECL|cryptoCrcRemCtlOffset|member|uint32_t cryptoCrcRemCtlOffset; // CRC_REM_CTL
DECL|cryptoCrcRemResultOffset|member|uint32_t cryptoCrcRemResultOffset; // CRC_REM_RESULT
DECL|cryptoInstrFfStatusOffset|member|uint32_t cryptoInstrFfStatusOffset; // INSTR_FF_STATUS
DECL|cryptoInstrFfWrOffset|member|uint32_t cryptoInstrFfWrOffset; // INSTR_FF_WR
DECL|cryptoIntrMaskOffset|member|uint32_t cryptoIntrMaskOffset;
DECL|cryptoIntrMaskedOffset|member|uint32_t cryptoIntrMaskedOffset;
DECL|cryptoIntrOffset|member|uint32_t cryptoIntrOffset;
DECL|cryptoIntrSetOffset|member|uint32_t cryptoIntrSetOffset;
DECL|cryptoIstrFfCtlOffset|member|uint32_t cryptoIstrFfCtlOffset; // INSTR_FF_CTL
DECL|cryptoMemBufOffset|member|uint32_t cryptoMemBufOffset;
DECL|cryptoPrResultOffset|member|uint32_t cryptoPrResultOffset; // PR_RESULT
DECL|cryptoStatusOffset|member|uint32_t cryptoStatusOffset; // STATUS
DECL|cryptoTrResultOffset|member|uint32_t cryptoTrResultOffset; // TR_RESULT
DECL|cryptoVersion|member|uint8_t cryptoVersion;
DECL|cryptoVuCtl0Offset|member|uint32_t cryptoVuCtl0Offset; // VU_CTL0
DECL|cryptoVuCtl1Offset|member|uint32_t cryptoVuCtl1Offset; // VU_CTL1
DECL|cryptoVuRfDataOffset|member|uint32_t cryptoVuRfDataOffset;
DECL|cryptoVuStatusOffset|member|uint32_t cryptoVuStatusOffset; // VU_STATUS
DECL|cy_stc_device_t|typedef|} cy_stc_device_t;
DECL|dwChOffset|member|uint16_t dwChOffset;
DECL|dwChSize|member|uint16_t dwChSize;
DECL|dwVersion|member|uint8_t dwVersion;
DECL|flashCtlMainWs0Freq|member|uint8_t flashCtlMainWs0Freq;
DECL|flashCtlMainWs1Freq|member|uint8_t flashCtlMainWs1Freq;
DECL|flashCtlMainWs2Freq|member|uint8_t flashCtlMainWs2Freq;
DECL|flashCtlMainWs3Freq|member|uint8_t flashCtlMainWs3Freq;
DECL|flashCtlMainWs4Freq|member|uint8_t flashCtlMainWs4Freq;
DECL|flashEraseDelay|member|uint8_t flashEraseDelay;
DECL|flashPipeEnable|member|uint8_t flashPipeEnable;
DECL|flashProgramDelay|member|uint8_t flashProgramDelay;
DECL|flashRwwSupport|member|uint8_t flashRwwSupport;
DECL|flashWriteDelay|member|uint8_t flashWriteDelay;
DECL|flashcBase|member|uint32_t flashcBase;
DECL|flashcSize|member|uint32_t flashcSize;
DECL|flashcVersion|member|uint8_t flashcVersion;
DECL|gpioBase|member|uint32_t gpioBase;
DECL|gpioPrtCfgInOffset|member|uint8_t gpioPrtCfgInOffset;
DECL|gpioPrtCfgOffset|member|uint8_t gpioPrtCfgOffset;
DECL|gpioPrtCfgOutOffset|member|uint8_t gpioPrtCfgOutOffset;
DECL|gpioPrtCfgSioOffset|member|uint8_t gpioPrtCfgSioOffset;
DECL|gpioPrtIntrCfgOffset|member|uint8_t gpioPrtIntrCfgOffset;
DECL|gpioVersion|member|uint8_t gpioVersion;
DECL|hsiomBase|member|uint32_t hsiomBase;
DECL|hsiomVersion|member|uint8_t hsiomVersion;
DECL|iossGpioPortNr|member|uint8_t iossGpioPortNr;
DECL|ipcLockStatusOffset|member|uint32_t ipcLockStatusOffset;
DECL|ipcVersion|member|uint8_t ipcVersion;
DECL|passBase|member|uint32_t passBase;
DECL|passSarChannels|member|uint8_t passSarChannels;
DECL|periBase|member|uint32_t periBase;
DECL|periClockNr|member|uint8_t periClockNr;
DECL|periDiv16CtlOffset|member|uint16_t periDiv16CtlOffset;
DECL|periDiv16_5CtlOffset|member|uint16_t periDiv16_5CtlOffset;
DECL|periDiv24_5CtlOffset|member|uint16_t periDiv24_5CtlOffset;
DECL|periDiv8CtlOffset|member|uint16_t periDiv8CtlOffset;
DECL|periDivCmdDivSelMsk|member|uint8_t periDivCmdDivSelMsk;
DECL|periDivCmdPaDivSelPos|member|uint8_t periDivCmdPaDivSelPos;
DECL|periDivCmdPaTypeSelPos|member|uint8_t periDivCmdPaTypeSelPos;
DECL|periDivCmdTypeSelPos|member|uint8_t periDivCmdTypeSelPos;
DECL|periTrCmdGrSelMsk|member|uint16_t periTrCmdGrSelMsk;
DECL|periTrCmdOffset|member|uint16_t periTrCmdOffset;
DECL|periTrGrOffset|member|uint16_t periTrGrOffset;
DECL|periTrGrSize|member|uint16_t periTrGrSize;
DECL|periVersion|member|uint8_t periVersion;
DECL|profileBase|member|uint32_t profileBase; /* TODO: Remove */
DECL|protBase|member|uint32_t protBase;
DECL|protVersion|member|uint8_t protVersion;
DECL|sflashBase|member|uint32_t sflashBase; /* TODO: Remove */
DECL|smifDeviceNr|member|uint8_t smifDeviceNr;
DECL|srssBase|member|uint32_t srssBase; /* TODO: Remove */
DECL|srssNumClkpath|member|uint8_t srssNumClkpath;
DECL|srssNumHfroot|member|uint8_t srssNumHfroot;
DECL|srssNumPll|member|uint8_t srssNumPll;
DECL|sysPmMmioUdbGroupNr|member|uint8_t sysPmMmioUdbGroupNr;
DECL|sysPmMmioUdbSlaveNr|member|uint8_t sysPmMmioUdbSlaveNr;
DECL|sysPmSimoPresent|member|uint8_t sysPmSimoPresent;
DECL|udbBase|member|uint32_t udbBase;
DECL|udbPresent|member|uint8_t udbPresent;
