{"Source Block": ["hdl/library/axi_adaq8092/axi_adaq8092.v@120:130@HdlIdDef", "\n  // internal signals\n\n  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9434/axi_ad9434.v@106:116", "  wire    [ 1:0]  up_status_pn_oos_s;\n  wire    [ 1:0]  up_status_or_s;\n  wire            adc_status_s;\n\n  wire    [12:0]  up_dld_s;\n  wire    [64:0]  up_dwdata_s;\n  wire    [64:0]  up_drdata_s;\n  wire            delay_clk_s;\n  wire            delay_rst;\n  wire            delay_locked_s;\n\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@109:119", "\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            adc_status_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@121:131", "  // internal signals\n\n  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@118:128", "  wire            up_clk;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@98:108", "\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire    [ 1:0]  up_dld_s;\n  wire    [ 9:0]  up_dwdata_s;\n  wire    [ 9:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@119:129", "  wire            delay_rst;\n\n  // internal signals\n\n  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@144:154", "  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire            adc_valid_s;\n  wire    [23:0]  adc_data_s;\n  wire            adc_status_s;\n  wire    [23:0]  dac_data_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@106:116", "\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            adc_ddr_edgesel_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@111:121", "\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            adc_status_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n  wire            delay_locked_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@104:114", "  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            adc_ddr_edgesel_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@107:117", "  wire    [ 1:0]  up_status_or_s;\n  wire            adc_status_s;\n\n  wire    [12:0]  up_dld_s;\n  wire    [64:0]  up_dwdata_s;\n  wire    [64:0]  up_drdata_s;\n  wire            delay_clk_s;\n  wire            delay_rst;\n  wire            delay_locked_s;\n\n  wire            up_drp_sel_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@108:118", "  wire            adc_status_s;\n\n  wire    [12:0]  up_dld_s;\n  wire    [64:0]  up_dwdata_s;\n  wire    [64:0]  up_drdata_s;\n  wire            delay_clk_s;\n  wire            delay_rst;\n  wire            delay_locked_s;\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@146:156", "\n  // internal signals\n\n  wire            adc_valid_s;\n  wire    [23:0]  adc_data_s;\n  wire            adc_status_s;\n  wire    [23:0]  dac_data_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire            delay_locked_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@122:132", "\n  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];     \n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@99:109", "  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire    [ 1:0]  up_dld_s;\n  wire    [ 9:0]  up_dwdata_s;\n  wire    [ 9:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@100:110", "\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire    [ 1:0]  up_dld_s;\n  wire    [ 9:0]  up_dwdata_s;\n  wire    [ 9:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@107:117", "  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            adc_ddr_edgesel_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@105:115", "  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            adc_ddr_edgesel_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n  wire            delay_locked_s;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@123:133", "  wire            adc_or_s;\n  wire    [27:0]  adc_data_s;\n  wire    [1:0]   up_status_or_s;      \n  wire            adc_status_s;\n  wire    [29:0]  up_dld_s;\n  wire    [149:0] up_dwdata_s;\n  wire    [149:0] up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:3];     \n  wire    [3:0]   up_rack_s ;          \n"], ["hdl/library/axi_ad9265/axi_ad9265.v@110:120", "  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            adc_status_s;\n  wire    [ 8:0]  up_dld_s;\n  wire    [44:0]  up_dwdata_s;\n  wire    [44:0]  up_drdata_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@97:107", ");\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire    [ 1:0]  up_dld_s;\n  wire    [ 9:0]  up_dwdata_s;\n  wire    [ 9:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@96:106", "  input       [ 2:0]        s_axi_arprot\n);\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n  wire    [ 1:0]  up_dld_s;\n  wire    [ 9:0]  up_dwdata_s;\n  wire    [ 9:0]  up_drdata_s;\n  wire            delay_locked_s;\n"]], "Diff Content": {"Delete": [[125, "  wire    [1:0]   up_status_or_s;      \n"]], "Add": [[125, "  wire    [1:0]   up_status_or_s;\n"]]}}