V3 175
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:22 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/toplevel.vhd 2016/04/20.12:20:42 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/vga.vhd 2016/04/20.12:22:12 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ALU.vhd 2016/06/29.11:53:16 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ClockDivider.vhd 2016/06/29.11:13:34 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/CPU.vhd 2016/06/29.11:48:44 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:24 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/leitwerk_v2.vhd 1988/01/01.01:08:42 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/MMU.vhd 2016/06/29.11:00:51 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd 2016/06/15.11:34:32 P.20131013
EN work/ram_unit 1465983653 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ram_unit/Behavioral 1465983654 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd EN work/ram_unit 1465983653
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/toplevel.vhd 2016/06/29.11:49:28 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/vga.vhd 2016/06/29.12:26:23 P.20131013
FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd 2016/06/29.16:16:03 P.20131013
EN work/ALU 1467216245 FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ALU/Behavioral 1467216246 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd EN work/ALU 1467216245
FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd 2016/06/29.16:16:03 P.20131013
EN work/ClockDivider 1467216249 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd PB ieee/std_logic_1164 1381692176 \
      PB ieee/NUMERIC_STD 1381692181
AR work/ClockDivider/Behavioral 1467216250 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd EN work/ClockDivider 1467216249
FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd 2016/06/29.17:46:09 P.20131013
EN work/CPU 1467216255 FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/CPU/Behavioral 1467216256 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd EN work/CPU 1467216255 \
      CP work/leitwerk CP work/ALU CP work/RAM CP work/ClockDivider
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd 2016/06/29.16:35:01 P.20131013
EN work/ddr 1467216239 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr/arc_mem_interface_top 1467216240 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      EN work/ddr 1467216239 CP ddr_top_0 CP ddr_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_cal_ctl 1467216207 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_ctl/arc_cal_ctl 1467216208 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      EN work/ddr_cal_ctl 1467216207
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_cal_top 1467216225 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_top/arc 1467216226 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      EN work/ddr_cal_top 1467216225 CP ddr_cal_ctl CP ddr_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_clk_dcm 1467216223 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr_clk_dcm/arc 1467216224 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      EN work/ddr_clk_dcm 1467216223 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_controller_0 1467216227 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_controller_0/arc 1467216228 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      EN work/ddr_controller_0 1467216227 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_controller_iobs_0 1467216213 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_controller_iobs_0/arc 1467216214 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      EN work/ddr_controller_iobs_0 1467216213 CP FD CP OBUF CP label CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_data_path_0 1467216229 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_data_path_0/arc 1467216230 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      EN work/ddr_data_path_0 1467216229 CP ddr_data_read_0 \
      CP ddr_data_read_controller_0 CP ddr_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_data_path_iobs_0 1467216215 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_data_path_iobs_0/arc 1467216216 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      EN work/ddr_data_path_iobs_0 1467216215 CP ddr_s3_dm_iob CP ddr_s3_dqs_iob \
      CP ddr_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_data_read_0 1467216217 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_data_read_0/arc 1467216218 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      EN work/ddr_data_read_0 1467216217 CP ddr_rd_gray_cntr CP ddr_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_data_read_controller_0 1467216219 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_data_read_controller_0/arc 1467216220 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      EN work/ddr_data_read_controller_0 1467216219 CP ddr_dqs_delay CP label \
      CP ddr_fifo_0_wr_en_0 CP ddr_fifo_1_wr_en_0 CP ddr_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_data_write_0 1467216221 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_data_write_0/arc 1467216222 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      EN work/ddr_data_write_0 1467216221
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_dqs_delay 1467216195 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_dqs_delay/arc_dqs_delay 1467216196 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      EN work/ddr_dqs_delay 1467216195 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_fifo_0_wr_en_0 1467216197 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_0_wr_en_0/arc 1467216198 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      EN work/ddr_fifo_0_wr_en_0 1467216197 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_fifo_1_wr_en_0 1467216199 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_1_wr_en_0/arc 1467216200 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      EN work/ddr_fifo_1_wr_en_0 1467216199 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_infrastructure 1467216231 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_infrastructure/arc 1467216232 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      EN work/ddr_infrastructure 1467216231
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_infrastructure_iobs_0 1467216211 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_infrastructure_iobs_0/arc 1467216212 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      EN work/ddr_infrastructure_iobs_0 1467216211 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_infrastructure_top 1467216237 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1467216188
AR work/ddr_infrastructure_top/arc 1467216238 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      EN work/ddr_infrastructure_top 1467216237 CP IBUFGDS_LVDS_25 CP IBUFG \
      CP ddr_clk_dcm CP ddr_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_iobs_0 1467216233 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/ddr_parameters_0 1467216188 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_iobs_0/arc 1467216234 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      EN work/ddr_iobs_0 1467216233 CP ddr_infrastructure_iobs_0 \
      CP ddr_controller_iobs_0 CP ddr_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd 2016/06/29.16:35:00 P.20131013
PH work/ddr_parameters_0 1467216188 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_ram8d_0 1467216205 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/ddr_parameters_0 1467216188
AR work/ddr_ram8d_0/arc 1467216206 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      EN work/ddr_ram8d_0 1467216205 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_rd_gray_cntr 1467216203 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_rd_gray_cntr/arc 1467216204 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      EN work/ddr_rd_gray_cntr 1467216203 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_s3_dm_iob 1467216189 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dm_iob/arc 1467216190 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      EN work/ddr_s3_dm_iob 1467216189 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_s3_dqs_iob 1467216191 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dqs_iob/arc 1467216192 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      EN work/ddr_s3_dqs_iob 1467216191 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_s3_dq_iob 1467216193 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dq_iob/arc 1467216194 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      EN work/ddr_s3_dq_iob 1467216193 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_tap_dly 1467216209 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_tap_dly/arc_tap_dly 1467216210 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      EN work/ddr_tap_dly 1467216209 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd 2016/06/29.16:35:00 P.20131013
EN work/ddr_top_0 1467216235 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH work/ddr_parameters_0 1467216188 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_top_0/arc 1467216236 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      EN work/ddr_top_0 1467216235 CP ddr_controller_0 CP ddr_data_path_0 \
      CP ddr_infrastructure CP ddr_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd 2016/06/29.16:34:59 P.20131013
EN work/ddr_wr_gray_cntr 1467216201 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_wr_gray_cntr/arc 1467216202 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      EN work/ddr_wr_gray_cntr 1467216201 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd 2016/06/29.16:16:03 P.20131013
EN work/vga_clk 1467216253 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/vga_clk/BEHAVIORAL 1467216254 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd EN work/vga_clk 1467216253 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd 1988/01/01.00:05:04 P.20131013
EN work/leitwerk 1467216243 FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/leitwerk/leitwerk_1 1467216244 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd EN work/leitwerk 1467216243
FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd 2016/06/29.17:39:26 P.20131013
EN work/RAM 1467216247 FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/RAM/a1 1467216248 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd EN work/RAM 1467216247 CP ramunit
FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd 2016/06/29.16:58:47 P.20131013
EN work/ramunit 1467216241 FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ramunit/Behavioral 1467216242 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd EN work/ramunit 1467216241 \
      CP ddr
FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd 2016/06/29.16:16:03 P.20131013
EN work/toplevel 1467216257 FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/toplevel/Behavioral 1467216258 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd EN work/toplevel 1467216257 \
      CP vga CP vga_clk CP work/cpu
FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd 2016/06/29.16:16:03 P.20131013
EN work/vga 1467216251 FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/vga/behaviour 1467216252 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd EN work/vga 1467216251
