{
  "module_name": "smu11_driver_if_arcturus.h",
  "hash_id": "d19479ed1ef712707d97efbf6d85196e439b8a59b6c916bb2788bd194b6502db",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu11_driver_if_arcturus.h",
  "human_readable_source": " \n\n#ifndef SMU11_DRIVER_IF_ARCTURUS_H\n#define SMU11_DRIVER_IF_ARCTURUS_H\n\n\n\n\n\n\n#define PPTABLE_ARCTURUS_SMU_VERSION 4\n\n#define NUM_GFXCLK_DPM_LEVELS  16\n#define NUM_VCLK_DPM_LEVELS    8\n#define NUM_DCLK_DPM_LEVELS    8\n#define NUM_MP0CLK_DPM_LEVELS  2\n#define NUM_SOCCLK_DPM_LEVELS  8\n#define NUM_UCLK_DPM_LEVELS    4\n#define NUM_FCLK_DPM_LEVELS    8\n#define NUM_XGMI_LEVELS        2\n#define NUM_XGMI_PSTATE_LEVELS 4\n\n#define MAX_GFXCLK_DPM_LEVEL  (NUM_GFXCLK_DPM_LEVELS  - 1)\n#define MAX_VCLK_DPM_LEVEL    (NUM_VCLK_DPM_LEVELS    - 1)\n#define MAX_DCLK_DPM_LEVEL    (NUM_DCLK_DPM_LEVELS    - 1)\n#define MAX_MP0CLK_DPM_LEVEL  (NUM_MP0CLK_DPM_LEVELS  - 1)\n#define MAX_SOCCLK_DPM_LEVEL  (NUM_SOCCLK_DPM_LEVELS  - 1)\n#define MAX_UCLK_DPM_LEVEL    (NUM_UCLK_DPM_LEVELS    - 1)\n#define MAX_FCLK_DPM_LEVEL    (NUM_FCLK_DPM_LEVELS    - 1)\n#define MAX_XGMI_LEVEL        (NUM_XGMI_LEVELS        - 1)\n#define MAX_XGMI_PSTATE_LEVEL (NUM_XGMI_PSTATE_LEVELS - 1)\n\n\n\n#define FEATURE_DPM_PREFETCHER_BIT      0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_UCLK_BIT            2\n#define FEATURE_DPM_SOCCLK_BIT          3\n#define FEATURE_DPM_FCLK_BIT            4\n#define FEATURE_DPM_MP0CLK_BIT          5\n#define FEATURE_DPM_XGMI_BIT            6\n\n#define FEATURE_DS_GFXCLK_BIT           7\n#define FEATURE_DS_SOCCLK_BIT           8\n#define FEATURE_DS_LCLK_BIT             9\n#define FEATURE_DS_FCLK_BIT             10\n#define FEATURE_DS_UCLK_BIT             11\n#define FEATURE_GFX_ULV_BIT             12\n#define FEATURE_DPM_VCN_BIT             13\n#define FEATURE_RSMU_SMN_CG_BIT         14\n#define FEATURE_WAFL_CG_BIT             15\n\n#define FEATURE_PPT_BIT                 16\n#define FEATURE_TDC_BIT                 17\n#define FEATURE_APCC_PLUS_BIT           18\n#define FEATURE_VR0HOT_BIT              19\n#define FEATURE_VR1HOT_BIT              20\n#define FEATURE_FW_CTF_BIT              21\n#define FEATURE_FAN_CONTROL_BIT         22\n#define FEATURE_THERMAL_BIT             23\n\n#define FEATURE_OUT_OF_BAND_MONITOR_BIT 24\n#define FEATURE_TEMP_DEPENDENT_VMIN_BIT 25\n#define FEATURE_PER_PART_VMIN_BIT       26\n\n#define FEATURE_SPARE_27_BIT            27\n#define FEATURE_SPARE_28_BIT            28\n#define FEATURE_SPARE_29_BIT            29\n#define FEATURE_SPARE_30_BIT            30\n#define FEATURE_SPARE_31_BIT            31\n#define FEATURE_SPARE_32_BIT            32\n#define FEATURE_SPARE_33_BIT            33\n#define FEATURE_SPARE_34_BIT            34\n#define FEATURE_SPARE_35_BIT            35\n#define FEATURE_SPARE_36_BIT            36\n#define FEATURE_SPARE_37_BIT            37\n#define FEATURE_SPARE_38_BIT            38\n#define FEATURE_SPARE_39_BIT            39\n#define FEATURE_SPARE_40_BIT            40\n#define FEATURE_SPARE_41_BIT            41\n#define FEATURE_SPARE_42_BIT            42\n#define FEATURE_SPARE_43_BIT            43\n#define FEATURE_SPARE_44_BIT            44\n#define FEATURE_SPARE_45_BIT            45\n#define FEATURE_SPARE_46_BIT            46\n#define FEATURE_SPARE_47_BIT            47\n#define FEATURE_SPARE_48_BIT            48\n#define FEATURE_SPARE_49_BIT            49\n#define FEATURE_SPARE_50_BIT            50\n#define FEATURE_SPARE_51_BIT            51\n#define FEATURE_SPARE_52_BIT            52\n#define FEATURE_SPARE_53_BIT            53\n#define FEATURE_SPARE_54_BIT            54\n#define FEATURE_SPARE_55_BIT            55\n#define FEATURE_SPARE_56_BIT            56\n#define FEATURE_SPARE_57_BIT            57\n#define FEATURE_SPARE_58_BIT            58\n#define FEATURE_SPARE_59_BIT            59\n#define FEATURE_SPARE_60_BIT            60\n#define FEATURE_SPARE_61_BIT            61\n#define FEATURE_SPARE_62_BIT            62\n#define FEATURE_SPARE_63_BIT            63\n\n#define NUM_FEATURES                    64\n\n\n#define FEATURE_DPM_PREFETCHER_MASK       (1 << FEATURE_DPM_PREFETCHER_BIT       )\n#define FEATURE_DPM_GFXCLK_MASK           (1 << FEATURE_DPM_GFXCLK_BIT           )\n#define FEATURE_DPM_UCLK_MASK             (1 << FEATURE_DPM_UCLK_BIT             )\n#define FEATURE_DPM_SOCCLK_MASK           (1 << FEATURE_DPM_SOCCLK_BIT           )\n#define FEATURE_DPM_FCLK_MASK             (1 << FEATURE_DPM_FCLK_BIT             )\n#define FEATURE_DPM_MP0CLK_MASK           (1 << FEATURE_DPM_MP0CLK_BIT           )\n#define FEATURE_DPM_XGMI_MASK             (1 << FEATURE_DPM_XGMI_BIT             )\n\n#define FEATURE_DS_GFXCLK_MASK            (1 << FEATURE_DS_GFXCLK_BIT            )\n#define FEATURE_DS_SOCCLK_MASK            (1 << FEATURE_DS_SOCCLK_BIT            )\n#define FEATURE_DS_LCLK_MASK              (1 << FEATURE_DS_LCLK_BIT              )\n#define FEATURE_DS_FCLK_MASK              (1 << FEATURE_DS_FCLK_BIT              )\n#define FEATURE_DS_UCLK_MASK              (1 << FEATURE_DS_UCLK_BIT              )\n#define FEATURE_GFX_ULV_MASK              (1 << FEATURE_GFX_ULV_BIT              )\n#define FEATURE_DPM_VCN_MASK              (1 << FEATURE_DPM_VCN_BIT              )\n#define FEATURE_RSMU_SMN_CG_MASK          (1 << FEATURE_RSMU_SMN_CG_BIT          )\n#define FEATURE_WAFL_CG_MASK              (1 << FEATURE_WAFL_CG_BIT              )\n\n#define FEATURE_PPT_MASK                  (1 << FEATURE_PPT_BIT                  )\n#define FEATURE_TDC_MASK                  (1 << FEATURE_TDC_BIT                  )\n#define FEATURE_APCC_PLUS_MASK            (1 << FEATURE_APCC_PLUS_BIT            )\n#define FEATURE_VR0HOT_MASK               (1 << FEATURE_VR0HOT_BIT               )\n#define FEATURE_VR1HOT_MASK               (1 << FEATURE_VR1HOT_BIT               )\n#define FEATURE_FW_CTF_MASK               (1 << FEATURE_FW_CTF_BIT               )\n#define FEATURE_FAN_CONTROL_MASK          (1 << FEATURE_FAN_CONTROL_BIT          )\n#define FEATURE_THERMAL_MASK              (1 << FEATURE_THERMAL_BIT              )\n\n#define FEATURE_OUT_OF_BAND_MONITOR_MASK  (1 << FEATURE_OUT_OF_BAND_MONITOR_BIT   )\n#define FEATURE_TEMP_DEPENDENT_VMIN_MASK  (1 << FEATURE_TEMP_DEPENDENT_VMIN_BIT )\n#define FEATURE_PER_PART_VMIN_MASK        (1 << FEATURE_PER_PART_VMIN_BIT        )\n\n\n\n\n#define DPM_OVERRIDE_DISABLE_UCLK_PID               0x00000001\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_VCN_FCLK     0x00000002\n\n\n#define I2C_CONTROLLER_ENABLED           1\n#define I2C_CONTROLLER_DISABLED          0\n\n\n#define VR_MAPPING_VR_SELECT_MASK  0x01\n#define VR_MAPPING_VR_SELECT_SHIFT 0x00\n\n#define VR_MAPPING_PLANE_SELECT_MASK  0x02\n#define VR_MAPPING_PLANE_SELECT_SHIFT 0x01\n\n\n#define PSI_SEL_VR0_PLANE0_PSI0  0x01\n#define PSI_SEL_VR0_PLANE0_PSI1  0x02\n#define PSI_SEL_VR0_PLANE1_PSI0  0x04\n#define PSI_SEL_VR0_PLANE1_PSI1  0x08\n#define PSI_SEL_VR1_PLANE0_PSI0  0x10\n#define PSI_SEL_VR1_PLANE0_PSI1  0x20\n#define PSI_SEL_VR1_PLANE1_PSI0  0x40\n#define PSI_SEL_VR1_PLANE1_PSI1  0x80\n\n\n#define THROTTLER_PADDING_BIT      0\n#define THROTTLER_TEMP_EDGE_BIT    1\n#define THROTTLER_TEMP_HOTSPOT_BIT 2\n#define THROTTLER_TEMP_MEM_BIT     3\n#define THROTTLER_TEMP_VR_GFX_BIT  4\n#define THROTTLER_TEMP_VR_MEM_BIT  5\n#define THROTTLER_TEMP_VR_SOC_BIT  6\n#define THROTTLER_TDC_GFX_BIT      7\n#define THROTTLER_TDC_SOC_BIT      8\n#define THROTTLER_PPT0_BIT         9\n#define THROTTLER_PPT1_BIT         10\n#define THROTTLER_PPT2_BIT         11\n#define THROTTLER_PPT3_BIT         12\n#define THROTTLER_PPM_BIT          13\n#define THROTTLER_FIT_BIT          14\n#define THROTTLER_APCC_BIT         15\n#define THROTTLER_VRHOT0_BIT       16\n#define THROTTLER_VRHOT1_BIT       17\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n#define TABLE_TRANSFER_PENDING    0xAB\n\n\n#define WORKLOAD_PPLIB_DEFAULT_BIT        0\n#define WORKLOAD_PPLIB_POWER_SAVING_BIT   1\n#define WORKLOAD_PPLIB_VIDEO_BIT          2\n#define WORKLOAD_PPLIB_COMPUTE_BIT        3\n#define WORKLOAD_PPLIB_CUSTOM_BIT         4\n#define WORKLOAD_PPLIB_COUNT              5\n\n\n#define XGMI_STATE_D0 1\n#define XGMI_STATE_D3 0\n\n#define NUM_I2C_CONTROLLERS                8\n\n#define I2C_CONTROLLER_ENABLED             1\n#define I2C_CONTROLLER_DISABLED            0\n\n#define MAX_SW_I2C_COMMANDS                8\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0 = 0,  \n  I2C_CONTROLLER_PORT_1 = 1,  \n  I2C_CONTROLLER_PORT_COUNT,\n} I2cControllerPort_e;\n\ntypedef enum {\n  I2C_CONTROLLER_NAME_VR_GFX = 0,\n  I2C_CONTROLLER_NAME_VR_SOC,\n  I2C_CONTROLLER_NAME_VR_MEM,\n  I2C_CONTROLLER_NAME_SPARE,\n  I2C_CONTROLLER_NAME_COUNT,\n} I2cControllerName_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_MEM,\n  I2C_CONTROLLER_THROTTLER_COUNT,\n} I2cControllerThrottler_e;\n\ntypedef enum {\n  I2C_CONTROLLER_PROTOCOL_VR_0,\n  I2C_CONTROLLER_PROTOCOL_VR_1,\n  I2C_CONTROLLER_PROTOCOL_TMP_0,\n  I2C_CONTROLLER_PROTOCOL_TMP_1,\n  I2C_CONTROLLER_PROTOCOL_SPARE_0,\n  I2C_CONTROLLER_PROTOCOL_SPARE_1,\n  I2C_CONTROLLER_PROTOCOL_COUNT,\n} I2cControllerProtocol_e;\n\ntypedef struct {\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   Padding[2];\n  uint32_t  SlaveAddress;\n  uint8_t   ControllerPort;\n  uint8_t   ControllerName;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n} I2cControllerConfig_t;\n\ntypedef enum {\n  I2C_PORT_SVD_SCL = 0,\n  I2C_PORT_GPIO,\n} I2cPort_e;\n\ntypedef enum {\n  I2C_SPEED_FAST_50K = 0,      \n  I2C_SPEED_FAST_100K,         \n  I2C_SPEED_FAST_400K,         \n  I2C_SPEED_FAST_PLUS_1M,      \n  I2C_SPEED_HIGH_1M,           \n  I2C_SPEED_HIGH_2M,           \n  I2C_SPEED_COUNT,\n} I2cSpeed_e;\n\ntypedef enum {\n  I2C_CMD_READ = 0,\n  I2C_CMD_WRITE,\n  I2C_CMD_COUNT,\n} I2cCmdType_e;\n\n#define CMDCONFIG_STOP_BIT      0\n#define CMDCONFIG_RESTART_BIT   1\n\n#define CMDCONFIG_STOP_MASK     (1 << CMDCONFIG_STOP_BIT)\n#define CMDCONFIG_RESTART_MASK  (1 << CMDCONFIG_RESTART_BIT)\n\ntypedef struct {\n  uint8_t RegisterAddr; \n  uint8_t Cmd;  \n  uint8_t Data;  \n  uint8_t CmdConfig; \n} SwI2cCmd_t; \n\ntypedef struct {\n  uint8_t     I2CcontrollerPort; \n  uint8_t     I2CSpeed;          \n  uint16_t    SlaveAddress;\n  uint8_t     NumCmds;           \n  uint8_t     Padding[3];\n\n  SwI2cCmd_t  SwI2cCmds[MAX_SW_I2C_COMMANDS];\n\n  uint32_t     MmHubPadding[8]; \n\n} SwI2cRequest_t; \n\n\ntypedef enum {\n  BACO_SEQUENCE,\n  MSR_SEQUENCE,\n  BAMACO_SEQUENCE,\n  ULPS_SEQUENCE,\n  D3HOT_SEQUENCE_COUNT,\n}D3HOTSequence_e;\n\n\ntypedef enum {\n  PG_DYNAMIC_MODE = 0,\n  PG_STATIC_MODE,\n} PowerGatingMode_e;\n\n\ntypedef enum {\n  PG_POWER_DOWN = 0,\n  PG_POWER_UP,\n} PowerGatingSettings_e;\n\ntypedef struct {\n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticInt_t;\n\ntypedef struct {\n  uint32_t m;  \n  uint32_t b;  \n} LinearInt_t;\n\ntypedef struct {\n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} DroopInt_t;\n\ntypedef enum {\n  GFXCLK_SOURCE_PLL = 0,\n  GFXCLK_SOURCE_AFLL,\n  GFXCLK_SOURCE_COUNT,\n} GfxclkSrc_e;\n\ntypedef enum {\n  PPCLK_GFXCLK,\n  PPCLK_VCLK,\n  PPCLK_DCLK,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_FCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  POWER_SOURCE_AC,\n  POWER_SOURCE_DC,\n  POWER_SOURCE_COUNT,\n} POWER_SOURCE_e;\n\ntypedef enum {\n  TEMP_EDGE,\n  TEMP_HOTSPOT,\n  TEMP_MEM,\n  TEMP_VR_GFX,\n  TEMP_VR_SOC,\n  TEMP_VR_MEM,\n  TEMP_COUNT\n} TEMP_TYPE_e;\n\ntypedef enum  {\n  PPT_THROTTLER_PPT0,\n  PPT_THROTTLER_PPT1,\n  PPT_THROTTLER_PPT2,\n  PPT_THROTTLER_PPT3,\n  PPT_THROTTLER_COUNT\n} PPT_THROTTLER_e;\n\ntypedef enum {\n  VOLTAGE_MODE_AVFS = 0,\n  VOLTAGE_MODE_AVFS_SS,\n  VOLTAGE_MODE_SS,\n  VOLTAGE_MODE_COUNT,\n} VOLTAGE_MODE_e;\n\ntypedef enum {\n  AVFS_VOLTAGE_GFX = 0,\n  AVFS_VOLTAGE_SOC,\n  AVFS_VOLTAGE_COUNT,\n} AVFS_VOLTAGE_TYPE_e;\n\ntypedef enum {\n  GPIO_INT_POLARITY_ACTIVE_LOW = 0,\n  GPIO_INT_POLARITY_ACTIVE_HIGH,\n} GpioIntPolarity_e;\n\ntypedef enum {\n  MEMORY_TYPE_GDDR6 = 0,\n  MEMORY_TYPE_HBM,\n} MemoryType_e;\n\ntypedef enum {\n  PWR_CONFIG_TDP = 0,\n  PWR_CONFIG_TGP,\n  PWR_CONFIG_TCP_ESTIMATED,\n  PWR_CONFIG_TCP_MEASURED,\n} PwrConfig_e;\n\ntypedef enum {\n  XGMI_LINK_RATE_2 = 2,    \n  XGMI_LINK_RATE_4 = 4,    \n  XGMI_LINK_RATE_8 = 8,    \n  XGMI_LINK_RATE_12 = 12,  \n  XGMI_LINK_RATE_16 = 16,  \n  XGMI_LINK_RATE_17 = 17,  \n  XGMI_LINK_RATE_18 = 18,  \n  XGMI_LINK_RATE_19 = 19,  \n  XGMI_LINK_RATE_20 = 20,  \n  XGMI_LINK_RATE_21 = 21,  \n  XGMI_LINK_RATE_22 = 22,  \n  XGMI_LINK_RATE_23 = 23,  \n  XGMI_LINK_RATE_24 = 24,  \n  XGMI_LINK_RATE_25 = 25,  \n  XGMI_LINK_RATE_COUNT\n} XGMI_LINK_RATE_e;\n\ntypedef enum {\n  XGMI_LINK_WIDTH_1 = 1,   \n  XGMI_LINK_WIDTH_2 = 2,   \n  XGMI_LINK_WIDTH_4 = 4,   \n  XGMI_LINK_WIDTH_8 = 8,   \n  XGMI_LINK_WIDTH_9 = 9,   \n  XGMI_LINK_WIDTH_16 = 16, \n  XGMI_LINK_WIDTH_COUNT\n} XGMI_LINK_WIDTH_e;\n\ntypedef struct {\n  uint8_t        VoltageMode;         \n  uint8_t        SnapToDiscrete;      \n  uint8_t        NumDiscreteLevels;   \n  uint8_t        padding;\n  LinearInt_t    ConversionToAvfsClk; \n  QuadraticInt_t SsCurve;             \n  uint16_t       SsFmin;              \n  uint16_t       Padding16;\n} DpmDescriptor_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  uint32_t Version;\n\n  \n  uint32_t FeaturesToRun[2];\n\n  \n  uint16_t SocketPowerLimitAc[PPT_THROTTLER_COUNT];\n  uint16_t SocketPowerLimitAcTau[PPT_THROTTLER_COUNT];\n  uint16_t TdcLimitSoc;             \n  uint16_t TdcLimitSocTau;          \n  uint16_t TdcLimitGfx;             \n  uint16_t TdcLimitGfxTau;          \n\n  uint16_t TedgeLimit;              \n  uint16_t ThotspotLimit;           \n  uint16_t TmemLimit;               \n  uint16_t Tvr_gfxLimit;            \n  uint16_t Tvr_memLimit;            \n  uint16_t Tvr_socLimit;            \n  uint32_t FitLimit;                \n\n  uint16_t PpmPowerLimit;           \n  uint16_t PpmTemperatureThreshold;\n\n  \n  uint32_t ThrottlerControlMask;   \n\n  \n  uint16_t  UlvVoltageOffsetGfx; \n  uint16_t  UlvPadding;          \n\n  uint8_t  UlvGfxclkBypass;  \n  uint8_t  Padding234[3];\n\n  \n  uint16_t     MinVoltageGfx;     \n  uint16_t     MinVoltageSoc;     \n  uint16_t     MaxVoltageGfx;     \n  uint16_t     MaxVoltageSoc;     \n\n  uint16_t     LoadLineResistanceGfx;   \n  uint16_t     LoadLineResistanceSoc;   \n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];     \n\n  uint32_t       Paddingclks[16];\n\n  \n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];       \n\n  \n  uint16_t        GfxclkFidle;          \n  uint16_t        GfxclkSlewRate;       \n  uint8_t         Padding567[4];\n  uint16_t        GfxclkDsMaxFreq;      \n  uint8_t         GfxclkSource;         \n  uint8_t         Padding456;\n\n  \n  uint16_t     EnableTdpm;\n  uint16_t     TdpmHighHystTemperature;\n  uint16_t     TdpmLowHystTemperature;\n  uint16_t     GfxclkFreqHighTempLimit; \n\n  \n  uint16_t     FanStopTemp;          \n  uint16_t     FanStartTemp;         \n\n  uint16_t     FanGainEdge;\n  uint16_t     FanGainHotspot;\n  uint16_t     FanGainVrGfx;\n  uint16_t     FanGainVrSoc;\n  uint16_t     FanGainVrMem;\n  uint16_t     FanGainHbm;\n  uint16_t     FanPwmMin;\n  uint16_t     FanAcousticLimitRpm;\n  uint16_t     FanThrottlingRpm;\n  uint16_t     FanMaximumRpm;\n  uint16_t     FanTargetTemperature;\n  uint16_t     FanTargetGfxclk;\n  uint8_t      FanZeroRpmEnable;\n  uint8_t      FanTachEdgePerRev;\n  uint8_t      FanTempInputSelect;\n  uint8_t      padding8_Fan;\n\n  \n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n\n  \n  \n  uint8_t           OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_Avfs[2];\n\n  QuadraticInt_t    qAvfsGb[AVFS_VOLTAGE_COUNT];              \n  DroopInt_t        dBtcGbGfxPll;       \n  DroopInt_t        dBtcGbGfxAfll;        \n  DroopInt_t        dBtcGbSoc;            \n  LinearInt_t       qAgingGb[AVFS_VOLTAGE_COUNT];          \n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_VOLTAGE_COUNT]; \n\n  uint16_t          DcTol[AVFS_VOLTAGE_COUNT];            \n\n  uint8_t           DcBtcEnabled[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_GfxBtc[2];\n\n  uint16_t          DcBtcMin[AVFS_VOLTAGE_COUNT];       \n  uint16_t          DcBtcMax[AVFS_VOLTAGE_COUNT];       \n\n  uint16_t          DcBtcGb[AVFS_VOLTAGE_COUNT];        \n\n  \n  uint8_t           XgmiDpmPstates[NUM_XGMI_LEVELS]; \n  uint8_t           XgmiDpmSpare[2];\n\n  \n  uint16_t     VDDGFX_TVmin;       \n  uint16_t     VDDSOC_TVmin;       \n  uint16_t     VDDGFX_Vmin_HiTemp; \n  uint16_t     VDDGFX_Vmin_LoTemp; \n  uint16_t     VDDSOC_Vmin_HiTemp; \n  uint16_t     VDDSOC_Vmin_LoTemp; \n\n  uint16_t     VDDGFX_TVminHystersis; \n  uint16_t     VDDSOC_TVminHystersis; \n\n\n  \n  uint32_t          DebugOverrides;\n  QuadraticInt_t    ReservedEquation0;\n  QuadraticInt_t    ReservedEquation1;\n  QuadraticInt_t    ReservedEquation2;\n  QuadraticInt_t    ReservedEquation3;\n\n  uint16_t     MinVoltageUlvGfx; \n  uint16_t     PaddingUlv;       \n\n  \n  uint8_t      TotalPowerConfig;    \n  uint8_t      TotalPowerSpare1;\n  uint16_t     TotalPowerSpare2;\n\n  \n  uint16_t     PccThresholdLow;\n  uint16_t     PccThresholdHigh;\n  uint32_t     PaddingAPCC[6];  \n\n  \n  uint16_t BasePerformanceCardPower;\n  uint16_t MaxPerformanceCardPower;\n  uint16_t BasePerformanceFrequencyCap;   \n  uint16_t MaxPerformanceFrequencyCap;    \n\n  \n  uint16_t VDDGFX_VminLow;        \n  uint16_t VDDGFX_TVminLow;       \n  uint16_t VDDGFX_VminLow_HiTemp; \n  uint16_t VDDGFX_VminLow_LoTemp; \n\n  \n  uint32_t     Reserved[7];\n\n  \n\n  \n  uint16_t     MaxVoltageStepGfx; \n  uint16_t     MaxVoltageStepSoc; \n\n  uint8_t      VddGfxVrMapping;     \n  uint8_t      VddSocVrMapping;     \n  uint8_t      VddMemVrMapping;     \n  uint8_t      BoardVrMapping;      \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      ExternalSensorPresent; \n  uint8_t      Padding8_V[2];\n\n  \n  uint16_t     GfxMaxCurrent;   \n  int8_t       GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;   \n  int8_t       SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     MemMaxCurrent;   \n  int8_t       MemOffset;       \n  uint8_t      Padding_TelemetryMem;\n\n  uint16_t     BoardMaxCurrent;   \n  int8_t       BoardOffset;       \n  uint8_t      Padding_TelemetryBoardInput;\n\n  \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n\n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      UclkSpreadEnabled;   \n  uint8_t      UclkSpreadPercent;   \n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      FclkSpreadEnabled;   \n  uint8_t      FclkSpreadPercent;   \n  uint16_t     FclkSpreadFreq;      \n\n  \n  uint8_t      FllGfxclkSpreadEnabled;   \n  uint8_t      FllGfxclkSpreadPercent;   \n  uint16_t     FllGfxclkSpreadFreq;      \n\n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];\n\n  \n  uint32_t     MemoryChannelEnabled; \n\n  uint8_t      DramBitWidth; \n  uint8_t      PaddingMem[3];\n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPadding;\n\n  \n  uint8_t           XgmiLinkSpeed   [NUM_XGMI_PSTATE_LEVELS];\n  uint8_t           XgmiLinkWidth   [NUM_XGMI_PSTATE_LEVELS];\n\n  uint16_t          XgmiFclkFreq    [NUM_XGMI_PSTATE_LEVELS];\n  uint16_t          XgmiSocVoltage  [NUM_XGMI_PSTATE_LEVELS];\n\n  \n  uint8_t      GpioI2cScl;          \n  uint8_t      GpioI2cSda;          \n  uint16_t     GpioPadding;\n\n  \n  uint32_t     BoardVoltageCoeffA;    \n  uint32_t     BoardVoltageCoeffB;    \n\n  uint32_t     BoardReserved[7];\n\n  \n  uint32_t     MmHubPadding[8]; \n\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n  \n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     SocclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n\n  uint16_t     SocketPowerLpfTau;\n\n  uint16_t     VcnClkAverageLpfTau;\n  uint16_t     padding16;\n\n  \n  uint32_t     MmHubPadding[8]; \n} DriverSmuConfig_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequency  ;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureHBM        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureVrMem      ;\n  uint32_t ThrottlerStatus       ;\n\n  uint16_t CurrFanSpeed          ;\n  uint16_t AverageVclkFrequency  ;\n  uint16_t AverageDclkFrequency  ;\n  uint16_t VcnActivityPercentage ;\n  uint32_t EnergyAccumulator     ;\n\n  uint32_t Padding[2];\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_t;\n\n\ntypedef struct {\n  uint16_t avgPsmCount[75];\n  uint16_t minPsmCount[75];\n  float    avgPsmVoltage[75];\n  float    minPsmVoltage[75];\n\n  uint32_t MmHubPadding[8]; \n} AvfsDebugTable_t;\n\ntypedef struct {\n  uint8_t  AvfsVersion;\n  uint8_t  Padding;\n  uint8_t  AvfsEn[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideVFT[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideTemperatures[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideVInversion[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2V[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2VCharzFreq[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT1_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT2_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AvfsGb0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AcBtcGb_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t AvfsTempCold[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempMid[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempHot[AVFS_VOLTAGE_COUNT];\n\n  uint32_t VInversion[AVFS_VOLTAGE_COUNT]; \n\n\n  int32_t P2V_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t P2VCharzFreq[AVFS_VOLTAGE_COUNT]; \n\n  uint32_t EnabledAvfsModules[3];\n\n  uint32_t MmHubPadding[8]; \n} AvfsFuseOverride_t;\n\ntypedef struct {\n  uint8_t   Gfx_ActiveHystLimit;\n  uint8_t   Gfx_IdleHystLimit;\n  uint8_t   Gfx_FPS;\n  uint8_t   Gfx_MinActiveFreqType;\n  uint8_t   Gfx_BoosterFreqType;\n  uint8_t   Gfx_MinFreqStep;                \n  uint8_t   Gfx_UseRlcBusy;\n  uint8_t   PaddingGfx[3];\n  uint16_t  Gfx_MinActiveFreq;              \n  uint16_t  Gfx_BoosterFreq;                \n  uint16_t  Gfx_PD_Data_time_constant;      \n  uint32_t  Gfx_PD_Data_limit_a;            \n  uint32_t  Gfx_PD_Data_limit_b;            \n  uint32_t  Gfx_PD_Data_limit_c;            \n  uint32_t  Gfx_PD_Data_error_coeff;        \n  uint32_t  Gfx_PD_Data_error_rate_coeff;   \n\n  uint8_t   Mem_ActiveHystLimit;\n  uint8_t   Mem_IdleHystLimit;\n  uint8_t   Mem_FPS;\n  uint8_t   Mem_MinActiveFreqType;\n  uint8_t   Mem_BoosterFreqType;\n  uint8_t   Mem_MinFreqStep;                \n  uint8_t   Mem_UseRlcBusy;\n  uint8_t   PaddingMem[3];\n  uint16_t  Mem_MinActiveFreq;              \n  uint16_t  Mem_BoosterFreq;                \n  uint16_t  Mem_PD_Data_time_constant;      \n  uint32_t  Mem_PD_Data_limit_a;            \n  uint32_t  Mem_PD_Data_limit_b;            \n  uint32_t  Mem_PD_Data_limit_c;            \n  uint32_t  Mem_PD_Data_error_coeff;        \n  uint32_t  Mem_PD_Data_error_rate_coeff;   \n\n  uint32_t  Mem_UpThreshold_Limit;          \n  uint8_t   Mem_UpHystLimit;\n  uint8_t   Mem_DownHystLimit;\n  uint16_t  Mem_Fps;\n\n  uint32_t  BusyThreshold;                  \n  uint32_t  BusyHyst;\n  uint32_t  IdleHyst;\n\n  uint32_t  MmHubPadding[8]; \n} DpmActivityMonitorCoeffInt_t;\n\n\n\n\n#define TABLE_PPTABLE                 0\n#define TABLE_AVFS                    1\n#define TABLE_AVFS_PSM_DEBUG          2\n#define TABLE_AVFS_FUSE_OVERRIDE      3\n#define TABLE_PMSTATUSLOG             4\n#define TABLE_SMU_METRICS             5\n#define TABLE_DRIVER_SMU_CONFIG       6\n#define TABLE_OVERDRIVE               7\n#define TABLE_WAFL_XGMI_TOPOLOGY      8\n#define TABLE_I2C_COMMANDS            9\n#define TABLE_ACTIVITY_MONITOR_COEFF  10\n#define TABLE_COUNT                   11\n\n\ntypedef enum {\n  DF_SWITCH_TYPE_FAST = 0,\n  DF_SWITCH_TYPE_SLOW,\n  DF_SWITCH_TYPE_COUNT,\n} DF_SWITCH_TYPE_e;\n\ntypedef enum {\n  DRAM_BIT_WIDTH_DISABLED = 0,\n  DRAM_BIT_WIDTH_X_8,\n  DRAM_BIT_WIDTH_X_16,\n  DRAM_BIT_WIDTH_X_32,\n  DRAM_BIT_WIDTH_X_64, \n  DRAM_BIT_WIDTH_X_128,\n  DRAM_BIT_WIDTH_COUNT,\n} DRAM_BIT_WIDTH_TYPE_e;\n\n#define REMOVE_FMAX_MARGIN_BIT     0x0\n#define REMOVE_DCTOL_MARGIN_BIT    0x1\n#define REMOVE_PLATFORM_MARGIN_BIT 0x2\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}