
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.97

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[8] (input port clocked by clk)
Endpoint: vector_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1    2.46    0.00    0.00    3.00 ^ srca[8] (in)
                                         srca[8] (net)
                  0.00    0.00    3.00 ^ _292_/A (BUF_X1)
     1    1.60    0.01    0.02    3.02 ^ _292_/Z (BUF_X1)
                                         net332 (net)
                  0.01    0.00    3.02 ^ output332/A (BUF_X1)
     1    0.33    0.00    0.02    3.04 ^ output332/Z (BUF_X1)
                                         vector_data_out[8] (net)
                  0.00    0.00    3.04 ^ vector_data_out[8] (out)
                                  3.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[100] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.29    0.00    0.00    3.00 v is_i2v (in)
                                         is_i2v (net)
                  0.00    0.00    3.00 v input1/A (BUF_X32)
     1   42.28    0.00    0.02    3.02 v input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.03    3.05 v wire1139/A (BUF_X8)
     1   45.42    0.01    0.04    3.08 v wire1139/Z (BUF_X8)
                                         net1139 (net)
                  0.04    0.03    3.11 v wire1138/A (BUF_X16)
     3   72.97    0.01    0.04    3.15 v wire1138/Z (BUF_X16)
                                         net1138 (net)
                  0.09    0.07    3.22 v wire1137/A (BUF_X16)
     7   97.53    0.01    0.05    3.27 v wire1137/Z (BUF_X16)
                                         net1137 (net)
                  0.06    0.05    3.32 v wire1136/A (BUF_X32)
   120  439.54    0.01    0.05    3.37 v wire1136/Z (BUF_X32)
                                         net1136 (net)
                  0.23    0.19    3.56 v _143_/A2 (AND2_X4)
     1   47.99    0.02    0.10    3.66 v _143_/ZN (AND2_X4)
                                         net201 (net)
                  0.05    0.04    3.70 v wire766/A (BUF_X8)
     1   49.62    0.01    0.04    3.74 v wire766/Z (BUF_X8)
                                         net766 (net)
                  0.04    0.04    3.78 v wire765/A (BUF_X16)
     1   77.15    0.01    0.04    3.82 v wire765/Z (BUF_X16)
                                         net765 (net)
                  0.09    0.08    3.90 v wire764/A (BUF_X32)
     1   54.65    0.01    0.05    3.95 v wire764/Z (BUF_X32)
                                         net764 (net)
                  0.05    0.04    3.99 v output201/A (BUF_X1)
     1    0.31    0.01    0.04    4.03 v output201/Z (BUF_X1)
                                         vector_data_out[100] (net)
                  0.01    0.00    4.03 v vector_data_out[100] (out)
                                  4.03   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[100] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.29    0.00    0.00    3.00 v is_i2v (in)
                                         is_i2v (net)
                  0.00    0.00    3.00 v input1/A (BUF_X32)
     1   42.28    0.00    0.02    3.02 v input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.03    3.05 v wire1139/A (BUF_X8)
     1   45.42    0.01    0.04    3.08 v wire1139/Z (BUF_X8)
                                         net1139 (net)
                  0.04    0.03    3.11 v wire1138/A (BUF_X16)
     3   72.97    0.01    0.04    3.15 v wire1138/Z (BUF_X16)
                                         net1138 (net)
                  0.09    0.07    3.22 v wire1137/A (BUF_X16)
     7   97.53    0.01    0.05    3.27 v wire1137/Z (BUF_X16)
                                         net1137 (net)
                  0.06    0.05    3.32 v wire1136/A (BUF_X32)
   120  439.54    0.01    0.05    3.37 v wire1136/Z (BUF_X32)
                                         net1136 (net)
                  0.23    0.19    3.56 v _143_/A2 (AND2_X4)
     1   47.99    0.02    0.10    3.66 v _143_/ZN (AND2_X4)
                                         net201 (net)
                  0.05    0.04    3.70 v wire766/A (BUF_X8)
     1   49.62    0.01    0.04    3.74 v wire766/Z (BUF_X8)
                                         net766 (net)
                  0.04    0.04    3.78 v wire765/A (BUF_X16)
     1   77.15    0.01    0.04    3.82 v wire765/Z (BUF_X16)
                                         net765 (net)
                  0.09    0.08    3.90 v wire764/A (BUF_X32)
     1   54.65    0.01    0.05    3.95 v wire764/Z (BUF_X32)
                                         net764 (net)
                  0.05    0.04    3.99 v output201/A (BUF_X1)
     1    0.31    0.01    0.04    4.03 v output201/Z (BUF_X1)
                                         vector_data_out[100] (net)
                  0.01    0.00    4.03 v vector_data_out[100] (out)
                                  4.03   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09446242451667786

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4758

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.888681888580322

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1901

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.0331

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.9669

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
197.537874

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.82e-04   2.58e-04   3.65e-04   9.05e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.82e-04   2.58e-04   3.65e-04   9.05e-04 100.0%
                          31.2%      28.5%      40.3%
