#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 23 21:26:48 2020
# Process ID: 18948
# Current directory: D:/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7884 D:\Adder\Adder.xpr
# Log file: D:/Adder/vivado.log
# Journal file: D:/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Adder/Adder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/muldecha/Adder' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../../Xilinx/XUP_LIB', nor could it be found using path 'C:/Xilinx/XUP_LIB'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Adder/Xilinx/XUP_LIB'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xup_xor2_1_1
design_1_xup_or2_0_0
design_1_xup_xor2_0_0
design_1_xup_and2_0_0
design_1_xup_and2_1_0
design_1_xup_and2_0_1
design_1_xup_or2_1_0
design_1_xup_or2_0_1
design_1_xup_xor2_1_0
design_1_xup_xor2_0_1
design_1_xup_and2_1_1
design_1_xup_or2_1_1

open_project: Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 735.273 ; gain = 142.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Adder/Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_1_0/sim/design_1_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_1_0/sim/design_1_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_1/sim/design_1_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_1/sim/design_1_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_1_1/sim/design_1_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_1_1/sim/design_1_xup_or2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_1_1/sim/design_1_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1_imp_1L07MCW
INFO: [VRFC 10-311] analyzing module FullAdder_imp_U5H43K
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.srcs/sim_1/new/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adder/Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 763.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f39ace53ec3f4eddb614b8aa9f21dd4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.design_1_xup_and2_0_0
Compiling module xil_defaultlib.design_1_xup_and2_1_0
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.design_1_xup_or2_0_0
Compiling module xil_defaultlib.design_1_xup_or2_1_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.design_1_xup_xor2_0_0
Compiling module xil_defaultlib.design_1_xup_xor2_1_0
Compiling module xil_defaultlib.FullAdder_imp_U5H43K
Compiling module xil_defaultlib.design_1_xup_and2_0_1
Compiling module xil_defaultlib.design_1_xup_and2_1_1
Compiling module xil_defaultlib.design_1_xup_or2_0_1
Compiling module xil_defaultlib.design_1_xup_or2_1_1
Compiling module xil_defaultlib.design_1_xup_xor2_0_1
Compiling module xil_defaultlib.design_1_xup_xor2_1_1
Compiling module xil_defaultlib.FullAdder1_imp_1L07MCW
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 763.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_tb_behav -key {Behavioral:sim_1:Functional:lab3_tb} -tclbatch {lab3_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source lab3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "D:/Adder/Adder.srcs/sim_1/new/lab3_tb.v" Line 22
xsim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 767.648 ; gain = 3.664
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 767.648 ; gain = 3.664
open_bd_design {D:/Adder/Adder.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Successfully read diagram <design_1> from BD file <D:/Adder/Adder.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 815.215 ; gain = 2.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 843.809 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 21:32:23 2020...
