#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 19 21:49:30 2019
# Process ID: 7552
# Current directory: /home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.runs/synth_1
# Command line: vivado -log crkt_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source crkt_6.tcl
# Log file: /home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.runs/synth_1/crkt_6.vds
# Journal file: /home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source crkt_6.tcl -notrace
Command: synth_design -top crkt_6 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7557 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.445 ; gain = 76.891 ; free physical = 10146 ; free virtual = 27693
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'crkt_6' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:46]
INFO: [Synth 8-3491] module 'mux2to1' declared at '/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:36' bound to instance 'mux6' of component 'mux2to1' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:78]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (1#1) [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:45]
INFO: [Synth 8-3491] module 'reg8' declared at '/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:65' bound to instance 'regA6' of component 'reg8' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:85]
INFO: [Synth 8-638] synthesizing module 'reg8' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'reg8' (2#1) [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:74]
INFO: [Synth 8-3491] module 'reg8' declared at '/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_1.vhd:65' bound to instance 'regB6' of component 'reg8' [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:92]
WARNING: [Synth 8-3848] Net decode6_out_1 in module/entity crkt_6 does not have driver. [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:49]
WARNING: [Synth 8-3848] Net decode6_out_0 in module/entity crkt_6 does not have driver. [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'crkt_6' (3#1) [/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.srcs/sources_1/new/exer_6.vhd:46]
WARNING: [Synth 8-3331] design crkt_6 has unconnected port SEL2
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1300.070 ; gain = 121.516 ; free physical = 10159 ; free virtual = 27706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.070 ; gain = 121.516 ; free physical = 10159 ; free virtual = 27706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.074 ; gain = 129.520 ; free physical = 10159 ; free virtual = 27706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1316.082 ; gain = 137.527 ; free physical = 10150 ; free virtual = 27697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module reg8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design crkt_6 has unconnected port SEL2
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9998 ; free virtual = 27545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9998 ; free virtual = 27545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[7]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[6]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[5]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[4]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[3]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[2]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[1]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regA6/reg_out_reg[0]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[7]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[6]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[5]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[4]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[3]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[2]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[1]) is unused and will be removed from module crkt_6.
WARNING: [Synth 8-3332] Sequential element (regB6/reg_out_reg[0]) is unused and will be removed from module crkt_6.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 9997 ; free virtual = 27544
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.035 ; gain = 245.480 ; free physical = 10000 ; free virtual = 27547
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.043 ; gain = 245.480 ; free physical = 10000 ; free virtual = 27547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1509.066 ; gain = 330.621 ; free physical = 9968 ; free virtual = 27515
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/hw-3-submission-josephSEmbedded/hw3_RTL/hw3_RTL.runs/synth_1/crkt_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file crkt_6_utilization_synth.rpt -pb crkt_6_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1533.078 ; gain = 0.000 ; free physical = 9970 ; free virtual = 27517
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 21:49:59 2019...
