// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state12 = "1000000";
const bool depthwise_conv2d_fix_1::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_2 = "10";
const bool depthwise_conv2d_fix_1::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_4 = "100";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_3 = "11";
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_0 = "00000000000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_0 = "0000";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_0 = "00000000";
const sc_lv<3> depthwise_conv2d_fix_1::ap_const_lv3_0 = "000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_2 = "10";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_3 = "11";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_4 = "100";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_2 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_5 = "101";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_6 = "110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_D = "1101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1C = "11100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_7 = "111";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_1::depthwise_conv2d_fix_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mul_mul_16s_16s_29_1_1_U64 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U64");
    network_mul_mul_16s_16s_29_1_1_U64->din0(reg_369);
    network_mul_mul_16s_16s_29_1_1_U64->din1(reg_355);
    network_mul_mul_16s_16s_29_1_1_U64->dout(mul_ln37_11_fu_1105_p2);
    network_mul_mul_16s_16s_29_1_1_U65 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U65");
    network_mul_mul_16s_16s_29_1_1_U65->din0(reg_374);
    network_mul_mul_16s_16s_29_1_1_U65->din1(reg_360);
    network_mul_mul_16s_16s_29_1_1_U65->dout(mul_ln37_12_fu_1112_p2);
    network_mul_mul_16s_16s_29_1_1_U66 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U66");
    network_mul_mul_16s_16s_29_1_1_U66->din0(reg_369);
    network_mul_mul_16s_16s_29_1_1_U66->din1(reg_364);
    network_mul_mul_16s_16s_29_1_1_U66->dout(mul_ln37_13_fu_1119_p2);
    network_mul_mul_16s_16s_29_1_1_U67 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U67");
    network_mul_mul_16s_16s_29_1_1_U67->din0(reg_374);
    network_mul_mul_16s_16s_29_1_1_U67->din1(reg_355);
    network_mul_mul_16s_16s_29_1_1_U67->dout(mul_ln37_14_fu_1126_p2);
    network_mul_mul_16s_16s_29_1_1_U68 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U68");
    network_mul_mul_16s_16s_29_1_1_U68->din0(reg_369);
    network_mul_mul_16s_16s_29_1_1_U68->din1(reg_360);
    network_mul_mul_16s_16s_29_1_1_U68->dout(mul_ln37_15_fu_1133_p2);
    network_mul_mul_16s_16s_29_1_1_U69 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U69");
    network_mul_mul_16s_16s_29_1_1_U69->din0(reg_374);
    network_mul_mul_16s_16s_29_1_1_U69->din1(reg_355);
    network_mul_mul_16s_16s_29_1_1_U69->dout(mul_ln37_16_fu_1140_p2);
    network_mul_mul_16s_16s_29_1_1_U70 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U70");
    network_mul_mul_16s_16s_29_1_1_U70->din0(reg_369);
    network_mul_mul_16s_16s_29_1_1_U70->din1(reg_364);
    network_mul_mul_16s_16s_29_1_1_U70->dout(mul_ln37_17_fu_1147_p2);
    network_mul_mul_16s_16s_29_1_1_U71 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U71");
    network_mul_mul_16s_16s_29_1_1_U71->din0(reg_374);
    network_mul_mul_16s_16s_29_1_1_U71->din1(reg_355);
    network_mul_mul_16s_16s_29_1_1_U71->dout(mul_ln37_18_fu_1154_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U72 = new network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>("network_mac_muladd_5ns_7ns_4ns_11_1_1_U72");
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U72->din0(grp_fu_1161_p0);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U72->din1(grp_fu_1161_p1);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U72->din2(grp_fu_1161_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U72->dout(grp_fu_1161_p3);
    network_mul_mul_16s_16s_29_1_1_U73 = new network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>("network_mul_mul_16s_16s_29_1_1_U73");
    network_mul_mul_16s_16s_29_1_1_U73->din0(reg_369);
    network_mul_mul_16s_16s_29_1_1_U73->din1(reg_360);
    network_mul_mul_16s_16s_29_1_1_U73->dout(mul_ln37_19_fu_1167_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln22_fu_702_p2);
    sensitive << ( indvar_flatten48_reg_298 );

    SC_METHOD(thread_add_ln23_11_fu_626_p2);
    sensitive << ( zext_ln23_32_fu_612_p1 );

    SC_METHOD(thread_add_ln23_12_fu_708_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_13_fu_718_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_14_fu_778_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_15_fu_788_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_16_fu_878_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_17_fu_888_p2);
    sensitive << ( zext_ln23_32_reg_1300 );

    SC_METHOD(thread_add_ln23_fu_615_p2);
    sensitive << ( zext_ln23_32_fu_612_p1 );

    SC_METHOD(thread_add_ln26_2_fu_516_p2);
    sensitive << ( zext_ln26_7_fu_500_p1 );
    sensitive << ( shl_ln26_mid1_fu_508_p3 );

    SC_METHOD(thread_add_ln26_fu_451_p2);
    sensitive << ( zext_ln26_fu_435_p1 );
    sensitive << ( shl_ln_fu_443_p3 );

    SC_METHOD(thread_add_ln31_2_fu_606_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_add_ln37_18_fu_682_p2);
    sensitive << ( tmp10_0_0_mid2_fu_640_p2 );
    sensitive << ( zext_ln37_29_fu_678_p1 );

    SC_METHOD(thread_add_ln37_19_fu_742_p2);
    sensitive << ( out_w_0_mid2_reg_1276 );

    SC_METHOD(thread_add_ln37_20_fu_751_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1320 );
    sensitive << ( zext_ln37_31_fu_747_p1 );

    SC_METHOD(thread_add_ln37_21_fu_761_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1325 );
    sensitive << ( zext_ln37_27_reg_1332 );

    SC_METHOD(thread_add_ln37_22_fu_852_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1325 );
    sensitive << ( zext_ln37_29_reg_1349 );

    SC_METHOD(thread_add_ln37_23_fu_861_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1325 );
    sensitive << ( zext_ln37_31_reg_1392 );

    SC_METHOD(thread_add_ln37_24_fu_935_p2);
    sensitive << ( zext_ln37_27_reg_1332 );
    sensitive << ( tmp10_2_0_mid2_reg_1385 );

    SC_METHOD(thread_add_ln37_25_fu_944_p2);
    sensitive << ( zext_ln37_29_reg_1349 );
    sensitive << ( tmp10_2_0_mid2_reg_1385 );

    SC_METHOD(thread_add_ln37_26_fu_953_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1385 );
    sensitive << ( zext_ln37_31_reg_1392 );

    SC_METHOD(thread_add_ln37_fu_662_p2);
    sensitive << ( tmp10_0_0_mid2_fu_640_p2 );
    sensitive << ( zext_ln37_27_fu_659_p1 );

    SC_METHOD(thread_add_ln45_10_fu_1005_p2);
    sensitive << ( trunc_ln45_s_reg_1464 );
    sensitive << ( trunc_ln45_8_reg_1469 );

    SC_METHOD(thread_add_ln45_11_fu_1048_p2);
    sensitive << ( trunc_ln45_9_reg_1428 );
    sensitive << ( add_ln45_10_reg_1514 );

    SC_METHOD(thread_add_ln45_12_fu_1052_p2);
    sensitive << ( add_ln45_9_fu_1043_p2 );
    sensitive << ( add_ln45_11_fu_1048_p2 );

    SC_METHOD(thread_add_ln45_13_fu_1058_p2);
    sensitive << ( trunc_ln45_1_reg_1499 );
    sensitive << ( trunc_ln45_2_reg_1504 );

    SC_METHOD(thread_add_ln45_14_fu_1082_p2);
    sensitive << ( trunc_ln45_4_reg_1524 );
    sensitive << ( trunc_ln45_5_reg_1539 );

    SC_METHOD(thread_add_ln45_15_fu_1086_p2);
    sensitive << ( trunc_ln45_3_reg_1519 );
    sensitive << ( add_ln45_14_fu_1082_p2 );

    SC_METHOD(thread_add_ln45_16_fu_1091_p2);
    sensitive << ( add_ln45_13_reg_1534 );
    sensitive << ( add_ln45_15_fu_1086_p2 );

    SC_METHOD(thread_add_ln45_17_fu_1096_p2);
    sensitive << ( add_ln45_12_reg_1529 );
    sensitive << ( add_ln45_16_fu_1091_p2 );

    SC_METHOD(thread_add_ln45_9_fu_1043_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_reg_1423 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( icmp_ln22_reg_1228 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4);
    sensitive << ( indvar_flatten48_reg_298 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln22_reg_1370 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4);
    sensitive << ( indvar_flatten_reg_322 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln31_7_reg_1489 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_314_p4);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln23_9_reg_1453 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_337_p4);
    sensitive << ( out_h_0_reg_333 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln31_reg_1459 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_348_p4);
    sensitive << ( out_w_0_reg_344 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1344 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln23_31_fu_971_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_60_fu_399_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_62_fu_574_p2);
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( select_ln23_14_fu_561_p3 );

    SC_METHOD(thread_empty_fu_395_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1161_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln22_reg_1228_pp0_iter1_reg );
    sensitive << ( zext_ln45_1_cast_reg_1193 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_1161_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln22_reg_1228_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_1161_p10 );

    SC_METHOD(thread_grp_fu_1161_p10);
    sensitive << ( tmp12_mid2_v_v_reg_1418 );

    SC_METHOD(thread_grp_fu_1161_p2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln22_reg_1228_pp0_iter1_reg );
    sensitive << ( zext_ln37_27_reg_1332_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_icmp_ln22_fu_472_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_2_reg_1208 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_302_p4 );

    SC_METHOD(thread_icmp_ln31_fu_483_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1203 );
    sensitive << ( icmp_ln22_fu_472_p2 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_icmp_ln32_2_fu_556_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1198 );
    sensitive << ( icmp_ln22_fu_472_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_348_p4 );

    SC_METHOD(thread_icmp_ln32_fu_425_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_395_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln37_28_fu_668_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln37_33_fu_765_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln37_35_fu_865_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln37_37_fu_948_p1 );
    sensitive << ( zext_ln37_38_fu_1001_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln37_30_fu_688_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln37_32_fu_756_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln37_34_fu_856_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln37_36_fu_939_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln23_fu_530_p1 );
    sensitive << ( zext_ln23_23_fu_621_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln23_26_fu_723_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln23_28_fu_793_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln23_30_fu_893_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln23_24_fu_632_p1 );
    sensitive << ( zext_ln23_25_fu_713_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln23_27_fu_783_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln23_29_fu_883_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_mul_ln37_20_fu_535_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln37_20_fu_535_p00 );

    SC_METHOD(thread_mul_ln37_20_fu_535_p00);
    sensitive << ( out_d_fu_477_p2 );

    SC_METHOD(thread_mul_ln37_20_fu_535_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln37_reg_1174 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln37_20_fu_535_p2);
    sensitive << ( mul_ln37_20_fu_535_p0 );
    sensitive << ( mul_ln37_20_fu_535_p1 );

    SC_METHOD(thread_mul_ln37_fu_457_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln37_fu_457_p00 );

    SC_METHOD(thread_mul_ln37_fu_457_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_mul_ln37_fu_457_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln37_reg_1174 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln37_fu_457_p2);
    sensitive << ( mul_ln37_fu_457_p0 );
    sensitive << ( mul_ln37_fu_457_p1 );

    SC_METHOD(thread_mul_ln45_2_fu_798_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln45_4_reg_1250 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln45_2_fu_798_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln45_reg_1187 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln45_2_fu_798_p2);
    sensitive << ( mul_ln45_2_fu_798_p0 );
    sensitive << ( mul_ln45_2_fu_798_p1 );

    SC_METHOD(thread_mul_ln45_fu_693_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln45_2_reg_1218 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln45_fu_693_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln45_reg_1187 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln45_fu_693_p2);
    sensitive << ( mul_ln45_fu_693_p0 );
    sensitive << ( mul_ln45_fu_693_p1 );

    SC_METHOD(thread_mul_ln4_fu_411_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_411_p00 );

    SC_METHOD(thread_mul_ln4_fu_411_p00);
    sensitive << ( empty_60_fu_399_p1 );

    SC_METHOD(thread_mul_ln4_fu_411_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_411_p10 );

    SC_METHOD(thread_mul_ln4_fu_411_p10);
    sensitive << ( empty_fu_395_p1 );

    SC_METHOD(thread_mul_ln4_fu_411_p2);
    sensitive << ( mul_ln4_fu_411_p0 );
    sensitive << ( mul_ln4_fu_411_p1 );

    SC_METHOD(thread_out_d_fu_477_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_out_h_fu_568_p2);
    sensitive << ( select_ln23_fu_488_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_580_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_348_p4 );
    sensitive << ( empty_62_fu_574_p2 );

    SC_METHOD(thread_out_w_fu_673_p2);
    sensitive << ( out_w_0_mid2_reg_1276 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln45_3_fu_1101_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln45_17_reg_1549 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln22_reg_1228_pp0_iter1_reg );

    SC_METHOD(thread_select_ln23_10_fu_540_p3);
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( mul_ln37_fu_457_p2 );
    sensitive << ( mul_ln37_20_fu_535_p2 );

    SC_METHOD(thread_select_ln23_11_fu_802_p3);
    sensitive << ( icmp_ln31_reg_1237 );
    sensitive << ( mul_ln45_reg_1360 );
    sensitive << ( mul_ln45_2_fu_798_p2 );

    SC_METHOD(thread_select_ln23_12_fu_548_p3);
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( mul_ln37_20_fu_535_p2 );
    sensitive << ( tmp_0_0_fu_466_p2 );

    SC_METHOD(thread_select_ln23_13_fu_808_p3);
    sensitive << ( icmp_ln31_reg_1237 );
    sensitive << ( tmp11_reg_1365 );
    sensitive << ( mul_ln45_2_fu_798_p2 );

    SC_METHOD(thread_select_ln23_14_fu_561_p3);
    sensitive << ( icmp_ln32_reg_1213 );
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( icmp_ln32_2_fu_556_p2 );

    SC_METHOD(thread_select_ln23_8_fu_522_p3);
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( add_ln26_2_fu_516_p2 );
    sensitive << ( add_ln26_fu_451_p2 );

    SC_METHOD(thread_select_ln23_9_fu_898_p3);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( out_d_reg_1232 );
    sensitive << ( icmp_ln31_reg_1237 );

    SC_METHOD(thread_select_ln23_fu_488_p3);
    sensitive << ( icmp_ln31_fu_483_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_337_p4 );

    SC_METHOD(thread_select_ln31_7_fu_957_p3);
    sensitive << ( icmp_ln31_reg_1237 );
    sensitive << ( add_ln31_2_reg_1295 );

    SC_METHOD(thread_select_ln31_fu_904_p3);
    sensitive << ( select_ln23_reg_1245 );
    sensitive << ( select_ln23_14_reg_1265 );
    sensitive << ( out_h_reg_1271 );

    SC_METHOD(thread_shl_ln26_mid1_fu_508_p3);
    sensitive << ( trunc_ln26_2_fu_504_p1 );

    SC_METHOD(thread_shl_ln_fu_443_p3);
    sensitive << ( trunc_ln26_fu_439_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_640_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln37_5_cast14_reg_1180 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_640_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp10_0_0_mid2_fu_640_p10 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_640_p10);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1288 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_640_p2);
    sensitive << ( tmp10_0_0_mid2_fu_640_p0 );
    sensitive << ( tmp10_0_0_mid2_fu_640_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_fu_598_p3);
    sensitive << ( select_ln23_14_fu_561_p3 );
    sensitive << ( tmp_0_0_mid1_fu_592_p2 );
    sensitive << ( select_ln23_12_fu_548_p3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_654_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln37_5_cast14_reg_1180 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_654_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp10_1_0_mid2_fu_654_p10 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_654_p10);
    sensitive << ( tmp10_1_0_mid2_v_v_fu_645_p2 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_654_p2);
    sensitive << ( tmp10_1_0_mid2_fu_654_p0 );
    sensitive << ( tmp10_1_0_mid2_fu_654_p1 );

    SC_METHOD(thread_tmp10_1_0_mid2_v_v_fu_645_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1288 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_737_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln37_5_cast14_reg_1180 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_737_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp10_2_0_mid2_fu_737_p10 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_737_p10);
    sensitive << ( tmp10_2_0_mid2_v_v_fu_728_p2 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_737_p2);
    sensitive << ( tmp10_2_0_mid2_fu_737_p0 );
    sensitive << ( tmp10_2_0_mid2_fu_737_p1 );

    SC_METHOD(thread_tmp10_2_0_mid2_v_v_fu_728_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1288 );

    SC_METHOD(thread_tmp11_fu_697_p2);
    sensitive << ( zext_ln37_6_cast_reg_1223 );
    sensitive << ( mul_ln45_fu_693_p2 );

    SC_METHOD(thread_tmp11_mid1_fu_814_p2);
    sensitive << ( zext_ln37_6_cast_mid_reg_1283 );
    sensitive << ( select_ln23_11_fu_802_p3 );

    SC_METHOD(thread_tmp12_mid2_v_v_fu_819_p3);
    sensitive << ( select_ln23_14_reg_1265 );
    sensitive << ( tmp11_mid1_fu_814_p2 );
    sensitive << ( select_ln23_13_fu_808_p3 );

    SC_METHOD(thread_tmp_0_0_fu_466_p2);
    sensitive << ( zext_ln37_6_cast_fu_462_p1 );
    sensitive << ( mul_ln37_fu_457_p2 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_592_p2);
    sensitive << ( zext_ln37_6_cast_mid_fu_588_p1 );
    sensitive << ( select_ln23_10_fu_540_p3 );

    SC_METHOD(thread_tmp_2_fu_417_p3);
    sensitive << ( mul_ln4_fu_411_p2 );

    SC_METHOD(thread_trunc_ln26_2_fu_504_p1);
    sensitive << ( out_d_fu_477_p2 );

    SC_METHOD(thread_trunc_ln26_fu_439_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln23_23_fu_621_p1);
    sensitive << ( add_ln23_fu_615_p2 );

    SC_METHOD(thread_zext_ln23_24_fu_632_p1);
    sensitive << ( add_ln23_11_fu_626_p2 );

    SC_METHOD(thread_zext_ln23_25_fu_713_p1);
    sensitive << ( add_ln23_12_fu_708_p2 );

    SC_METHOD(thread_zext_ln23_26_fu_723_p1);
    sensitive << ( add_ln23_13_fu_718_p2 );

    SC_METHOD(thread_zext_ln23_27_fu_783_p1);
    sensitive << ( add_ln23_14_fu_778_p2 );

    SC_METHOD(thread_zext_ln23_28_fu_793_p1);
    sensitive << ( add_ln23_15_fu_788_p2 );

    SC_METHOD(thread_zext_ln23_29_fu_883_p1);
    sensitive << ( add_ln23_16_fu_878_p2 );

    SC_METHOD(thread_zext_ln23_30_fu_893_p1);
    sensitive << ( add_ln23_17_fu_888_p2 );

    SC_METHOD(thread_zext_ln23_31_fu_971_p1);
    sensitive << ( select_ln23_9_reg_1453 );

    SC_METHOD(thread_zext_ln23_32_fu_612_p1);
    sensitive << ( select_ln23_8_reg_1255 );

    SC_METHOD(thread_zext_ln23_fu_530_p1);
    sensitive << ( select_ln23_8_fu_522_p3 );

    SC_METHOD(thread_zext_ln26_7_fu_500_p1);
    sensitive << ( out_d_fu_477_p2 );

    SC_METHOD(thread_zext_ln26_fu_435_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln37_27_fu_659_p1);
    sensitive << ( out_w_0_mid2_reg_1276 );

    SC_METHOD(thread_zext_ln37_28_fu_668_p1);
    sensitive << ( add_ln37_fu_662_p2 );

    SC_METHOD(thread_zext_ln37_29_fu_678_p1);
    sensitive << ( out_w_fu_673_p2 );

    SC_METHOD(thread_zext_ln37_30_fu_688_p1);
    sensitive << ( add_ln37_18_fu_682_p2 );

    SC_METHOD(thread_zext_ln37_31_fu_747_p1);
    sensitive << ( add_ln37_19_fu_742_p2 );

    SC_METHOD(thread_zext_ln37_32_fu_756_p1);
    sensitive << ( add_ln37_20_fu_751_p2 );

    SC_METHOD(thread_zext_ln37_33_fu_765_p1);
    sensitive << ( add_ln37_21_fu_761_p2 );

    SC_METHOD(thread_zext_ln37_34_fu_856_p1);
    sensitive << ( add_ln37_22_fu_852_p2 );

    SC_METHOD(thread_zext_ln37_35_fu_865_p1);
    sensitive << ( add_ln37_23_fu_861_p2 );

    SC_METHOD(thread_zext_ln37_36_fu_939_p1);
    sensitive << ( add_ln37_24_fu_935_p2 );

    SC_METHOD(thread_zext_ln37_37_fu_948_p1);
    sensitive << ( add_ln37_25_fu_944_p2 );

    SC_METHOD(thread_zext_ln37_38_fu_1001_p1);
    sensitive << ( add_ln37_26_reg_1484 );

    SC_METHOD(thread_zext_ln37_5_cast14_fu_383_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_zext_ln37_6_cast_fu_462_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_337_p4 );

    SC_METHOD(thread_zext_ln37_6_cast_mid_fu_588_p1);
    sensitive << ( out_h_fu_568_p2 );

    SC_METHOD(thread_zext_ln37_fu_379_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln45_1_cast_fu_391_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln45_2_fu_431_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln45_3_fu_1101_p1);
    sensitive << ( add_ln45_reg_1544 );

    SC_METHOD(thread_zext_ln45_4_fu_496_p1);
    sensitive << ( out_d_fu_477_p2 );

    SC_METHOD(thread_zext_ln45_fu_387_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln22_reg_1228 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_298, "indvar_flatten48_reg_298");
    sc_trace(mVcdFile, out_d_0_reg_310, "out_d_0_reg_310");
    sc_trace(mVcdFile, indvar_flatten_reg_322, "indvar_flatten_reg_322");
    sc_trace(mVcdFile, out_h_0_reg_333, "out_h_0_reg_333");
    sc_trace(mVcdFile, out_w_0_reg_344, "out_w_0_reg_344");
    sc_trace(mVcdFile, reg_355, "reg_355");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln22_reg_1228, "icmp_ln22_reg_1228");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, reg_360, "reg_360");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_364, "reg_364");
    sc_trace(mVcdFile, reg_369, "reg_369");
    sc_trace(mVcdFile, icmp_ln22_reg_1228_pp0_iter1_reg, "icmp_ln22_reg_1228_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_374, "reg_374");
    sc_trace(mVcdFile, zext_ln37_fu_379_p1, "zext_ln37_fu_379_p1");
    sc_trace(mVcdFile, zext_ln37_reg_1174, "zext_ln37_reg_1174");
    sc_trace(mVcdFile, zext_ln37_5_cast14_fu_383_p1, "zext_ln37_5_cast14_fu_383_p1");
    sc_trace(mVcdFile, zext_ln37_5_cast14_reg_1180, "zext_ln37_5_cast14_reg_1180");
    sc_trace(mVcdFile, zext_ln45_fu_387_p1, "zext_ln45_fu_387_p1");
    sc_trace(mVcdFile, zext_ln45_reg_1187, "zext_ln45_reg_1187");
    sc_trace(mVcdFile, zext_ln45_1_cast_fu_391_p1, "zext_ln45_1_cast_fu_391_p1");
    sc_trace(mVcdFile, zext_ln45_1_cast_reg_1193, "zext_ln45_1_cast_reg_1193");
    sc_trace(mVcdFile, empty_fu_395_p1, "empty_fu_395_p1");
    sc_trace(mVcdFile, empty_reg_1198, "empty_reg_1198");
    sc_trace(mVcdFile, mul_ln4_fu_411_p2, "mul_ln4_fu_411_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1203, "mul_ln4_reg_1203");
    sc_trace(mVcdFile, tmp_2_fu_417_p3, "tmp_2_fu_417_p3");
    sc_trace(mVcdFile, tmp_2_reg_1208, "tmp_2_reg_1208");
    sc_trace(mVcdFile, icmp_ln32_fu_425_p2, "icmp_ln32_fu_425_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1213, "icmp_ln32_reg_1213");
    sc_trace(mVcdFile, zext_ln45_2_fu_431_p1, "zext_ln45_2_fu_431_p1");
    sc_trace(mVcdFile, zext_ln45_2_reg_1218, "zext_ln45_2_reg_1218");
    sc_trace(mVcdFile, zext_ln37_6_cast_fu_462_p1, "zext_ln37_6_cast_fu_462_p1");
    sc_trace(mVcdFile, zext_ln37_6_cast_reg_1223, "zext_ln37_6_cast_reg_1223");
    sc_trace(mVcdFile, icmp_ln22_fu_472_p2, "icmp_ln22_fu_472_p2");
    sc_trace(mVcdFile, out_d_fu_477_p2, "out_d_fu_477_p2");
    sc_trace(mVcdFile, out_d_reg_1232, "out_d_reg_1232");
    sc_trace(mVcdFile, icmp_ln31_fu_483_p2, "icmp_ln31_fu_483_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_1237, "icmp_ln31_reg_1237");
    sc_trace(mVcdFile, select_ln23_fu_488_p3, "select_ln23_fu_488_p3");
    sc_trace(mVcdFile, select_ln23_reg_1245, "select_ln23_reg_1245");
    sc_trace(mVcdFile, zext_ln45_4_fu_496_p1, "zext_ln45_4_fu_496_p1");
    sc_trace(mVcdFile, zext_ln45_4_reg_1250, "zext_ln45_4_reg_1250");
    sc_trace(mVcdFile, select_ln23_8_fu_522_p3, "select_ln23_8_fu_522_p3");
    sc_trace(mVcdFile, select_ln23_8_reg_1255, "select_ln23_8_reg_1255");
    sc_trace(mVcdFile, select_ln23_14_fu_561_p3, "select_ln23_14_fu_561_p3");
    sc_trace(mVcdFile, select_ln23_14_reg_1265, "select_ln23_14_reg_1265");
    sc_trace(mVcdFile, out_h_fu_568_p2, "out_h_fu_568_p2");
    sc_trace(mVcdFile, out_h_reg_1271, "out_h_reg_1271");
    sc_trace(mVcdFile, out_w_0_mid2_fu_580_p3, "out_w_0_mid2_fu_580_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1276, "out_w_0_mid2_reg_1276");
    sc_trace(mVcdFile, zext_ln37_6_cast_mid_fu_588_p1, "zext_ln37_6_cast_mid_fu_588_p1");
    sc_trace(mVcdFile, zext_ln37_6_cast_mid_reg_1283, "zext_ln37_6_cast_mid_reg_1283");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_fu_598_p3, "tmp10_0_0_mid2_v_v_fu_598_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_reg_1288, "tmp10_0_0_mid2_v_v_reg_1288");
    sc_trace(mVcdFile, add_ln31_2_fu_606_p2, "add_ln31_2_fu_606_p2");
    sc_trace(mVcdFile, add_ln31_2_reg_1295, "add_ln31_2_reg_1295");
    sc_trace(mVcdFile, zext_ln23_32_fu_612_p1, "zext_ln23_32_fu_612_p1");
    sc_trace(mVcdFile, zext_ln23_32_reg_1300, "zext_ln23_32_reg_1300");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_640_p2, "tmp10_0_0_mid2_fu_640_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_reg_1320, "tmp10_0_0_mid2_reg_1320");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_654_p2, "tmp10_1_0_mid2_fu_654_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_reg_1325, "tmp10_1_0_mid2_reg_1325");
    sc_trace(mVcdFile, zext_ln37_27_fu_659_p1, "zext_ln37_27_fu_659_p1");
    sc_trace(mVcdFile, zext_ln37_27_reg_1332, "zext_ln37_27_reg_1332");
    sc_trace(mVcdFile, zext_ln37_27_reg_1332_pp0_iter1_reg, "zext_ln37_27_reg_1332_pp0_iter1_reg");
    sc_trace(mVcdFile, out_w_fu_673_p2, "out_w_fu_673_p2");
    sc_trace(mVcdFile, out_w_reg_1344, "out_w_reg_1344");
    sc_trace(mVcdFile, zext_ln37_29_fu_678_p1, "zext_ln37_29_fu_678_p1");
    sc_trace(mVcdFile, zext_ln37_29_reg_1349, "zext_ln37_29_reg_1349");
    sc_trace(mVcdFile, mul_ln45_fu_693_p2, "mul_ln45_fu_693_p2");
    sc_trace(mVcdFile, mul_ln45_reg_1360, "mul_ln45_reg_1360");
    sc_trace(mVcdFile, tmp11_fu_697_p2, "tmp11_fu_697_p2");
    sc_trace(mVcdFile, tmp11_reg_1365, "tmp11_reg_1365");
    sc_trace(mVcdFile, add_ln22_fu_702_p2, "add_ln22_fu_702_p2");
    sc_trace(mVcdFile, add_ln22_reg_1370, "add_ln22_reg_1370");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_737_p2, "tmp10_2_0_mid2_fu_737_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_reg_1385, "tmp10_2_0_mid2_reg_1385");
    sc_trace(mVcdFile, zext_ln37_31_fu_747_p1, "zext_ln37_31_fu_747_p1");
    sc_trace(mVcdFile, zext_ln37_31_reg_1392, "zext_ln37_31_reg_1392");
    sc_trace(mVcdFile, tmp12_mid2_v_v_fu_819_p3, "tmp12_mid2_v_v_fu_819_p3");
    sc_trace(mVcdFile, tmp12_mid2_v_v_reg_1418, "tmp12_mid2_v_v_reg_1418");
    sc_trace(mVcdFile, trunc_ln_reg_1423, "trunc_ln_reg_1423");
    sc_trace(mVcdFile, trunc_ln45_9_reg_1428, "trunc_ln45_9_reg_1428");
    sc_trace(mVcdFile, select_ln23_9_fu_898_p3, "select_ln23_9_fu_898_p3");
    sc_trace(mVcdFile, select_ln23_9_reg_1453, "select_ln23_9_reg_1453");
    sc_trace(mVcdFile, select_ln31_fu_904_p3, "select_ln31_fu_904_p3");
    sc_trace(mVcdFile, select_ln31_reg_1459, "select_ln31_reg_1459");
    sc_trace(mVcdFile, trunc_ln45_s_reg_1464, "trunc_ln45_s_reg_1464");
    sc_trace(mVcdFile, trunc_ln45_8_reg_1469, "trunc_ln45_8_reg_1469");
    sc_trace(mVcdFile, add_ln37_26_fu_953_p2, "add_ln37_26_fu_953_p2");
    sc_trace(mVcdFile, add_ln37_26_reg_1484, "add_ln37_26_reg_1484");
    sc_trace(mVcdFile, select_ln31_7_fu_957_p3, "select_ln31_7_fu_957_p3");
    sc_trace(mVcdFile, select_ln31_7_reg_1489, "select_ln31_7_reg_1489");
    sc_trace(mVcdFile, trunc_ln45_1_reg_1499, "trunc_ln45_1_reg_1499");
    sc_trace(mVcdFile, trunc_ln45_2_reg_1504, "trunc_ln45_2_reg_1504");
    sc_trace(mVcdFile, add_ln45_10_fu_1005_p2, "add_ln45_10_fu_1005_p2");
    sc_trace(mVcdFile, add_ln45_10_reg_1514, "add_ln45_10_reg_1514");
    sc_trace(mVcdFile, trunc_ln45_3_reg_1519, "trunc_ln45_3_reg_1519");
    sc_trace(mVcdFile, trunc_ln45_4_reg_1524, "trunc_ln45_4_reg_1524");
    sc_trace(mVcdFile, add_ln45_12_fu_1052_p2, "add_ln45_12_fu_1052_p2");
    sc_trace(mVcdFile, add_ln45_12_reg_1529, "add_ln45_12_reg_1529");
    sc_trace(mVcdFile, add_ln45_13_fu_1058_p2, "add_ln45_13_fu_1058_p2");
    sc_trace(mVcdFile, add_ln45_13_reg_1534, "add_ln45_13_reg_1534");
    sc_trace(mVcdFile, trunc_ln45_5_reg_1539, "trunc_ln45_5_reg_1539");
    sc_trace(mVcdFile, grp_fu_1161_p3, "grp_fu_1161_p3");
    sc_trace(mVcdFile, add_ln45_reg_1544, "add_ln45_reg_1544");
    sc_trace(mVcdFile, add_ln45_17_fu_1096_p2, "add_ln45_17_fu_1096_p2");
    sc_trace(mVcdFile, add_ln45_17_reg_1549, "add_ln45_17_reg_1549");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_302_p4, "ap_phi_mux_indvar_flatten48_phi_fu_302_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_314_p4, "ap_phi_mux_out_d_0_phi_fu_314_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_326_p4, "ap_phi_mux_indvar_flatten_phi_fu_326_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_337_p4, "ap_phi_mux_out_h_0_phi_fu_337_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_348_p4, "ap_phi_mux_out_w_0_phi_fu_348_p4");
    sc_trace(mVcdFile, zext_ln23_fu_530_p1, "zext_ln23_fu_530_p1");
    sc_trace(mVcdFile, zext_ln23_23_fu_621_p1, "zext_ln23_23_fu_621_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln23_24_fu_632_p1, "zext_ln23_24_fu_632_p1");
    sc_trace(mVcdFile, zext_ln37_28_fu_668_p1, "zext_ln37_28_fu_668_p1");
    sc_trace(mVcdFile, zext_ln37_30_fu_688_p1, "zext_ln37_30_fu_688_p1");
    sc_trace(mVcdFile, zext_ln23_25_fu_713_p1, "zext_ln23_25_fu_713_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln23_26_fu_723_p1, "zext_ln23_26_fu_723_p1");
    sc_trace(mVcdFile, zext_ln37_32_fu_756_p1, "zext_ln37_32_fu_756_p1");
    sc_trace(mVcdFile, zext_ln37_33_fu_765_p1, "zext_ln37_33_fu_765_p1");
    sc_trace(mVcdFile, zext_ln23_27_fu_783_p1, "zext_ln23_27_fu_783_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln23_28_fu_793_p1, "zext_ln23_28_fu_793_p1");
    sc_trace(mVcdFile, zext_ln37_34_fu_856_p1, "zext_ln37_34_fu_856_p1");
    sc_trace(mVcdFile, zext_ln37_35_fu_865_p1, "zext_ln37_35_fu_865_p1");
    sc_trace(mVcdFile, zext_ln23_29_fu_883_p1, "zext_ln23_29_fu_883_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln23_30_fu_893_p1, "zext_ln23_30_fu_893_p1");
    sc_trace(mVcdFile, zext_ln37_36_fu_939_p1, "zext_ln37_36_fu_939_p1");
    sc_trace(mVcdFile, zext_ln37_37_fu_948_p1, "zext_ln37_37_fu_948_p1");
    sc_trace(mVcdFile, zext_ln23_31_fu_971_p1, "zext_ln23_31_fu_971_p1");
    sc_trace(mVcdFile, zext_ln37_38_fu_1001_p1, "zext_ln37_38_fu_1001_p1");
    sc_trace(mVcdFile, zext_ln45_3_fu_1101_p1, "zext_ln45_3_fu_1101_p1");
    sc_trace(mVcdFile, empty_60_fu_399_p1, "empty_60_fu_399_p1");
    sc_trace(mVcdFile, mul_ln4_fu_411_p0, "mul_ln4_fu_411_p0");
    sc_trace(mVcdFile, mul_ln4_fu_411_p1, "mul_ln4_fu_411_p1");
    sc_trace(mVcdFile, trunc_ln26_fu_439_p1, "trunc_ln26_fu_439_p1");
    sc_trace(mVcdFile, zext_ln26_fu_435_p1, "zext_ln26_fu_435_p1");
    sc_trace(mVcdFile, shl_ln_fu_443_p3, "shl_ln_fu_443_p3");
    sc_trace(mVcdFile, mul_ln37_fu_457_p0, "mul_ln37_fu_457_p0");
    sc_trace(mVcdFile, mul_ln37_fu_457_p1, "mul_ln37_fu_457_p1");
    sc_trace(mVcdFile, mul_ln37_fu_457_p2, "mul_ln37_fu_457_p2");
    sc_trace(mVcdFile, trunc_ln26_2_fu_504_p1, "trunc_ln26_2_fu_504_p1");
    sc_trace(mVcdFile, zext_ln26_7_fu_500_p1, "zext_ln26_7_fu_500_p1");
    sc_trace(mVcdFile, shl_ln26_mid1_fu_508_p3, "shl_ln26_mid1_fu_508_p3");
    sc_trace(mVcdFile, add_ln26_2_fu_516_p2, "add_ln26_2_fu_516_p2");
    sc_trace(mVcdFile, add_ln26_fu_451_p2, "add_ln26_fu_451_p2");
    sc_trace(mVcdFile, mul_ln37_20_fu_535_p0, "mul_ln37_20_fu_535_p0");
    sc_trace(mVcdFile, mul_ln37_20_fu_535_p1, "mul_ln37_20_fu_535_p1");
    sc_trace(mVcdFile, mul_ln37_20_fu_535_p2, "mul_ln37_20_fu_535_p2");
    sc_trace(mVcdFile, tmp_0_0_fu_466_p2, "tmp_0_0_fu_466_p2");
    sc_trace(mVcdFile, icmp_ln32_2_fu_556_p2, "icmp_ln32_2_fu_556_p2");
    sc_trace(mVcdFile, empty_62_fu_574_p2, "empty_62_fu_574_p2");
    sc_trace(mVcdFile, select_ln23_10_fu_540_p3, "select_ln23_10_fu_540_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_592_p2, "tmp_0_0_mid1_fu_592_p2");
    sc_trace(mVcdFile, select_ln23_12_fu_548_p3, "select_ln23_12_fu_548_p3");
    sc_trace(mVcdFile, add_ln23_fu_615_p2, "add_ln23_fu_615_p2");
    sc_trace(mVcdFile, add_ln23_11_fu_626_p2, "add_ln23_11_fu_626_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_640_p0, "tmp10_0_0_mid2_fu_640_p0");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_640_p1, "tmp10_0_0_mid2_fu_640_p1");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_fu_645_p2, "tmp10_1_0_mid2_v_v_fu_645_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_654_p0, "tmp10_1_0_mid2_fu_654_p0");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_654_p1, "tmp10_1_0_mid2_fu_654_p1");
    sc_trace(mVcdFile, add_ln37_fu_662_p2, "add_ln37_fu_662_p2");
    sc_trace(mVcdFile, add_ln37_18_fu_682_p2, "add_ln37_18_fu_682_p2");
    sc_trace(mVcdFile, mul_ln45_fu_693_p0, "mul_ln45_fu_693_p0");
    sc_trace(mVcdFile, mul_ln45_fu_693_p1, "mul_ln45_fu_693_p1");
    sc_trace(mVcdFile, add_ln23_12_fu_708_p2, "add_ln23_12_fu_708_p2");
    sc_trace(mVcdFile, add_ln23_13_fu_718_p2, "add_ln23_13_fu_718_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_fu_728_p2, "tmp10_2_0_mid2_v_v_fu_728_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_737_p0, "tmp10_2_0_mid2_fu_737_p0");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_737_p1, "tmp10_2_0_mid2_fu_737_p1");
    sc_trace(mVcdFile, add_ln37_19_fu_742_p2, "add_ln37_19_fu_742_p2");
    sc_trace(mVcdFile, add_ln37_20_fu_751_p2, "add_ln37_20_fu_751_p2");
    sc_trace(mVcdFile, add_ln37_21_fu_761_p2, "add_ln37_21_fu_761_p2");
    sc_trace(mVcdFile, add_ln23_14_fu_778_p2, "add_ln23_14_fu_778_p2");
    sc_trace(mVcdFile, add_ln23_15_fu_788_p2, "add_ln23_15_fu_788_p2");
    sc_trace(mVcdFile, mul_ln45_2_fu_798_p0, "mul_ln45_2_fu_798_p0");
    sc_trace(mVcdFile, mul_ln45_2_fu_798_p1, "mul_ln45_2_fu_798_p1");
    sc_trace(mVcdFile, mul_ln45_2_fu_798_p2, "mul_ln45_2_fu_798_p2");
    sc_trace(mVcdFile, select_ln23_11_fu_802_p3, "select_ln23_11_fu_802_p3");
    sc_trace(mVcdFile, tmp11_mid1_fu_814_p2, "tmp11_mid1_fu_814_p2");
    sc_trace(mVcdFile, select_ln23_13_fu_808_p3, "select_ln23_13_fu_808_p3");
    sc_trace(mVcdFile, mul_ln37_11_fu_1105_p2, "mul_ln37_11_fu_1105_p2");
    sc_trace(mVcdFile, mul_ln37_12_fu_1112_p2, "mul_ln37_12_fu_1112_p2");
    sc_trace(mVcdFile, add_ln37_22_fu_852_p2, "add_ln37_22_fu_852_p2");
    sc_trace(mVcdFile, add_ln37_23_fu_861_p2, "add_ln37_23_fu_861_p2");
    sc_trace(mVcdFile, add_ln23_16_fu_878_p2, "add_ln23_16_fu_878_p2");
    sc_trace(mVcdFile, add_ln23_17_fu_888_p2, "add_ln23_17_fu_888_p2");
    sc_trace(mVcdFile, mul_ln37_13_fu_1119_p2, "mul_ln37_13_fu_1119_p2");
    sc_trace(mVcdFile, mul_ln37_14_fu_1126_p2, "mul_ln37_14_fu_1126_p2");
    sc_trace(mVcdFile, add_ln37_24_fu_935_p2, "add_ln37_24_fu_935_p2");
    sc_trace(mVcdFile, add_ln37_25_fu_944_p2, "add_ln37_25_fu_944_p2");
    sc_trace(mVcdFile, mul_ln37_15_fu_1133_p2, "mul_ln37_15_fu_1133_p2");
    sc_trace(mVcdFile, mul_ln37_16_fu_1140_p2, "mul_ln37_16_fu_1140_p2");
    sc_trace(mVcdFile, mul_ln37_17_fu_1147_p2, "mul_ln37_17_fu_1147_p2");
    sc_trace(mVcdFile, mul_ln37_18_fu_1154_p2, "mul_ln37_18_fu_1154_p2");
    sc_trace(mVcdFile, add_ln45_9_fu_1043_p2, "add_ln45_9_fu_1043_p2");
    sc_trace(mVcdFile, add_ln45_11_fu_1048_p2, "add_ln45_11_fu_1048_p2");
    sc_trace(mVcdFile, mul_ln37_19_fu_1167_p2, "mul_ln37_19_fu_1167_p2");
    sc_trace(mVcdFile, add_ln45_14_fu_1082_p2, "add_ln45_14_fu_1082_p2");
    sc_trace(mVcdFile, add_ln45_15_fu_1086_p2, "add_ln45_15_fu_1086_p2");
    sc_trace(mVcdFile, add_ln45_16_fu_1091_p2, "add_ln45_16_fu_1091_p2");
    sc_trace(mVcdFile, grp_fu_1161_p0, "grp_fu_1161_p0");
    sc_trace(mVcdFile, grp_fu_1161_p1, "grp_fu_1161_p1");
    sc_trace(mVcdFile, grp_fu_1161_p2, "grp_fu_1161_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1161_p10, "grp_fu_1161_p10");
    sc_trace(mVcdFile, mul_ln37_20_fu_535_p00, "mul_ln37_20_fu_535_p00");
    sc_trace(mVcdFile, mul_ln37_fu_457_p00, "mul_ln37_fu_457_p00");
    sc_trace(mVcdFile, mul_ln4_fu_411_p00, "mul_ln4_fu_411_p00");
    sc_trace(mVcdFile, mul_ln4_fu_411_p10, "mul_ln4_fu_411_p10");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_640_p10, "tmp10_0_0_mid2_fu_640_p10");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_654_p10, "tmp10_1_0_mid2_fu_654_p10");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_737_p10, "tmp10_2_0_mid2_fu_737_p10");
#endif

    }
}

depthwise_conv2d_fix_1::~depthwise_conv2d_fix_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mul_mul_16s_16s_29_1_1_U64;
    delete network_mul_mul_16s_16s_29_1_1_U65;
    delete network_mul_mul_16s_16s_29_1_1_U66;
    delete network_mul_mul_16s_16s_29_1_1_U67;
    delete network_mul_mul_16s_16s_29_1_1_U68;
    delete network_mul_mul_16s_16s_29_1_1_U69;
    delete network_mul_mul_16s_16s_29_1_1_U70;
    delete network_mul_mul_16s_16s_29_1_1_U71;
    delete network_mac_muladd_5ns_7ns_4ns_11_1_1_U72;
    delete network_mul_mul_16s_16s_29_1_1_U73;
}

void depthwise_conv2d_fix_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten48_reg_298 = add_ln22_reg_1370.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_298 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_322 = select_ln31_7_reg_1489.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_322 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_d_0_reg_310 = select_ln23_9_reg_1453.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_310 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_333 = select_ln31_reg_1459.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_333 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_344 = out_w_reg_1344.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_344 = ap_const_lv4_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_355 = kernel_q1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0))) {
        reg_355 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0))) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
            reg_364 = kernel_q0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
            reg_364 = kernel_q1.read();
        }
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_369 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read())))) {
        reg_369 = input_r_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_374 = input_r_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        reg_374 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln22_reg_1370 = add_ln22_fu_702_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_fu_472_p2.read()))) {
        add_ln31_2_reg_1295 = add_ln31_2_fu_606_p2.read();
        icmp_ln31_reg_1237 = icmp_ln31_fu_483_p2.read();
        out_d_reg_1232 = out_d_fu_477_p2.read();
        out_h_reg_1271 = out_h_fu_568_p2.read();
        out_w_0_mid2_reg_1276 = out_w_0_mid2_fu_580_p3.read();
        select_ln23_14_reg_1265 = select_ln23_14_fu_561_p3.read();
        select_ln23_8_reg_1255 = select_ln23_8_fu_522_p3.read();
        select_ln23_reg_1245 = select_ln23_fu_488_p3.read();
        tmp10_0_0_mid2_v_v_reg_1288 = tmp10_0_0_mid2_v_v_fu_598_p3.read();
        zext_ln37_6_cast_mid_reg_1283 = zext_ln37_6_cast_mid_fu_588_p1.read();
        zext_ln45_4_reg_1250 = zext_ln45_4_fu_496_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln37_26_reg_1484 = add_ln37_26_fu_953_p2.read();
        trunc_ln45_8_reg_1469 = mul_ln37_14_fu_1126_p2.read().range(28, 13);
        trunc_ln45_s_reg_1464 = mul_ln37_13_fu_1119_p2.read().range(28, 13);
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln45_10_reg_1514 = add_ln45_10_fu_1005_p2.read();
        trunc_ln45_1_reg_1499 = mul_ln37_15_fu_1133_p2.read().range(28, 13);
        trunc_ln45_2_reg_1504 = mul_ln37_16_fu_1140_p2.read().range(28, 13);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read()))) {
        add_ln45_12_reg_1529 = add_ln45_12_fu_1052_p2.read();
        add_ln45_13_reg_1534 = add_ln45_13_fu_1058_p2.read();
        trunc_ln45_3_reg_1519 = mul_ln37_17_fu_1147_p2.read().range(28, 13);
        trunc_ln45_4_reg_1524 = mul_ln37_18_fu_1154_p2.read().range(28, 13);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read()))) {
        add_ln45_17_reg_1549 = add_ln45_17_fu_1096_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read()))) {
        add_ln45_reg_1544 = grp_fu_1161_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1198 = empty_fu_395_p1.read();
        icmp_ln32_reg_1213 = icmp_ln32_fu_425_p2.read();
        mul_ln4_reg_1203 = mul_ln4_fu_411_p2.read();
        tmp_2_reg_1208 = tmp_2_fu_417_p3.read();
        zext_ln37_5_cast14_reg_1180 = zext_ln37_5_cast14_fu_383_p1.read();
        zext_ln37_reg_1174 = zext_ln37_fu_379_p1.read();
        zext_ln45_1_cast_reg_1193 = zext_ln45_1_cast_fu_391_p1.read();
        zext_ln45_reg_1187 = zext_ln45_fu_387_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln22_reg_1228 = icmp_ln22_fu_472_p2.read();
        icmp_ln22_reg_1228_pp0_iter1_reg = icmp_ln22_reg_1228.read();
        zext_ln37_6_cast_reg_1223 = zext_ln37_6_cast_fu_462_p1.read();
        zext_ln45_2_reg_1218 = zext_ln45_2_fu_431_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln45_reg_1360 = mul_ln45_fu_693_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0))) {
        out_w_reg_1344 = out_w_fu_673_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_360 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        select_ln23_9_reg_1453 = select_ln23_9_fu_898_p3.read();
        select_ln31_7_reg_1489 = select_ln31_7_fu_957_p3.read();
        select_ln31_reg_1459 = select_ln31_fu_904_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0))) {
        tmp10_0_0_mid2_reg_1320 = tmp10_0_0_mid2_fu_640_p2.read();
        tmp10_1_0_mid2_reg_1325 = tmp10_1_0_mid2_fu_654_p2.read();
        zext_ln23_32_reg_1300 = zext_ln23_32_fu_612_p1.read();
        zext_ln37_27_reg_1332 = zext_ln37_27_fu_659_p1.read();
        zext_ln37_29_reg_1349 = zext_ln37_29_fu_678_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp10_2_0_mid2_reg_1385 = tmp10_2_0_mid2_fu_737_p2.read();
        zext_ln37_31_reg_1392 = zext_ln37_31_fu_747_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1237.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, select_ln23_14_reg_1265.read()))) {
        tmp11_reg_1365 = tmp11_fu_697_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        tmp12_mid2_v_v_reg_1418 = tmp12_mid2_v_v_fu_819_p3.read();
        trunc_ln45_9_reg_1428 = mul_ln37_12_fu_1112_p2.read().range(28, 13);
        trunc_ln_reg_1423 = mul_ln37_11_fu_1105_p2.read().range(28, 13);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read()))) {
        trunc_ln45_5_reg_1539 = mul_ln37_19_fu_1167_p2.read().range(28, 13);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        zext_ln37_27_reg_1332_pp0_iter1_reg = zext_ln37_27_reg_1332.read();
    }
}

void depthwise_conv2d_fix_1::thread_add_ln22_fu_702_p2() {
    add_ln22_fu_702_p2 = (!ap_const_lv11_1.is_01() || !indvar_flatten48_reg_298.read().is_01())? sc_lv<11>(): (sc_biguint<11>(ap_const_lv11_1) + sc_biguint<11>(indvar_flatten48_reg_298.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_11_fu_626_p2() {
    add_ln23_11_fu_626_p2 = (!ap_const_lv7_2.is_01() || !zext_ln23_32_fu_612_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(zext_ln23_32_fu_612_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_12_fu_708_p2() {
    add_ln23_12_fu_708_p2 = (!ap_const_lv7_3.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_3) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_13_fu_718_p2() {
    add_ln23_13_fu_718_p2 = (!ap_const_lv7_4.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_4) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_14_fu_778_p2() {
    add_ln23_14_fu_778_p2 = (!ap_const_lv7_5.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_5) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_15_fu_788_p2() {
    add_ln23_15_fu_788_p2 = (!ap_const_lv7_6.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_6) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_16_fu_878_p2() {
    add_ln23_16_fu_878_p2 = (!ap_const_lv7_7.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_7) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_17_fu_888_p2() {
    add_ln23_17_fu_888_p2 = (!ap_const_lv7_8.is_01() || !zext_ln23_32_reg_1300.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_8) + sc_biguint<7>(zext_ln23_32_reg_1300.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln23_fu_615_p2() {
    add_ln23_fu_615_p2 = (!ap_const_lv7_1.is_01() || !zext_ln23_32_fu_612_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(zext_ln23_32_fu_612_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln26_2_fu_516_p2() {
    add_ln26_2_fu_516_p2 = (!zext_ln26_7_fu_500_p1.read().is_01() || !shl_ln26_mid1_fu_508_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln26_7_fu_500_p1.read()) + sc_biguint<6>(shl_ln26_mid1_fu_508_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln26_fu_451_p2() {
    add_ln26_fu_451_p2 = (!zext_ln26_fu_435_p1.read().is_01() || !shl_ln_fu_443_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln26_fu_435_p1.read()) + sc_biguint<6>(shl_ln_fu_443_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln31_2_fu_606_p2() {
    add_ln31_2_fu_606_p2 = (!ap_const_lv8_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_18_fu_682_p2() {
    add_ln37_18_fu_682_p2 = (!tmp10_0_0_mid2_fu_640_p2.read().is_01() || !zext_ln37_29_fu_678_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_fu_640_p2.read()) + sc_biguint<11>(zext_ln37_29_fu_678_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_19_fu_742_p2() {
    add_ln37_19_fu_742_p2 = (!ap_const_lv4_2.is_01() || !out_w_0_mid2_reg_1276.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_2) + sc_biguint<4>(out_w_0_mid2_reg_1276.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_20_fu_751_p2() {
    add_ln37_20_fu_751_p2 = (!tmp10_0_0_mid2_reg_1320.read().is_01() || !zext_ln37_31_fu_747_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_reg_1320.read()) + sc_biguint<11>(zext_ln37_31_fu_747_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_21_fu_761_p2() {
    add_ln37_21_fu_761_p2 = (!zext_ln37_27_reg_1332.read().is_01() || !tmp10_1_0_mid2_reg_1325.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln37_27_reg_1332.read()) + sc_biguint<11>(tmp10_1_0_mid2_reg_1325.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_22_fu_852_p2() {
    add_ln37_22_fu_852_p2 = (!tmp10_1_0_mid2_reg_1325.read().is_01() || !zext_ln37_29_reg_1349.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1325.read()) + sc_biguint<11>(zext_ln37_29_reg_1349.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_23_fu_861_p2() {
    add_ln37_23_fu_861_p2 = (!tmp10_1_0_mid2_reg_1325.read().is_01() || !zext_ln37_31_reg_1392.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1325.read()) + sc_biguint<11>(zext_ln37_31_reg_1392.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_24_fu_935_p2() {
    add_ln37_24_fu_935_p2 = (!zext_ln37_27_reg_1332.read().is_01() || !tmp10_2_0_mid2_reg_1385.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln37_27_reg_1332.read()) + sc_biguint<11>(tmp10_2_0_mid2_reg_1385.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_25_fu_944_p2() {
    add_ln37_25_fu_944_p2 = (!tmp10_2_0_mid2_reg_1385.read().is_01() || !zext_ln37_29_reg_1349.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1385.read()) + sc_biguint<11>(zext_ln37_29_reg_1349.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_26_fu_953_p2() {
    add_ln37_26_fu_953_p2 = (!tmp10_2_0_mid2_reg_1385.read().is_01() || !zext_ln37_31_reg_1392.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1385.read()) + sc_biguint<11>(zext_ln37_31_reg_1392.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln37_fu_662_p2() {
    add_ln37_fu_662_p2 = (!zext_ln37_27_fu_659_p1.read().is_01() || !tmp10_0_0_mid2_fu_640_p2.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln37_27_fu_659_p1.read()) + sc_biguint<11>(tmp10_0_0_mid2_fu_640_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_10_fu_1005_p2() {
    add_ln45_10_fu_1005_p2 = (!trunc_ln45_8_reg_1469.read().is_01() || !trunc_ln45_s_reg_1464.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln45_8_reg_1469.read()) + sc_biguint<16>(trunc_ln45_s_reg_1464.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_11_fu_1048_p2() {
    add_ln45_11_fu_1048_p2 = (!trunc_ln45_9_reg_1428.read().is_01() || !add_ln45_10_reg_1514.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln45_9_reg_1428.read()) + sc_biguint<16>(add_ln45_10_reg_1514.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_12_fu_1052_p2() {
    add_ln45_12_fu_1052_p2 = (!add_ln45_9_fu_1043_p2.read().is_01() || !add_ln45_11_fu_1048_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln45_9_fu_1043_p2.read()) + sc_biguint<16>(add_ln45_11_fu_1048_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_13_fu_1058_p2() {
    add_ln45_13_fu_1058_p2 = (!trunc_ln45_2_reg_1504.read().is_01() || !trunc_ln45_1_reg_1499.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln45_2_reg_1504.read()) + sc_biguint<16>(trunc_ln45_1_reg_1499.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_14_fu_1082_p2() {
    add_ln45_14_fu_1082_p2 = (!trunc_ln45_5_reg_1539.read().is_01() || !trunc_ln45_4_reg_1524.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln45_5_reg_1539.read()) + sc_biguint<16>(trunc_ln45_4_reg_1524.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_15_fu_1086_p2() {
    add_ln45_15_fu_1086_p2 = (!trunc_ln45_3_reg_1519.read().is_01() || !add_ln45_14_fu_1082_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln45_3_reg_1519.read()) + sc_biguint<16>(add_ln45_14_fu_1082_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_16_fu_1091_p2() {
    add_ln45_16_fu_1091_p2 = (!add_ln45_13_reg_1534.read().is_01() || !add_ln45_15_fu_1086_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln45_13_reg_1534.read()) + sc_biguint<16>(add_ln45_15_fu_1086_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_17_fu_1096_p2() {
    add_ln45_17_fu_1096_p2 = (!add_ln45_12_reg_1529.read().is_01() || !add_ln45_16_fu_1091_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln45_12_reg_1529.read()) + sc_biguint<16>(add_ln45_16_fu_1091_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln45_9_fu_1043_p2() {
    add_ln45_9_fu_1043_p2 = (!trunc_ln_reg_1423.read().is_01() || !bias_q0.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_reg_1423.read()) + sc_biguint<16>(bias_q0.read()));
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = add_ln22_reg_1370.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = indvar_flatten48_reg_298.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = select_ln31_7_reg_1489.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = indvar_flatten_reg_322.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_d_0_phi_fu_314_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = select_ln23_9_reg_1453.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = out_d_0_reg_310.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_h_0_phi_fu_337_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_337_p4 = select_ln31_reg_1459.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_337_p4 = out_h_0_reg_333.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_w_0_phi_fu_348_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_348_p4 = out_w_reg_1344.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_348_p4 = out_w_0_reg_344.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_bias_address0() {
    bias_address0 =  (sc_lv<3>) (zext_ln23_31_fu_971_p1.read());
}

void depthwise_conv2d_fix_1::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_empty_60_fu_399_p1() {
    empty_60_fu_399_p1 = output_height.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_empty_62_fu_574_p2() {
    empty_62_fu_574_p2 = (select_ln23_14_fu_561_p3.read() | icmp_ln31_fu_483_p2.read());
}

void depthwise_conv2d_fix_1::thread_empty_fu_395_p1() {
    empty_fu_395_p1 = output_width.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_grp_fu_1161_p0() {
    grp_fu_1161_p0 =  (sc_lv<5>) (zext_ln45_1_cast_reg_1193.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1161_p1() {
    grp_fu_1161_p1 =  (sc_lv<7>) (grp_fu_1161_p10.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1161_p10() {
    grp_fu_1161_p10 = esl_zext<11,7>(tmp12_mid2_v_v_reg_1418.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1161_p2() {
    grp_fu_1161_p2 =  (sc_lv<4>) (zext_ln37_27_reg_1332_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln22_fu_472_p2() {
    icmp_ln22_fu_472_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read().is_01() || !tmp_2_reg_1208.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read() == tmp_2_reg_1208.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln31_fu_483_p2() {
    icmp_ln31_fu_483_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01() || !mul_ln4_reg_1203.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read() == mul_ln4_reg_1203.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln32_2_fu_556_p2() {
    icmp_ln32_2_fu_556_p2 = (!ap_phi_mux_out_w_0_phi_fu_348_p4.read().is_01() || !empty_reg_1198.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_348_p4.read() == empty_reg_1198.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln32_fu_425_p2() {
    icmp_ln32_fu_425_p2 = (!empty_fu_395_p1.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_395_p1.read() == ap_const_lv4_0);
}

void depthwise_conv2d_fix_1::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln37_38_fu_1001_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln37_37_fu_948_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln37_35_fu_865_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln37_33_fu_765_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln37_28_fu_668_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln37_36_fu_939_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln37_34_fu_856_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln37_32_fu_756_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln37_30_fu_688_p1.read());
        } else {
            input_r_address1 = "XXXXXXXXXXXXXX";
        }
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln23_30_fu_893_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln23_28_fu_793_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln23_26_fu_723_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln23_23_fu_621_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln23_fu_530_p1.read());
        } else {
            kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
        }
    } else {
        kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln23_29_fu_883_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln23_27_fu_783_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln23_25_fu_713_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln23_24_fu_632_p1.read());
        } else {
            kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
        }
    } else {
        kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_mul_ln37_20_fu_535_p0() {
    mul_ln37_20_fu_535_p0 =  (sc_lv<4>) (mul_ln37_20_fu_535_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_20_fu_535_p00() {
    mul_ln37_20_fu_535_p00 = esl_zext<7,4>(out_d_fu_477_p2.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_20_fu_535_p1() {
    mul_ln37_20_fu_535_p1 =  (sc_lv<6>) (zext_ln37_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_20_fu_535_p2() {
    mul_ln37_20_fu_535_p2 = (!mul_ln37_20_fu_535_p0.read().is_01() || !mul_ln37_20_fu_535_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln37_20_fu_535_p0.read()) * sc_biguint<6>(mul_ln37_20_fu_535_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_fu_457_p0() {
    mul_ln37_fu_457_p0 =  (sc_lv<4>) (mul_ln37_fu_457_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_fu_457_p00() {
    mul_ln37_fu_457_p00 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_fu_457_p1() {
    mul_ln37_fu_457_p1 =  (sc_lv<6>) (zext_ln37_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln37_fu_457_p2() {
    mul_ln37_fu_457_p2 = (!mul_ln37_fu_457_p0.read().is_01() || !mul_ln37_fu_457_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln37_fu_457_p0.read()) * sc_biguint<6>(mul_ln37_fu_457_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_2_fu_798_p0() {
    mul_ln45_2_fu_798_p0 =  (sc_lv<4>) (zext_ln45_4_reg_1250.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_2_fu_798_p1() {
    mul_ln45_2_fu_798_p1 =  (sc_lv<5>) (zext_ln45_reg_1187.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_2_fu_798_p2() {
    mul_ln45_2_fu_798_p2 = (!mul_ln45_2_fu_798_p0.read().is_01() || !mul_ln45_2_fu_798_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln45_2_fu_798_p0.read()) * sc_biguint<5>(mul_ln45_2_fu_798_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_fu_693_p0() {
    mul_ln45_fu_693_p0 =  (sc_lv<4>) (zext_ln45_2_reg_1218.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_fu_693_p1() {
    mul_ln45_fu_693_p1 =  (sc_lv<5>) (zext_ln45_reg_1187.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln45_fu_693_p2() {
    mul_ln45_fu_693_p2 = (!mul_ln45_fu_693_p0.read().is_01() || !mul_ln45_fu_693_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln45_fu_693_p0.read()) * sc_biguint<5>(mul_ln45_fu_693_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_411_p0() {
    mul_ln4_fu_411_p0 =  (sc_lv<4>) (mul_ln4_fu_411_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_411_p00() {
    mul_ln4_fu_411_p00 = esl_zext<8,4>(empty_60_fu_399_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_411_p1() {
    mul_ln4_fu_411_p1 =  (sc_lv<4>) (mul_ln4_fu_411_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_411_p10() {
    mul_ln4_fu_411_p10 = esl_zext<8,4>(empty_fu_395_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_411_p2() {
    mul_ln4_fu_411_p2 = (!mul_ln4_fu_411_p0.read().is_01() || !mul_ln4_fu_411_p1.read().is_01())? sc_lv<8>(): sc_biguint<4>(mul_ln4_fu_411_p0.read()) * sc_biguint<4>(mul_ln4_fu_411_p1.read());
}

void depthwise_conv2d_fix_1::thread_out_d_fu_477_p2() {
    out_d_fu_477_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_314_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read()));
}

void depthwise_conv2d_fix_1::thread_out_h_fu_568_p2() {
    out_h_fu_568_p2 = (!ap_const_lv4_1.is_01() || !select_ln23_fu_488_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln23_fu_488_p3.read()));
}

void depthwise_conv2d_fix_1::thread_out_w_0_mid2_fu_580_p3() {
    out_w_0_mid2_fu_580_p3 = (!empty_62_fu_574_p2.read()[0].is_01())? sc_lv<4>(): ((empty_62_fu_574_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_348_p4.read());
}

void depthwise_conv2d_fix_1::thread_out_w_fu_673_p2() {
    out_w_fu_673_p2 = (!ap_const_lv4_1.is_01() || !out_w_0_mid2_reg_1276.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(out_w_0_mid2_reg_1276.read()));
}

void depthwise_conv2d_fix_1::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln45_3_fu_1101_p1.read());
}

void depthwise_conv2d_fix_1::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_output_r_d0() {
    output_r_d0 = add_ln45_17_reg_1549.read();
}

void depthwise_conv2d_fix_1::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1228_pp0_iter1_reg.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_select_ln23_10_fu_540_p3() {
    select_ln23_10_fu_540_p3 = (!icmp_ln31_fu_483_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln31_fu_483_p2.read()[0].to_bool())? mul_ln37_20_fu_535_p2.read(): mul_ln37_fu_457_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_11_fu_802_p3() {
    select_ln23_11_fu_802_p3 = (!icmp_ln31_reg_1237.read()[0].is_01())? sc_lv<7>(): ((icmp_ln31_reg_1237.read()[0].to_bool())? mul_ln45_2_fu_798_p2.read(): mul_ln45_reg_1360.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_12_fu_548_p3() {
    select_ln23_12_fu_548_p3 = (!icmp_ln31_fu_483_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln31_fu_483_p2.read()[0].to_bool())? mul_ln37_20_fu_535_p2.read(): tmp_0_0_fu_466_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_13_fu_808_p3() {
    select_ln23_13_fu_808_p3 = (!icmp_ln31_reg_1237.read()[0].is_01())? sc_lv<7>(): ((icmp_ln31_reg_1237.read()[0].to_bool())? mul_ln45_2_fu_798_p2.read(): tmp11_reg_1365.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_14_fu_561_p3() {
    select_ln23_14_fu_561_p3 = (!icmp_ln31_fu_483_p2.read()[0].is_01())? sc_lv<1>(): ((icmp_ln31_fu_483_p2.read()[0].to_bool())? icmp_ln32_reg_1213.read(): icmp_ln32_2_fu_556_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_8_fu_522_p3() {
    select_ln23_8_fu_522_p3 = (!icmp_ln31_fu_483_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln31_fu_483_p2.read()[0].to_bool())? add_ln26_2_fu_516_p2.read(): add_ln26_fu_451_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_9_fu_898_p3() {
    select_ln23_9_fu_898_p3 = (!icmp_ln31_reg_1237.read()[0].is_01())? sc_lv<4>(): ((icmp_ln31_reg_1237.read()[0].to_bool())? out_d_reg_1232.read(): out_d_0_reg_310.read());
}

void depthwise_conv2d_fix_1::thread_select_ln23_fu_488_p3() {
    select_ln23_fu_488_p3 = (!icmp_ln31_fu_483_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln31_fu_483_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_h_0_phi_fu_337_p4.read());
}

void depthwise_conv2d_fix_1::thread_select_ln31_7_fu_957_p3() {
    select_ln31_7_fu_957_p3 = (!icmp_ln31_reg_1237.read()[0].is_01())? sc_lv<8>(): ((icmp_ln31_reg_1237.read()[0].to_bool())? ap_const_lv8_1: add_ln31_2_reg_1295.read());
}

void depthwise_conv2d_fix_1::thread_select_ln31_fu_904_p3() {
    select_ln31_fu_904_p3 = (!select_ln23_14_reg_1265.read()[0].is_01())? sc_lv<4>(): ((select_ln23_14_reg_1265.read()[0].to_bool())? out_h_reg_1271.read(): select_ln23_reg_1245.read());
}

void depthwise_conv2d_fix_1::thread_shl_ln26_mid1_fu_508_p3() {
    shl_ln26_mid1_fu_508_p3 = esl_concat<3,3>(trunc_ln26_2_fu_504_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_shl_ln_fu_443_p3() {
    shl_ln_fu_443_p3 = esl_concat<3,3>(trunc_ln26_fu_439_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_640_p0() {
    tmp10_0_0_mid2_fu_640_p0 =  (sc_lv<6>) (zext_ln37_5_cast14_reg_1180.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_640_p1() {
    tmp10_0_0_mid2_fu_640_p1 =  (sc_lv<7>) (tmp10_0_0_mid2_fu_640_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_640_p10() {
    tmp10_0_0_mid2_fu_640_p10 = esl_zext<11,7>(tmp10_0_0_mid2_v_v_reg_1288.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_640_p2() {
    tmp10_0_0_mid2_fu_640_p2 = (!tmp10_0_0_mid2_fu_640_p0.read().is_01() || !tmp10_0_0_mid2_fu_640_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_0_0_mid2_fu_640_p0.read()) * sc_biguint<7>(tmp10_0_0_mid2_fu_640_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_v_v_fu_598_p3() {
    tmp10_0_0_mid2_v_v_fu_598_p3 = (!select_ln23_14_fu_561_p3.read()[0].is_01())? sc_lv<7>(): ((select_ln23_14_fu_561_p3.read()[0].to_bool())? tmp_0_0_mid1_fu_592_p2.read(): select_ln23_12_fu_548_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_654_p0() {
    tmp10_1_0_mid2_fu_654_p0 =  (sc_lv<6>) (zext_ln37_5_cast14_reg_1180.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_654_p1() {
    tmp10_1_0_mid2_fu_654_p1 =  (sc_lv<7>) (tmp10_1_0_mid2_fu_654_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_654_p10() {
    tmp10_1_0_mid2_fu_654_p10 = esl_zext<11,7>(tmp10_1_0_mid2_v_v_fu_645_p2.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_654_p2() {
    tmp10_1_0_mid2_fu_654_p2 = (!tmp10_1_0_mid2_fu_654_p0.read().is_01() || !tmp10_1_0_mid2_fu_654_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_1_0_mid2_fu_654_p0.read()) * sc_biguint<7>(tmp10_1_0_mid2_fu_654_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_v_v_fu_645_p2() {
    tmp10_1_0_mid2_v_v_fu_645_p2 = (!ap_const_lv7_1.is_01() || !tmp10_0_0_mid2_v_v_reg_1288.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(tmp10_0_0_mid2_v_v_reg_1288.read()));
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_737_p0() {
    tmp10_2_0_mid2_fu_737_p0 =  (sc_lv<6>) (zext_ln37_5_cast14_reg_1180.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_737_p1() {
    tmp10_2_0_mid2_fu_737_p1 =  (sc_lv<7>) (tmp10_2_0_mid2_fu_737_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_737_p10() {
    tmp10_2_0_mid2_fu_737_p10 = esl_zext<11,7>(tmp10_2_0_mid2_v_v_fu_728_p2.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_737_p2() {
    tmp10_2_0_mid2_fu_737_p2 = (!tmp10_2_0_mid2_fu_737_p0.read().is_01() || !tmp10_2_0_mid2_fu_737_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_2_0_mid2_fu_737_p0.read()) * sc_biguint<7>(tmp10_2_0_mid2_fu_737_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_v_v_fu_728_p2() {
    tmp10_2_0_mid2_v_v_fu_728_p2 = (!ap_const_lv7_2.is_01() || !tmp10_0_0_mid2_v_v_reg_1288.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(tmp10_0_0_mid2_v_v_reg_1288.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_fu_697_p2() {
    tmp11_fu_697_p2 = (!zext_ln37_6_cast_reg_1223.read().is_01() || !mul_ln45_fu_693_p2.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_6_cast_reg_1223.read()) + sc_biguint<7>(mul_ln45_fu_693_p2.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_mid1_fu_814_p2() {
    tmp11_mid1_fu_814_p2 = (!zext_ln37_6_cast_mid_reg_1283.read().is_01() || !select_ln23_11_fu_802_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_6_cast_mid_reg_1283.read()) + sc_biguint<7>(select_ln23_11_fu_802_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp12_mid2_v_v_fu_819_p3() {
    tmp12_mid2_v_v_fu_819_p3 = (!select_ln23_14_reg_1265.read()[0].is_01())? sc_lv<7>(): ((select_ln23_14_reg_1265.read()[0].to_bool())? tmp11_mid1_fu_814_p2.read(): select_ln23_13_fu_808_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_fu_466_p2() {
    tmp_0_0_fu_466_p2 = (!zext_ln37_6_cast_fu_462_p1.read().is_01() || !mul_ln37_fu_457_p2.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_6_cast_fu_462_p1.read()) + sc_biguint<7>(mul_ln37_fu_457_p2.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_mid1_fu_592_p2() {
    tmp_0_0_mid1_fu_592_p2 = (!zext_ln37_6_cast_mid_fu_588_p1.read().is_01() || !select_ln23_10_fu_540_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_6_cast_mid_fu_588_p1.read()) + sc_biguint<7>(select_ln23_10_fu_540_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_2_fu_417_p3() {
    tmp_2_fu_417_p3 = esl_concat<8,3>(mul_ln4_fu_411_p2.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln26_2_fu_504_p1() {
    trunc_ln26_2_fu_504_p1 = out_d_fu_477_p2.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln26_fu_439_p1() {
    trunc_ln26_fu_439_p1 = ap_phi_mux_out_d_0_phi_fu_314_p4.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_zext_ln23_23_fu_621_p1() {
    zext_ln23_23_fu_621_p1 = esl_zext<64,7>(add_ln23_fu_615_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_24_fu_632_p1() {
    zext_ln23_24_fu_632_p1 = esl_zext<64,7>(add_ln23_11_fu_626_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_25_fu_713_p1() {
    zext_ln23_25_fu_713_p1 = esl_zext<64,7>(add_ln23_12_fu_708_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_26_fu_723_p1() {
    zext_ln23_26_fu_723_p1 = esl_zext<64,7>(add_ln23_13_fu_718_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_27_fu_783_p1() {
    zext_ln23_27_fu_783_p1 = esl_zext<64,7>(add_ln23_14_fu_778_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_28_fu_793_p1() {
    zext_ln23_28_fu_793_p1 = esl_zext<64,7>(add_ln23_15_fu_788_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_29_fu_883_p1() {
    zext_ln23_29_fu_883_p1 = esl_zext<64,7>(add_ln23_16_fu_878_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_30_fu_893_p1() {
    zext_ln23_30_fu_893_p1 = esl_zext<64,7>(add_ln23_17_fu_888_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_31_fu_971_p1() {
    zext_ln23_31_fu_971_p1 = esl_zext<64,4>(select_ln23_9_reg_1453.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_32_fu_612_p1() {
    zext_ln23_32_fu_612_p1 = esl_zext<7,6>(select_ln23_8_reg_1255.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln23_fu_530_p1() {
    zext_ln23_fu_530_p1 = esl_zext<64,6>(select_ln23_8_fu_522_p3.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln26_7_fu_500_p1() {
    zext_ln26_7_fu_500_p1 = esl_zext<6,4>(out_d_fu_477_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln26_fu_435_p1() {
    zext_ln26_fu_435_p1 = esl_zext<6,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_27_fu_659_p1() {
    zext_ln37_27_fu_659_p1 = esl_zext<11,4>(out_w_0_mid2_reg_1276.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_28_fu_668_p1() {
    zext_ln37_28_fu_668_p1 = esl_zext<64,11>(add_ln37_fu_662_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_29_fu_678_p1() {
    zext_ln37_29_fu_678_p1 = esl_zext<11,4>(out_w_fu_673_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_30_fu_688_p1() {
    zext_ln37_30_fu_688_p1 = esl_zext<64,11>(add_ln37_18_fu_682_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_31_fu_747_p1() {
    zext_ln37_31_fu_747_p1 = esl_zext<11,4>(add_ln37_19_fu_742_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_32_fu_756_p1() {
    zext_ln37_32_fu_756_p1 = esl_zext<64,11>(add_ln37_20_fu_751_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_33_fu_765_p1() {
    zext_ln37_33_fu_765_p1 = esl_zext<64,11>(add_ln37_21_fu_761_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_34_fu_856_p1() {
    zext_ln37_34_fu_856_p1 = esl_zext<64,11>(add_ln37_22_fu_852_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_35_fu_865_p1() {
    zext_ln37_35_fu_865_p1 = esl_zext<64,11>(add_ln37_23_fu_861_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_36_fu_939_p1() {
    zext_ln37_36_fu_939_p1 = esl_zext<64,11>(add_ln37_24_fu_935_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_37_fu_948_p1() {
    zext_ln37_37_fu_948_p1 = esl_zext<64,11>(add_ln37_25_fu_944_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_38_fu_1001_p1() {
    zext_ln37_38_fu_1001_p1 = esl_zext<64,11>(add_ln37_26_reg_1484.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_5_cast14_fu_383_p1() {
    zext_ln37_5_cast14_fu_383_p1 = esl_zext<11,6>(input_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_6_cast_fu_462_p1() {
    zext_ln37_6_cast_fu_462_p1 = esl_zext<7,4>(ap_phi_mux_out_h_0_phi_fu_337_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_6_cast_mid_fu_588_p1() {
    zext_ln37_6_cast_mid_fu_588_p1 = esl_zext<7,4>(out_h_fu_568_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln37_fu_379_p1() {
    zext_ln37_fu_379_p1 = esl_zext<7,6>(input_height.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln45_1_cast_fu_391_p1() {
    zext_ln45_1_cast_fu_391_p1 = esl_zext<11,5>(output_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln45_2_fu_431_p1() {
    zext_ln45_2_fu_431_p1 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln45_3_fu_1101_p1() {
    zext_ln45_3_fu_1101_p1 = esl_zext<64,11>(add_ln45_reg_1544.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln45_4_fu_496_p1() {
    zext_ln45_4_fu_496_p1 = esl_zext<7,4>(out_d_fu_477_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln45_fu_387_p1() {
    zext_ln45_fu_387_p1 = esl_zext<7,5>(output_height.read());
}

void depthwise_conv2d_fix_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1228.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

