onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group Global_signal -radix hexadecimal /tb/clk
add wave -noupdate -group Global_signal -radix hexadecimal /tb/rst_n
add wave -noupdate -group Core_Signal -radix hexadecimal /tb/c1/u_riscv_core_top_2/i_riscv_core_clk
add wave -noupdate -group Core_Signal -radix hexadecimal /tb/c1/u_riscv_core_top_2/i_riscv_core_rst_n
add wave -noupdate -group Instructions -radix hexadecimal /tb/c1/u_riscv_core_top_2/instr
add wave -noupdate -radix hexadecimal /tb/c1/u_riscv_core_top_2/jump_id
add wave -noupdate -group Fetch_Stage -radix hexadecimal -childformat {{{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[31]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[30]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[29]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[28]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[27]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[26]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[25]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[24]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[23]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[22]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[21]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[20]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[19]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[18]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[17]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[16]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[15]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[14]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[13]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[12]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[11]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[10]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[9]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[8]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[7]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[6]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[5]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[4]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[3]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[2]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[1]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[0]} -radix hexadecimal}} -subitemconfig {{/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[31]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[30]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[29]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[28]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[27]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[26]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[25]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[24]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[23]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[22]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[21]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[20]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[19]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[18]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[17]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[16]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[15]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[14]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[13]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[12]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[11]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[10]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[9]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[8]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[7]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[6]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[5]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[4]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[3]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[2]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[1]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/if_id_pipe_instr[0]} {-radix hexadecimal}} /tb/c1/u_riscv_core_top_2/if_id_pipe_instr
add wave -noupdate -group Fetch_Stage -radix decimal /tb/c1/u_riscv_core_top_2/if_id_pipe_pc
add wave -noupdate -group Fetch_Stage -radix decimal /tb/c1/u_riscv_core_top_2/if_pipe_pcf_new
add wave -noupdate -radix decimal /tb/c1/u_riscv_core_top_2/pc_plus_offset_if
add wave -noupdate -group Fetch_to_Decode -radix decimal /tb/c1/u_riscv_core_top_2/if_id_pipe_pc
add wave -noupdate -group Fetch_to_Decode -radix hexadecimal /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_instr
add wave -noupdate -group Fetch_to_Decode -radix decimal /tb/c1/u_riscv_core_top_2/if_id_pipe_pc_plus_offset
add wave -noupdate -group Decoder -expand -group Main_Decoder -radix hexadecimal /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_instr
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_main_decoder_funct3
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_main_decoder_funct7
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_main_decoder_if_illegal
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/i_main_decoder_opcode
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_aluop
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_bjreg
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_branch
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_illegal
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_imsel
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_imsrc
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_isword
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_jump
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_regwrite
add wave -noupdate -group Decoder -expand -group Main_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_main_decoder/o_main_decoder_resultsrc
add wave -noupdate -group Decoder -expand -group ALU_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/i_alu_decoder_aluop
add wave -noupdate -group Decoder -expand -group ALU_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/i_alu_decoder_funct3
add wave -noupdate -group Decoder -expand -group ALU_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/i_alu_decoder_funct7_0
add wave -noupdate -group Decoder -expand -group ALU_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/i_alu_decoder_funct7_5
add wave -noupdate -group Decoder -expand -group ALU_Decoder /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/i_alu_decoder_opcode_5
add wave -noupdate -group Decode_to_Execute -radix decimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_pc
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_alu_control
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_alu_srcb
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_bjreg
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_branch
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_funct3
add wave -noupdate -group Decode_to_Execute -radix decimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_imm
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_isword
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_jump
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_new_mux_sel
add wave -noupdate -group Decode_to_Execute -radix decimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_pc_plus_offset
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_rd
add wave -noupdate -group Decode_to_Execute -radix decimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_rd1
add wave -noupdate -group Decode_to_Execute -radix decimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_rd2
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_regwrite
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_rs1
add wave -noupdate -group Decode_to_Execute -radix hexadecimal /tb/c1/u_riscv_core_top_2/id_ex_pipe_rs2
add wave -noupdate -group Execute_stage -radix hexadecimal /tb/c1/u_riscv_core_top_2/instr_ex
add wave -noupdate -group Execute_stage -expand -group ALU /tb/c1/u_riscv_core_top_2/u_riscv_core_alu_decoder/o_alu_decoder_alucontrol
add wave -noupdate -group Execute_stage -expand -group ALU -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/i_alu_control
add wave -noupdate -group Execute_stage -expand -group ALU /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/i_alu_isword
add wave -noupdate -group Execute_stage -expand -group ALU -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/i_alu_srcA
add wave -noupdate -group Execute_stage -expand -group ALU -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/i_alu_srcB
add wave -noupdate -group Execute_stage -expand -group ALU -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/o_alu_result
add wave -noupdate -group Execute_stage -expand -group ALU -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_alu/o_alu_resultword
add wave -noupdate -group Execute_stage -radix decimal -childformat {{{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[63]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[62]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[61]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[60]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[59]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[58]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[57]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[56]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[55]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[54]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[53]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[52]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[51]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[50]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[49]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[48]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[47]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[46]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[45]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[44]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[43]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[42]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[41]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[40]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[39]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[38]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[37]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[36]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[35]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[34]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[33]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[32]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[31]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[30]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[29]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[28]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[27]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[26]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[25]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[24]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[23]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[22]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[21]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[20]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[19]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[18]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[17]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[16]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[15]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[14]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[13]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[12]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[11]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[10]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[9]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[8]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[7]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[6]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[5]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[4]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[3]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[2]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[1]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[0]} -radix hexadecimal}} -subitemconfig {{/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[63]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[62]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[61]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[60]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[59]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[58]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[57]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[56]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[55]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[54]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[53]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[52]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[51]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[50]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[49]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[48]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[47]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[46]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[45]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[44]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[43]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[42]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[41]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[40]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[39]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[38]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[37]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[36]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[35]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[34]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[33]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[32]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[31]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[30]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[29]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[28]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[27]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[26]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[25]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[24]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[23]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[22]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[21]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[20]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[19]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[18]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[17]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[16]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[15]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[14]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[13]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[12]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[11]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[10]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[9]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[8]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[7]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[6]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[5]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[4]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[3]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[2]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[1]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result[0]} {-radix hexadecimal}} /tb/c1/u_riscv_core_top_2/ex_mem_pipe_alu_result
add wave -noupdate -group Execute_stage -radix hexadecimal /tb/c1/u_riscv_core_top_2/istaken_ex
add wave -noupdate -group Execute_stage -radix decimal /tb/c1/u_riscv_core_top_2/ex_mem_pipe_pc_plus_offset
add wave -noupdate -group Execute_stage -radix hexadecimal /tb/c1/u_riscv_core_top_2/ex_mem_pipe_rd
add wave -noupdate -group Execute_stage -radix hexadecimal /tb/c1/u_riscv_core_top_2/ex_mem_pipe_regwrite
add wave -noupdate -group Execute_stage -radix hexadecimal /tb/c1/u_riscv_core_top_2/ex_mem_pipe_resultsrc
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_rd_ex
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_regwrite_mem
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_regwrite_wb
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_rs1_ex
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_rs1_id
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_rs2_ex
add wave -noupdate -group Forwarding_Block -expand -group Input /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/i_hazard_unit_rs2_id
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_forward_a
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_forward_b
add wave -noupdate -group Forwarding_Block -expand -group Output -radix unsigned /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/o_hazard_unit_forwarda_ex
add wave -noupdate -group Forwarding_Block -expand -group Output -radix decimal /tb/c1/u_riscv_core_top_2/u_riscv_core_hazard_unit/o_hazard_unit_forwardb_ex
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_stall_id
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_stall_if
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_stall_mem
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_stall_ex
add wave -noupdate -group Forwarding_Block -expand -group Output -radix hexadecimal /tb/c1/u_riscv_core_top_2/hu_stall_wb
add wave -noupdate -group Memory -radix decimal /tb/c1/u_riscv_core_top_2/pc_mem
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/instr_mem
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/mem_read_address
add wave -noupdate -group Memory -radix decimal /tb/c1/u_riscv_core_top_2/mem_wb_pipe_alu_result
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/mem_wb_pipe_rd
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/mem_wb_pipe_regwrite
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/mem_wb_pipe_resultsrc
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/read_data_mem
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/read_data_mem_extnd
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/o_mem_write_address
add wave -noupdate -group Memory -radix hexadecimal /tb/c1/u_riscv_core_top_2/o_mem_write_data
add wave -noupdate -expand -group WriteBack -radix hexadecimal /tb/c1/u_riscv_core_top_2/ex_mem_pipe_resultsrc
add wave -noupdate -expand -group WriteBack -radix hexadecimal /tb/c1/u_riscv_core_top_2/instr_wb
add wave -noupdate -expand -group WriteBack -radix decimal -childformat {{{/tb/c1/u_riscv_core_top_2/result_wb[63]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[62]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[61]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[60]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[59]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[58]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[57]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[56]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[55]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[54]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[53]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[52]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[51]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[50]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[49]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[48]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[47]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[46]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[45]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[44]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[43]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[42]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[41]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[40]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[39]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[38]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[37]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[36]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[35]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[34]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[33]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[32]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[31]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[30]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[29]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[28]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[27]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[26]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[25]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[24]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[23]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[22]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[21]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[20]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[19]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[18]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[17]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[16]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[15]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[14]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[13]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[12]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[11]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[10]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[9]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[8]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[7]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[6]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[5]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[4]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[3]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[2]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[1]} -radix hexadecimal} {{/tb/c1/u_riscv_core_top_2/result_wb[0]} -radix hexadecimal}} -subitemconfig {{/tb/c1/u_riscv_core_top_2/result_wb[63]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[62]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[61]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[60]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[59]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[58]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[57]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[56]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[55]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[54]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[53]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[52]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[51]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[50]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[49]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[48]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[47]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[46]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[45]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[44]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[43]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[42]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[41]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[40]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[39]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[38]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[37]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[36]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[35]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[34]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[33]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[32]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[31]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[30]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[29]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[28]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[27]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[26]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[25]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[24]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[23]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[22]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[21]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[20]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[19]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[18]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[17]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[16]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[15]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[14]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[13]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[12]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[11]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[10]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[9]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[8]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[7]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[6]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[5]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[4]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[3]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[2]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[1]} {-radix hexadecimal} {/tb/c1/u_riscv_core_top_2/result_wb[0]} {-radix hexadecimal}} /tb/c1/u_riscv_core_top_2/result_wb
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {2840811775 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 311
configure wave -valuecolwidth 151
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {2840801668 ps} {2840802631 ps}
