
# Masauso Lungu 209533

# Lab 3: Introduction to Vivado

## Links:
[*My github repository*](https://github.com/Masauso-L/Digital-electronics-1/tree/main/Labs/03-vivado)

## Learning objectives
The purpose of this laboratory exercise is to learn to use Vivado to create a simple HDL design targeting Nexys A7 Artix-7 FPGA Trainer Board.

## Preparation task
 Connections of LEDs and slide switches to FPGA pins on Nexys A7 board.( Note: switch 8 and 9 connect to high voltage of 1.8 and the rest connect to 3.3 V)
| **LEDs** | **FPGA pins for LEDs** | **SLIDE SWITCHES** | **FPGA pins for S-Switches** |
| :-: | :-: | :-: | :-: | 
| LD0 | H17 | SW0 | J15 | 
| LD1 | K15 | SW1 | L16 | 
| LD2 | J13 | SW2 | M13 | 
| LD3 | N14 | SW3 | R16 | 
| LD4 | R18 | SW4 | R17 | 
| LD5 | V17 | SW5 | T18 | 
| LD6 | U17 | SW6 | U18 | 
| LD7 | U16 | SW7 | R13 | 
| LD8 | V16 | SW8 | T8 | 
| LD9 | T15 | SW9 | U8 | 
| LD10 | U14 | SW10 | R16 | 
| LD11 | T16 | SW11 | T13 | 
| LD12 | V15 | SW12 | H6 | 
| LD13 | V14 | SW13 | U12 | 
| LD14 | V12 | SW14 | U11 | 
| LD15 | V11 | SW15 | V10 |  

## Homework

### Two-bit wide 4-to-1 multiplexer



### Vivado tutorial

