
capstoneotw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caa0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002380  0800cc40  0800cc40  0000dc40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800efc0  0800efc0  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800efc0  0800efc0  0000ffc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800efc8  0800efc8  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800efc8  0800efc8  0000ffc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800efcc  0800efcc  0000ffcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800efd0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001244  200001f4  0800f1c4  000101f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001438  0800f1c4  00010438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174b9  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000312d  00000000  00000000  000276dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002a810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c6  00000000  00000000  0002bf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019904  00000000  00000000  0002d24e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000198fe  00000000  00000000  00046b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bb32  00000000  00000000  00060450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fbf82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ae4  00000000  00000000  000fbfc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00103aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cc28 	.word	0x0800cc28

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800cc28 	.word	0x0800cc28

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <ESP_Init>:
static ESP8266_Status ESP_SendCommand(char *cmd, const char *ack, uint32_t timeout);
static ESP8266_Status ESP_SendBinary(uint8_t *bin, size_t len, const char *ack, uint32_t timeout);
static int MQTT_BuildConnect(uint8_t *packet, const char *clientID, const char *username, const char *password, uint16_t keepalive);

ESP8266_Status ESP_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
	ESP8266_Status res;
	USER_LOG("Initializing ESP8266...");
 8000f0a:	4814      	ldr	r0, [pc, #80]	@ (8000f5c <ESP_Init+0x58>)
 8000f0c:	f009 f91c 	bl	800a148 <puts>
	HAL_Delay(1000);
 8000f10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f14:	f004 f914 	bl	8005140 <HAL_Delay>
//    }
//
//    USER_LOG("Waiting 5 Seconds for Reset to Complete...");
//    HAL_Delay(5000);  // wait for reset to complete

    res = ESP_SendCommand("AT\r\n", "OK", 2000);
 8000f18:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f1c:	4910      	ldr	r1, [pc, #64]	@ (8000f60 <ESP_Init+0x5c>)
 8000f1e:	4811      	ldr	r0, [pc, #68]	@ (8000f64 <ESP_Init+0x60>)
 8000f20:	f000 faba 	bl	8001498 <ESP_SendCommand>
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
    if (res != ESP8266_OK){
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <ESP_Init+0x2e>
    	DEBUG_LOG("ESP8266 Not Responding...");
    	return res;
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	e010      	b.n	8000f54 <ESP_Init+0x50>
    }

    res = ESP_SendCommand("ATE0\r\n", "OK", 2000); // Disable echo
 8000f32:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f36:	490a      	ldr	r1, [pc, #40]	@ (8000f60 <ESP_Init+0x5c>)
 8000f38:	480b      	ldr	r0, [pc, #44]	@ (8000f68 <ESP_Init+0x64>)
 8000f3a:	f000 faad 	bl	8001498 <ESP_SendCommand>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
    if (res != ESP8266_OK){
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <ESP_Init+0x48>
    	DEBUG_LOG("Disable echo Command Failed...");
    	return res;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	e003      	b.n	8000f54 <ESP_Init+0x50>
    }
    USER_LOG("ESP8266 Initialized Successfully...");
 8000f4c:	4807      	ldr	r0, [pc, #28]	@ (8000f6c <ESP_Init+0x68>)
 8000f4e:	f009 f8fb 	bl	800a148 <puts>
    return ESP8266_OK;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	0800cc40 	.word	0x0800cc40
 8000f60:	0800cc60 	.word	0x0800cc60
 8000f64:	0800cc64 	.word	0x0800cc64
 8000f68:	0800cc6c 	.word	0x0800cc6c
 8000f6c:	0800cc74 	.word	0x0800cc74

08000f70 <ESP_ConnectWiFi>:

ESP8266_Status ESP_ConnectWiFi(const char *ssid, const char *password, char *ip_buffer, uint16_t buffer_len)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b0a8      	sub	sp, #160	@ 0xa0
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	807b      	strh	r3, [r7, #2]
    USER_LOG("Setting in Station Mode");
 8000f7e:	4834      	ldr	r0, [pc, #208]	@ (8001050 <ESP_ConnectWiFi+0xe0>)
 8000f80:	f009 f8e2 	bl	800a148 <puts>
    // Set in Station Mode
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+CWMODE=1\r\n");
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	4a32      	ldr	r2, [pc, #200]	@ (8001054 <ESP_ConnectWiFi+0xe4>)
 8000f8a:	2180      	movs	r1, #128	@ 0x80
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f009 f8e3 	bl	800a158 <sniprintf>

    ESP8266_Status result = ESP_SendCommand(cmd, "OK", 2000); // wait up to 2s
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f9a:	492f      	ldr	r1, [pc, #188]	@ (8001058 <ESP_ConnectWiFi+0xe8>)
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 fa7b 	bl	8001498 <ESP_SendCommand>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 8000fa8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d005      	beq.n	8000fbc <ESP_ConnectWiFi+0x4c>
    {
    	USER_LOG("Station Mode Failed.");
 8000fb0:	482a      	ldr	r0, [pc, #168]	@ (800105c <ESP_ConnectWiFi+0xec>)
 8000fb2:	f009 f8c9 	bl	800a148 <puts>
        return result;
 8000fb6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000fba:	e044      	b.n	8001046 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("Connecting to WiFi SSID: %s", ssid);
 8000fbc:	68f9      	ldr	r1, [r7, #12]
 8000fbe:	4828      	ldr	r0, [pc, #160]	@ (8001060 <ESP_ConnectWiFi+0xf0>)
 8000fc0:	f009 f85a 	bl	800a078 <iprintf>
    // Send join command
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 8000fc4:	f107 0014 	add.w	r0, r7, #20
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4a25      	ldr	r2, [pc, #148]	@ (8001064 <ESP_ConnectWiFi+0xf4>)
 8000fd0:	2180      	movs	r1, #128	@ 0x80
 8000fd2:	f009 f8c1 	bl	800a158 <sniprintf>

    result = ESP_SendCommand(cmd, "WIFI CONNECTED", 10000); // wait up to 10s
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fde:	4922      	ldr	r1, [pc, #136]	@ (8001068 <ESP_ConnectWiFi+0xf8>)
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 fa59 	bl	8001498 <ESP_SendCommand>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 8000fec:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d008      	beq.n	8001006 <ESP_ConnectWiFi+0x96>
    {
    	USER_LOG("WiFi connection failed.");
 8000ff4:	481d      	ldr	r0, [pc, #116]	@ (800106c <ESP_ConnectWiFi+0xfc>)
 8000ff6:	f009 f8a7 	bl	800a148 <puts>
        ESP_ConnState = ESP8266_DISCONNECTED;
 8000ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8001070 <ESP_ConnectWiFi+0x100>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
        return result;
 8001000:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001004:	e01f      	b.n	8001046 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("WiFi Connected. Waiting for IP...");
 8001006:	481b      	ldr	r0, [pc, #108]	@ (8001074 <ESP_ConnectWiFi+0x104>)
 8001008:	f009 f89e 	bl	800a148 <puts>
    ESP_ConnState = ESP8266_CONNECTED_NO_IP;
 800100c:	4b18      	ldr	r3, [pc, #96]	@ (8001070 <ESP_ConnectWiFi+0x100>)
 800100e:	2201      	movs	r2, #1
 8001010:	701a      	strb	r2, [r3, #0]
    // Fetch IP with retries inside ESP_GetIP
    result = ESP_GetIP(ip_buffer, buffer_len);
 8001012:	887b      	ldrh	r3, [r7, #2]
 8001014:	4619      	mov	r1, r3
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 f9b0 	bl	800137c <ESP_GetIP>
 800101c:	4603      	mov	r3, r0
 800101e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 8001022:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001026:	2b00      	cmp	r3, #0
 8001028:	d008      	beq.n	800103c <ESP_ConnectWiFi+0xcc>
    {
    	USER_LOG("Failed to fetch IP. Status=%d", result);
 800102a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800102e:	4619      	mov	r1, r3
 8001030:	4811      	ldr	r0, [pc, #68]	@ (8001078 <ESP_ConnectWiFi+0x108>)
 8001032:	f009 f821 	bl	800a078 <iprintf>
        return result;
 8001036:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800103a:	e004      	b.n	8001046 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("WiFi + IP ready: %s", ip_buffer);
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	480f      	ldr	r0, [pc, #60]	@ (800107c <ESP_ConnectWiFi+0x10c>)
 8001040:	f009 f81a 	bl	800a078 <iprintf>
    return ESP8266_OK;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3798      	adds	r7, #152	@ 0x98
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	0800cca0 	.word	0x0800cca0
 8001054:	0800ccc0 	.word	0x0800ccc0
 8001058:	0800cc60 	.word	0x0800cc60
 800105c:	0800ccd0 	.word	0x0800ccd0
 8001060:	0800ccf0 	.word	0x0800ccf0
 8001064:	0800cd18 	.word	0x0800cd18
 8001068:	0800cd30 	.word	0x0800cd30
 800106c:	0800cd40 	.word	0x0800cd40
 8001070:	20000210 	.word	0x20000210
 8001074:	0800cd60 	.word	0x0800cd60
 8001078:	0800cd8c 	.word	0x0800cd8c
 800107c:	0800cdb4 	.word	0x0800cdb4

08001080 <ESP_MQTT_Connect>:

/* ===================== MQTT IMPLEMENTATION ===================== */

ESP8266_Status ESP_MQTT_Connect(const char *broker, uint16_t port, const char *clientID,
		const char *username, const char *password, uint16_t keepalive)
{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b0d9      	sub	sp, #356	@ 0x164
 8001084:	af02      	add	r7, sp, #8
 8001086:	f507 74ac 	add.w	r4, r7, #344	@ 0x158
 800108a:	f5a4 74a6 	sub.w	r4, r4, #332	@ 0x14c
 800108e:	6020      	str	r0, [r4, #0]
 8001090:	4608      	mov	r0, r1
 8001092:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 8001096:	f5a1 71aa 	sub.w	r1, r1, #340	@ 0x154
 800109a:	600a      	str	r2, [r1, #0]
 800109c:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 80010a0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80010a4:	6013      	str	r3, [r2, #0]
 80010a6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010aa:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 80010ae:	4602      	mov	r2, r0
 80010b0:	801a      	strh	r2, [r3, #0]
    char cmd[64];
    uint8_t packet[256];
    int len = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    ESP8266_Status res;

    USER_LOG("Connecting to MQTT broker %s:%d", broker, port);
 80010b8:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010bc:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 80010c0:	881a      	ldrh	r2, [r3, #0]
 80010c2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010c6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80010ca:	6819      	ldr	r1, [r3, #0]
 80010cc:	4839      	ldr	r0, [pc, #228]	@ (80011b4 <ESP_MQTT_Connect+0x134>)
 80010ce:	f008 ffd3 	bl	800a078 <iprintf>

    /****** Step 1: TCP connect ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", broker, port);
 80010d2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010d6:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 80010da:	881a      	ldrh	r2, [r3, #0]
 80010dc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010e0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80010e4:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 80010e8:	9200      	str	r2, [sp, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a32      	ldr	r2, [pc, #200]	@ (80011b8 <ESP_MQTT_Connect+0x138>)
 80010ee:	2140      	movs	r1, #64	@ 0x40
 80010f0:	f009 f832 	bl	800a158 <sniprintf>
    res = ESP_SendCommand(cmd, "CONNECT", 5000);
 80010f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fc:	492f      	ldr	r1, [pc, #188]	@ (80011bc <ESP_MQTT_Connect+0x13c>)
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f9ca 	bl	8001498 <ESP_SendCommand>
 8001104:	4603      	mov	r3, r0
 8001106:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 800110a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800110e:	2b00      	cmp	r3, #0
 8001110:	d002      	beq.n	8001118 <ESP_MQTT_Connect+0x98>
    	 DEBUG_LOG("CIPSTART Failed with ESP ERROR %d..", res);
    	 return res;
 8001112:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001116:	e048      	b.n	80011aa <ESP_MQTT_Connect+0x12a>
    }

    /****** Step 2: Build MQTT CONNECT packet ******/

    len = MQTT_BuildConnect(packet, clientID, username, password, keepalive);
 8001118:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800111c:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8001120:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001124:	f5a3 71aa 	sub.w	r1, r3, #340	@ 0x154
 8001128:	f107 0010 	add.w	r0, r7, #16
 800112c:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001136:	6812      	ldr	r2, [r2, #0]
 8001138:	6809      	ldr	r1, [r1, #0]
 800113a:	f000 fa97 	bl	800166c <MQTT_BuildConnect>
 800113e:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    /****** Step 3: Tell ESP how many bytes to send ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", len);
 8001142:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8001146:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800114a:	4a1d      	ldr	r2, [pc, #116]	@ (80011c0 <ESP_MQTT_Connect+0x140>)
 800114c:	2140      	movs	r1, #64	@ 0x40
 800114e:	f009 f803 	bl	800a158 <sniprintf>
    res = ESP_SendCommand(cmd, ">", 2000);
 8001152:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001156:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800115a:	491a      	ldr	r1, [pc, #104]	@ (80011c4 <ESP_MQTT_Connect+0x144>)
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f99b 	bl	8001498 <ESP_SendCommand>
 8001162:	4603      	mov	r3, r0
 8001164:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 8001168:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800116c:	2b00      	cmp	r3, #0
 800116e:	d002      	beq.n	8001176 <ESP_MQTT_Connect+0xf6>
    	DEBUG_LOG("CIPSEND Failed with ESP ERROR %d..", res);
    	 return res;
 8001170:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001174:	e019      	b.n	80011aa <ESP_MQTT_Connect+0x12a>
    }

    /****** Step 4: Send packet and wait for CONNACK ******/

    res = ESP_SendBinary(packet, len, "\x20", 5000);
 8001176:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 800117a:	f107 0010 	add.w	r0, r7, #16
 800117e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001182:	4a11      	ldr	r2, [pc, #68]	@ (80011c8 <ESP_MQTT_Connect+0x148>)
 8001184:	f000 fa06 	bl	8001594 <ESP_SendBinary>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 800118e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001192:	2b00      	cmp	r3, #0
 8001194:	d005      	beq.n	80011a2 <ESP_MQTT_Connect+0x122>
    	DEBUG_LOG("Send Connect Command Failed with ESP ERROR %d..", res);
    	USER_LOG("MQTT CONNACK failed.");
 8001196:	480d      	ldr	r0, [pc, #52]	@ (80011cc <ESP_MQTT_Connect+0x14c>)
 8001198:	f008 ffd6 	bl	800a148 <puts>
    	 return res;
 800119c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80011a0:	e003      	b.n	80011aa <ESP_MQTT_Connect+0x12a>
    }

	USER_LOG("MQTT CONNACK received, broker accepted connection.");
 80011a2:	480b      	ldr	r0, [pc, #44]	@ (80011d0 <ESP_MQTT_Connect+0x150>)
 80011a4:	f008 ffd0 	bl	800a148 <puts>
    return ESP8266_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd90      	pop	{r4, r7, pc}
 80011b4:	0800cdd4 	.word	0x0800cdd4
 80011b8:	0800ce00 	.word	0x0800ce00
 80011bc:	0800ce1c 	.word	0x0800ce1c
 80011c0:	0800ce24 	.word	0x0800ce24
 80011c4:	0800ce34 	.word	0x0800ce34
 80011c8:	0800ce38 	.word	0x0800ce38
 80011cc:	0800ce3c 	.word	0x0800ce3c
 80011d0:	0800ce5c 	.word	0x0800ce5c

080011d4 <ESP_MQTT_Publish>:

ESP8266_Status ESP_MQTT_Publish(const char *topic, const char *message, uint8_t qos)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b0d8      	sub	sp, #352	@ 0x160
 80011d8:	af00      	add	r7, sp, #0
 80011da:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011de:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80011e2:	6018      	str	r0, [r3, #0]
 80011e4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011e8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80011ec:	6019      	str	r1, [r3, #0]
 80011ee:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011f2:	f2a3 1359 	subw	r3, r3, #345	@ 0x159
 80011f6:	701a      	strb	r2, [r3, #0]
    char cmd[64];
    uint8_t packet[256];
    int len = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
//    USER_LOG("Publishing to MQTT Topic:message %s:%s", topic, message);

    /****** Step 1: Build MQTT Publish packet ******/

    /* Fixed Header */
    packet[len++] = 0x30 | (qos << 1); // PUBLISH, QoS
 80011fe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001202:	f2a3 1359 	subw	r3, r3, #345	@ 0x159
 8001206:	f993 3000 	ldrsb.w	r3, [r3]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	b25b      	sxtb	r3, r3
 800120e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001212:	b259      	sxtb	r1, r3
 8001214:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 800121e:	b2c9      	uxtb	r1, r1
 8001220:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001224:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 8001228:	54d1      	strb	r1, [r2, r3]
    int remLenPos = len++;  // will be calculated later
 800122a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001234:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    /* Variable Header */
    // Topic
    uint16_t tlen = strlen(topic);
 8001238:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800123c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	f7ff f82d 	bl	80002a0 <strlen>
 8001246:	4603      	mov	r3, r0
 8001248:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
    packet[len++] = tlen >> 8;  // store topic len
 800124c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001250:	0a1b      	lsrs	r3, r3, #8
 8001252:	b299      	uxth	r1, r3
 8001254:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001258:	1c5a      	adds	r2, r3, #1
 800125a:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 800125e:	b2c9      	uxtb	r1, r1
 8001260:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001264:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 8001268:	54d1      	strb	r1, [r2, r3]
    packet[len++] = tlen & 0xFF;  // store topic len
 800126a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001274:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001278:	b2d1      	uxtb	r1, r2
 800127a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800127e:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 8001282:	54d1      	strb	r1, [r2, r3]
    memcpy(&packet[len], topic, tlen); len += tlen;  // store topic
 8001284:	f107 0210 	add.w	r2, r7, #16
 8001288:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800128c:	18d0      	adds	r0, r2, r3
 800128e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001292:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001296:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800129a:	6819      	ldr	r1, [r3, #0]
 800129c:	f009 f97f 	bl	800a59e <memcpy>
 80012a0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80012a4:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 80012a8:	4413      	add	r3, r2
 80012aa:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    /* Payload */
    // Message
    uint16_t mlen = strlen(message);
 80012ae:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012b2:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80012b6:	6818      	ldr	r0, [r3, #0]
 80012b8:	f7fe fff2 	bl	80002a0 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
    memcpy(&packet[len], message, mlen); len += mlen;  // store message
 80012c2:	f107 0210 	add.w	r2, r7, #16
 80012c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80012ca:	18d0      	adds	r0, r2, r3
 80012cc:	f8b7 2154 	ldrh.w	r2, [r7, #340]	@ 0x154
 80012d0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012d4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80012d8:	6819      	ldr	r1, [r3, #0]
 80012da:	f009 f960 	bl	800a59e <memcpy>
 80012de:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80012e2:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 80012e6:	4413      	add	r3, r2
 80012e8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    // Remaining length
    packet[remLenPos] = len - 2;  // remove first 2 bytes of Fixed Header
 80012ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	3b02      	subs	r3, #2
 80012f4:	b2d9      	uxtb	r1, r3
 80012f6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012fa:	f5a3 72a8 	sub.w	r2, r3, #336	@ 0x150
 80012fe:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001302:	4413      	add	r3, r2
 8001304:	460a      	mov	r2, r1
 8001306:	701a      	strb	r2, [r3, #0]

    /****** Step 2: Tell ESP how many bytes to send  ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", len);
 8001308:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800130c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001310:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <ESP_MQTT_Publish+0x19c>)
 8001312:	2140      	movs	r1, #64	@ 0x40
 8001314:	f008 ff20 	bl	800a158 <sniprintf>
    res = ESP_SendCommand(cmd, ">", 2000);
 8001318:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800131c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001320:	4914      	ldr	r1, [pc, #80]	@ (8001374 <ESP_MQTT_Publish+0x1a0>)
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f8b8 	bl	8001498 <ESP_SendCommand>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 800132e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <ESP_MQTT_Publish+0x168>
    	DEBUG_LOG("CIPSEND Failed with ESP ERROR %d..", res);
    	 return res;
 8001336:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800133a:	e013      	b.n	8001364 <ESP_MQTT_Publish+0x190>
    }

    /****** Step 3: Send packet and wait for ACK ******/

    res = ESP_SendBinary(packet, len, "SEND OK", 5000);
 800133c:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8001340:	f107 0010 	add.w	r0, r7, #16
 8001344:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <ESP_MQTT_Publish+0x1a4>)
 800134a:	f000 f923 	bl	8001594 <ESP_SendBinary>
 800134e:	4603      	mov	r3, r0
 8001350:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 8001354:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <ESP_MQTT_Publish+0x18e>
    	DEBUG_LOG("Publish Command Failed with ESP ERROR %d..", res);
    	 return res;
 800135c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001360:	e000      	b.n	8001364 <ESP_MQTT_Publish+0x190>
    }

//    USER_LOG ("Successfully Published to Broker..");
    return ESP8266_OK;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	0800ce24 	.word	0x0800ce24
 8001374:	0800ce34 	.word	0x0800ce34
 8001378:	0800ce98 	.word	0x0800ce98

0800137c <ESP_GetIP>:
}

/* ===================== Static Functions ===================== */

static ESP8266_Status ESP_GetIP(char *ip_buffer, uint16_t buffer_len)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]
	DEBUG_LOG("Fetching IP Address...");

    for (int attempt = 1; attempt <= 3; attempt++)
 8001388:	2301      	movs	r3, #1
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
 800138c:	e06a      	b.n	8001464 <ESP_GetIP+0xe8>
    {
        ESP8266_Status result = ESP_SendCommand("AT+CIFSR\r\n", "OK", 5000);
 800138e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001392:	493a      	ldr	r1, [pc, #232]	@ (800147c <ESP_GetIP+0x100>)
 8001394:	483a      	ldr	r0, [pc, #232]	@ (8001480 <ESP_GetIP+0x104>)
 8001396:	f000 f87f 	bl	8001498 <ESP_SendCommand>
 800139a:	4603      	mov	r3, r0
 800139c:	76fb      	strb	r3, [r7, #27]
        if (result != ESP8266_OK)
 800139e:	7efb      	ldrb	r3, [r7, #27]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d15b      	bne.n	800145c <ESP_GetIP+0xe0>
        {
        	DEBUG_LOG("CIFSR failed on attempt %d", attempt);
            continue;
        }

        char *search = esp_rx_buffer;
 80013a4:	4b37      	ldr	r3, [pc, #220]	@ (8001484 <ESP_GetIP+0x108>)
 80013a6:	623b      	str	r3, [r7, #32]
        char *last_ip = NULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]

        while ((search = strstr(search, "STAIP,")) != NULL)
 80013ac:	e01d      	b.n	80013ea <ESP_GetIP+0x6e>
        {
            char *ip_start = strstr(search, "STAIP,\"");
 80013ae:	4936      	ldr	r1, [pc, #216]	@ (8001488 <ESP_GetIP+0x10c>)
 80013b0:	6a38      	ldr	r0, [r7, #32]
 80013b2:	f009 f857 	bl	800a464 <strstr>
 80013b6:	6138      	str	r0, [r7, #16]
            if (ip_start)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d012      	beq.n	80013e4 <ESP_GetIP+0x68>
            {
                ip_start += 7;
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	3307      	adds	r3, #7
 80013c2:	613b      	str	r3, [r7, #16]
                char *end = strchr(ip_start, '"');
 80013c4:	2122      	movs	r1, #34	@ 0x22
 80013c6:	6938      	ldr	r0, [r7, #16]
 80013c8:	f009 f82c 	bl	800a424 <strchr>
 80013cc:	60f8      	str	r0, [r7, #12]
                if (end && ((end - ip_start) < buffer_len))
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d007      	beq.n	80013e4 <ESP_GetIP+0x68>
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad2      	subs	r2, r2, r3
 80013da:	887b      	ldrh	r3, [r7, #2]
 80013dc:	429a      	cmp	r2, r3
 80013de:	da01      	bge.n	80013e4 <ESP_GetIP+0x68>
                {
                    last_ip = ip_start;
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	61fb      	str	r3, [r7, #28]
                }
            }
            search += 6;
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	3306      	adds	r3, #6
 80013e8:	623b      	str	r3, [r7, #32]
        while ((search = strstr(search, "STAIP,")) != NULL)
 80013ea:	4928      	ldr	r1, [pc, #160]	@ (800148c <ESP_GetIP+0x110>)
 80013ec:	6a38      	ldr	r0, [r7, #32]
 80013ee:	f009 f839 	bl	800a464 <strstr>
 80013f2:	6238      	str	r0, [r7, #32]
 80013f4:	6a3b      	ldr	r3, [r7, #32]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1d9      	bne.n	80013ae <ESP_GetIP+0x32>
        }

        if (last_ip)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d028      	beq.n	8001452 <ESP_GetIP+0xd6>
        {
            char *end = strchr(last_ip, '"');
 8001400:	2122      	movs	r1, #34	@ 0x22
 8001402:	69f8      	ldr	r0, [r7, #28]
 8001404:	f009 f80e 	bl	800a424 <strchr>
 8001408:	6178      	str	r0, [r7, #20]
            strncpy(ip_buffer, last_ip, end - last_ip);
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	461a      	mov	r2, r3
 8001412:	69f9      	ldr	r1, [r7, #28]
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f009 f812 	bl	800a43e <strncpy>
            ip_buffer[end - last_ip] = '\0';
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	461a      	mov	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]

            if (strcmp(ip_buffer, "0.0.0.0") == 0)
 800142a:	4919      	ldr	r1, [pc, #100]	@ (8001490 <ESP_GetIP+0x114>)
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7fe fed7 	bl	80001e0 <strcmp>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d107      	bne.n	8001448 <ESP_GetIP+0xcc>
            {
            	DEBUG_LOG("Attempt %d: IP not ready yet (0.0.0.0). Retrying...", attempt);
                ESP_ConnState = ESP8266_CONNECTED_NO_IP;
 8001438:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <ESP_GetIP+0x118>)
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]
                HAL_Delay(1000);
 800143e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001442:	f003 fe7d 	bl	8005140 <HAL_Delay>
                continue;
 8001446:	e00a      	b.n	800145e <ESP_GetIP+0xe2>
            }

            DEBUG_LOG("Got IP: %s", ip_buffer);
            ESP_ConnState = ESP8266_CONNECTED_IP;
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <ESP_GetIP+0x118>)
 800144a:	2202      	movs	r2, #2
 800144c:	701a      	strb	r2, [r3, #0]
            return ESP8266_OK;
 800144e:	2300      	movs	r3, #0
 8001450:	e00f      	b.n	8001472 <ESP_GetIP+0xf6>
        }

        DEBUG_LOG("Attempt %d: Failed to parse STAIP.", attempt);
        HAL_Delay(500);
 8001452:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001456:	f003 fe73 	bl	8005140 <HAL_Delay>
 800145a:	e000      	b.n	800145e <ESP_GetIP+0xe2>
            continue;
 800145c:	bf00      	nop
    for (int attempt = 1; attempt <= 3; attempt++)
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	3301      	adds	r3, #1
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
 8001464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001466:	2b03      	cmp	r3, #3
 8001468:	dd91      	ble.n	800138e <ESP_GetIP+0x12>
    }

    DEBUG_LOG("Failed to fetch IP after retries.");
    ESP_ConnState = ESP8266_CONNECTED_NO_IP;  // still connected, but no IP
 800146a:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <ESP_GetIP+0x118>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
    return ESP8266_ERROR;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	0800cc60 	.word	0x0800cc60
 8001480:	0800cee8 	.word	0x0800cee8
 8001484:	20000214 	.word	0x20000214
 8001488:	0800cef4 	.word	0x0800cef4
 800148c:	0800cefc 	.word	0x0800cefc
 8001490:	0800cf04 	.word	0x0800cf04
 8001494:	20000210 	.word	0x20000210

08001498 <ESP_SendCommand>:

static ESP8266_Status ESP_SendCommand(char *cmd, const char *ack, uint32_t timeout)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
    uint8_t ch;
    uint16_t idx = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	83fb      	strh	r3, [r7, #30]
    uint32_t tickstart;
    int found = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]

    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 80014ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014b0:	2100      	movs	r1, #0
 80014b2:	4835      	ldr	r0, [pc, #212]	@ (8001588 <ESP_SendCommand+0xf0>)
 80014b4:	f008 ffae 	bl	800a414 <memset>
    tickstart = HAL_GetTick();
 80014b8:	f003 fe36 	bl	8005128 <HAL_GetTick>
 80014bc:	6178      	str	r0, [r7, #20]

    if (strlen(cmd) > 0)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d044      	beq.n	8001550 <ESP_SendCommand+0xb8>
    {
        DEBUG_LOG("Sending: %s", cmd);
        if (HAL_UART_Transmit(&ESP_UART, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY) != HAL_OK)
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f7fe feea 	bl	80002a0 <strlen>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014d4:	68f9      	ldr	r1, [r7, #12]
 80014d6:	482d      	ldr	r0, [pc, #180]	@ (800158c <ESP_SendCommand+0xf4>)
 80014d8:	f007 fb70 	bl	8008bbc <HAL_UART_Transmit>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d036      	beq.n	8001550 <ESP_SendCommand+0xb8>
            return ESP8266_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e04c      	b.n	8001580 <ESP_SendCommand+0xe8>
    }

    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
    {
        if (HAL_UART_Receive(&ESP_UART, &ch, 1, 10) == HAL_OK)
 80014e6:	f107 0113 	add.w	r1, r7, #19
 80014ea:	230a      	movs	r3, #10
 80014ec:	2201      	movs	r2, #1
 80014ee:	4827      	ldr	r0, [pc, #156]	@ (800158c <ESP_SendCommand+0xf4>)
 80014f0:	f007 fbef 	bl	8008cd2 <HAL_UART_Receive>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d12a      	bne.n	8001550 <ESP_SendCommand+0xb8>
        {
            esp_rx_buffer[idx++] = ch;
 80014fa:	8bfb      	ldrh	r3, [r7, #30]
 80014fc:	1c5a      	adds	r2, r3, #1
 80014fe:	83fa      	strh	r2, [r7, #30]
 8001500:	461a      	mov	r2, r3
 8001502:	7cf9      	ldrb	r1, [r7, #19]
 8001504:	4b20      	ldr	r3, [pc, #128]	@ (8001588 <ESP_SendCommand+0xf0>)
 8001506:	5499      	strb	r1, [r3, r2]
            esp_rx_buffer[idx]   = '\0';
 8001508:	8bfb      	ldrh	r3, [r7, #30]
 800150a:	4a1f      	ldr	r2, [pc, #124]	@ (8001588 <ESP_SendCommand+0xf0>)
 800150c:	2100      	movs	r1, #0
 800150e:	54d1      	strb	r1, [r2, r3]

            // check for ACK
            if (!found && strstr(esp_rx_buffer, ack))
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d108      	bne.n	8001528 <ESP_SendCommand+0x90>
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	481b      	ldr	r0, [pc, #108]	@ (8001588 <ESP_SendCommand+0xf0>)
 800151a:	f008 ffa3 	bl	800a464 <strstr>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <ESP_SendCommand+0x90>
            {
                DEBUG_LOG("Matched ACK: %s", ack);
                found = 1; // mark as found but keep reading
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
            }

            // handle busy response
            if (strstr(esp_rx_buffer, "busy"))
 8001528:	4919      	ldr	r1, [pc, #100]	@ (8001590 <ESP_SendCommand+0xf8>)
 800152a:	4817      	ldr	r0, [pc, #92]	@ (8001588 <ESP_SendCommand+0xf0>)
 800152c:	f008 ff9a 	bl	800a464 <strstr>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d00c      	beq.n	8001550 <ESP_SendCommand+0xb8>
            {
                DEBUG_LOG("ESP is busy... delaying before retry");
                HAL_Delay(1500);
 8001536:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800153a:	f003 fe01 	bl	8005140 <HAL_Delay>
                idx = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	83fb      	strh	r3, [r7, #30]
                memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 8001542:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001546:	2100      	movs	r1, #0
 8001548:	480f      	ldr	r0, [pc, #60]	@ (8001588 <ESP_SendCommand+0xf0>)
 800154a:	f008 ff63 	bl	800a414 <memset>
                continue;
 800154e:	bf00      	nop
    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
 8001550:	f003 fdea 	bl	8005128 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	d904      	bls.n	800156a <ESP_SendCommand+0xd2>
 8001560:	8bfb      	ldrh	r3, [r7, #30]
 8001562:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001566:	4293      	cmp	r3, r2
 8001568:	d9bd      	bls.n	80014e6 <ESP_SendCommand+0x4e>
            }
        }
    }

    if (found)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <ESP_SendCommand+0xdc>
    {
        DEBUG_LOG("Full buffer: %s", esp_rx_buffer);
        return ESP8266_OK;
 8001570:	2300      	movs	r3, #0
 8001572:	e005      	b.n	8001580 <ESP_SendCommand+0xe8>
    }

    if (idx == 0)
 8001574:	8bfb      	ldrh	r3, [r7, #30]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <ESP_SendCommand+0xe6>
        return ESP8266_NO_RESPONSE;
 800157a:	2303      	movs	r3, #3
 800157c:	e000      	b.n	8001580 <ESP_SendCommand+0xe8>

    DEBUG_LOG("Timeout or no ACK. Buffer: %s", esp_rx_buffer);
    return ESP8266_TIMEOUT;
 800157e:	2302      	movs	r3, #2
}
 8001580:	4618      	mov	r0, r3
 8001582:	3720      	adds	r7, #32
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000214 	.word	0x20000214
 800158c:	20000ba8 	.word	0x20000ba8
 8001590:	0800cf0c 	.word	0x0800cf0c

08001594 <ESP_SendBinary>:

static ESP8266_Status ESP_SendBinary(uint8_t *bin, size_t len, const char *ack, uint32_t timeout)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
 80015a0:	603b      	str	r3, [r7, #0]
    uint8_t ch;
    uint16_t idx = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	83fb      	strh	r3, [r7, #30]
    uint32_t tickstart;
    int found = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]

    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 80015aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ae:	2100      	movs	r1, #0
 80015b0:	482b      	ldr	r0, [pc, #172]	@ (8001660 <ESP_SendBinary+0xcc>)
 80015b2:	f008 ff2f 	bl	800a414 <memset>
    tickstart = HAL_GetTick();
 80015b6:	f003 fdb7 	bl	8005128 <HAL_GetTick>
 80015ba:	6178      	str	r0, [r7, #20]

    if (len > 0)
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d036      	beq.n	8001630 <ESP_SendBinary+0x9c>
    {
        DEBUG_LOG("Sending Binary Packet");
        if (HAL_UART_Transmit(&ESP_UART, bin, len, HAL_MAX_DELAY) != HAL_OK){
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015ca:	68f9      	ldr	r1, [r7, #12]
 80015cc:	4825      	ldr	r0, [pc, #148]	@ (8001664 <ESP_SendBinary+0xd0>)
 80015ce:	f007 faf5 	bl	8008bbc <HAL_UART_Transmit>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d02b      	beq.n	8001630 <ESP_SendBinary+0x9c>
            return ESP8266_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e03c      	b.n	8001656 <ESP_SendBinary+0xc2>
        }
    }

    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
    {
        if (HAL_UART_Receive(&ESP_UART, &ch, 1, 10) == HAL_OK)
 80015dc:	f107 0113 	add.w	r1, r7, #19
 80015e0:	230a      	movs	r3, #10
 80015e2:	2201      	movs	r2, #1
 80015e4:	481f      	ldr	r0, [pc, #124]	@ (8001664 <ESP_SendBinary+0xd0>)
 80015e6:	f007 fb74 	bl	8008cd2 <HAL_UART_Receive>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d11f      	bne.n	8001630 <ESP_SendBinary+0x9c>
        {
            esp_rx_buffer[idx++] = ch;
 80015f0:	8bfb      	ldrh	r3, [r7, #30]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	83fa      	strh	r2, [r7, #30]
 80015f6:	461a      	mov	r2, r3
 80015f8:	7cf9      	ldrb	r1, [r7, #19]
 80015fa:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <ESP_SendBinary+0xcc>)
 80015fc:	5499      	strb	r1, [r3, r2]
            esp_rx_buffer[idx]   = '\0';
 80015fe:	8bfb      	ldrh	r3, [r7, #30]
 8001600:	4a17      	ldr	r2, [pc, #92]	@ (8001660 <ESP_SendBinary+0xcc>)
 8001602:	2100      	movs	r1, #0
 8001604:	54d1      	strb	r1, [r2, r3]

            // check for ACK
            if (!found && strstr(esp_rx_buffer, ack))
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d108      	bne.n	800161e <ESP_SendBinary+0x8a>
 800160c:	6879      	ldr	r1, [r7, #4]
 800160e:	4814      	ldr	r0, [pc, #80]	@ (8001660 <ESP_SendBinary+0xcc>)
 8001610:	f008 ff28 	bl	800a464 <strstr>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <ESP_SendBinary+0x8a>
            {
                DEBUG_LOG("Matched ACK: %s", ack);
                found = 1; // mark as found but keep reading
 800161a:	2301      	movs	r3, #1
 800161c:	61bb      	str	r3, [r7, #24]
            }

            // handle Link Not valid ERROR
            if (strstr(esp_rx_buffer, "ERROR"))
 800161e:	4912      	ldr	r1, [pc, #72]	@ (8001668 <ESP_SendBinary+0xd4>)
 8001620:	480f      	ldr	r0, [pc, #60]	@ (8001660 <ESP_SendBinary+0xcc>)
 8001622:	f008 ff1f 	bl	800a464 <strstr>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <ESP_SendBinary+0x9c>
            {
                DEBUG_LOG("ESP Disconnected");
                return ESP8266_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e012      	b.n	8001656 <ESP_SendBinary+0xc2>
    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
 8001630:	f003 fd7a 	bl	8005128 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	429a      	cmp	r2, r3
 800163e:	d904      	bls.n	800164a <ESP_SendBinary+0xb6>
 8001640:	8bfb      	ldrh	r3, [r7, #30]
 8001642:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001646:	4293      	cmp	r3, r2
 8001648:	d9c8      	bls.n	80015dc <ESP_SendBinary+0x48>
            }
        }
    }

    if (found)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <ESP_SendBinary+0xc0>
    {
        DEBUG_LOG("Full buffer: %s", esp_rx_buffer);
        return ESP8266_OK;
 8001650:	2300      	movs	r3, #0
 8001652:	e000      	b.n	8001656 <ESP_SendBinary+0xc2>
    }

    DEBUG_LOG("Timeout or no ACK. Buffer: %s", esp_rx_buffer);
    return ESP8266_TIMEOUT;
 8001654:	2302      	movs	r3, #2
}
 8001656:	4618      	mov	r0, r3
 8001658:	3720      	adds	r7, #32
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000214 	.word	0x20000214
 8001664:	20000ba8 	.word	0x20000ba8
 8001668:	0800cf14 	.word	0x0800cf14

0800166c <MQTT_BuildConnect>:

static int MQTT_BuildConnect(uint8_t *packet, const char *clientID, const char *username, const char *password, uint16_t keepalive)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
 8001678:	603b      	str	r3, [r7, #0]
    int len = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Fixed Header */
    packet[len++] = 0x10;   // CONNECT packet type
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	1c5a      	adds	r2, r3, #1
 8001682:	627a      	str	r2, [r7, #36]	@ 0x24
 8001684:	461a      	mov	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4413      	add	r3, r2
 800168a:	2210      	movs	r2, #16
 800168c:	701a      	strb	r2, [r3, #0]
    int remLenPos = len++;  // Remaining length placeholder
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	627a      	str	r2, [r7, #36]	@ 0x24
 8001694:	61fb      	str	r3, [r7, #28]

    /* Variable Header */
    packet[len++] = 0x00; packet[len++] = 0x04;
 8001696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001698:	1c5a      	adds	r2, r3, #1
 800169a:	627a      	str	r2, [r7, #36]	@ 0x24
 800169c:	461a      	mov	r2, r3
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4413      	add	r3, r2
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80016ac:	461a      	mov	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	4413      	add	r3, r2
 80016b2:	2204      	movs	r2, #4
 80016b4:	701a      	strb	r2, [r3, #0]
    packet[len++] = 'M'; packet[len++] = 'Q'; packet[len++] = 'T'; packet[len++] = 'T';
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	1c5a      	adds	r2, r3, #1
 80016ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80016bc:	461a      	mov	r2, r3
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4413      	add	r3, r2
 80016c2:	224d      	movs	r2, #77	@ 0x4d
 80016c4:	701a      	strb	r2, [r3, #0]
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80016cc:	461a      	mov	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	2251      	movs	r2, #81	@ 0x51
 80016d4:	701a      	strb	r2, [r3, #0]
 80016d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d8:	1c5a      	adds	r2, r3, #1
 80016da:	627a      	str	r2, [r7, #36]	@ 0x24
 80016dc:	461a      	mov	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	2254      	movs	r2, #84	@ 0x54
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80016ec:	461a      	mov	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4413      	add	r3, r2
 80016f2:	2254      	movs	r2, #84	@ 0x54
 80016f4:	701a      	strb	r2, [r3, #0]
    packet[len++] = 0x04;   // Protocol Level = 4 (MQTT 3.1.1)
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80016fc:	461a      	mov	r2, r3
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	4413      	add	r3, r2
 8001702:	2204      	movs	r2, #4
 8001704:	701a      	strb	r2, [r3, #0]

    uint8_t connectFlags = 0x02; // Clean Session
 8001706:	2302      	movs	r3, #2
 8001708:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (username) connectFlags |= 0x80;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <MQTT_BuildConnect+0xb2>
 8001712:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001716:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800171a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (password) connectFlags |= 0x40;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d005      	beq.n	8001730 <MQTT_BuildConnect+0xc4>
 8001724:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800172c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    packet[len++] = connectFlags;
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	1c5a      	adds	r2, r3, #1
 8001734:	627a      	str	r2, [r7, #36]	@ 0x24
 8001736:	461a      	mov	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001740:	701a      	strb	r2, [r3, #0]

    // Keep Alive
    packet[len++] = (keepalive >> 8) & 0xFF;
 8001742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	b299      	uxth	r1, r3
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	627a      	str	r2, [r7, #36]	@ 0x24
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	b2ca      	uxtb	r2, r1
 8001756:	701a      	strb	r2, [r3, #0]
    packet[len++] = (keepalive & 0xFF);
 8001758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	627a      	str	r2, [r7, #36]	@ 0x24
 800175e:	461a      	mov	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4413      	add	r3, r2
 8001764:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	701a      	strb	r2, [r3, #0]

    /* Payload */
    // Client ID
    uint16_t cid_len = strlen(clientID);
 800176a:	68b8      	ldr	r0, [r7, #8]
 800176c:	f7fe fd98 	bl	80002a0 <strlen>
 8001770:	4603      	mov	r3, r0
 8001772:	837b      	strh	r3, [r7, #26]
    packet[len++] = cid_len >> 8;
 8001774:	8b7b      	ldrh	r3, [r7, #26]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	b299      	uxth	r1, r3
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	1c5a      	adds	r2, r3, #1
 800177e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001780:	461a      	mov	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4413      	add	r3, r2
 8001786:	b2ca      	uxtb	r2, r1
 8001788:	701a      	strb	r2, [r3, #0]
    packet[len++] = cid_len & 0xFF;
 800178a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001790:	461a      	mov	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4413      	add	r3, r2
 8001796:	8b7a      	ldrh	r2, [r7, #26]
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	701a      	strb	r2, [r3, #0]
    memcpy(&packet[len], clientID, cid_len); len += cid_len;
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	4413      	add	r3, r2
 80017a2:	8b7a      	ldrh	r2, [r7, #26]
 80017a4:	68b9      	ldr	r1, [r7, #8]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f008 fef9 	bl	800a59e <memcpy>
 80017ac:	8b7b      	ldrh	r3, [r7, #26]
 80017ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b0:	4413      	add	r3, r2
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24

    // Username
    if (username) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d024      	beq.n	8001804 <MQTT_BuildConnect+0x198>
        uint16_t ulen = strlen(username);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7fe fd70 	bl	80002a0 <strlen>
 80017c0:	4603      	mov	r3, r0
 80017c2:	833b      	strh	r3, [r7, #24]
        packet[len++] = ulen >> 8;
 80017c4:	8b3b      	ldrh	r3, [r7, #24]
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	b299      	uxth	r1, r3
 80017ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017cc:	1c5a      	adds	r2, r3, #1
 80017ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80017d0:	461a      	mov	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	4413      	add	r3, r2
 80017d6:	b2ca      	uxtb	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
        packet[len++] = ulen & 0xFF;
 80017da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017dc:	1c5a      	adds	r2, r3, #1
 80017de:	627a      	str	r2, [r7, #36]	@ 0x24
 80017e0:	461a      	mov	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4413      	add	r3, r2
 80017e6:	8b3a      	ldrh	r2, [r7, #24]
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	701a      	strb	r2, [r3, #0]
        memcpy(&packet[len], username, ulen); len += ulen;
 80017ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	4413      	add	r3, r2
 80017f2:	8b3a      	ldrh	r2, [r7, #24]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f008 fed1 	bl	800a59e <memcpy>
 80017fc:	8b3b      	ldrh	r3, [r7, #24]
 80017fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001800:	4413      	add	r3, r2
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Password
    if (password) {
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d024      	beq.n	8001854 <MQTT_BuildConnect+0x1e8>
        uint16_t plen = strlen(password);
 800180a:	6838      	ldr	r0, [r7, #0]
 800180c:	f7fe fd48 	bl	80002a0 <strlen>
 8001810:	4603      	mov	r3, r0
 8001812:	82fb      	strh	r3, [r7, #22]
        packet[len++] = plen >> 8;
 8001814:	8afb      	ldrh	r3, [r7, #22]
 8001816:	0a1b      	lsrs	r3, r3, #8
 8001818:	b299      	uxth	r1, r3
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	1c5a      	adds	r2, r3, #1
 800181e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001820:	461a      	mov	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4413      	add	r3, r2
 8001826:	b2ca      	uxtb	r2, r1
 8001828:	701a      	strb	r2, [r3, #0]
        packet[len++] = plen & 0xFF;
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	1c5a      	adds	r2, r3, #1
 800182e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001830:	461a      	mov	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4413      	add	r3, r2
 8001836:	8afa      	ldrh	r2, [r7, #22]
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	701a      	strb	r2, [r3, #0]
        memcpy(&packet[len], password, plen); len += plen;
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4413      	add	r3, r2
 8001842:	8afa      	ldrh	r2, [r7, #22]
 8001844:	6839      	ldr	r1, [r7, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f008 fea9 	bl	800a59e <memcpy>
 800184c:	8afb      	ldrh	r3, [r7, #22]
 800184e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001850:	4413      	add	r3, r2
 8001852:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Remaining length from Fixed Header
    packet[remLenPos] = len - 2;  // remove first 2 bytes of Fixed Header
 8001854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001856:	b2da      	uxtb	r2, r3
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	68f9      	ldr	r1, [r7, #12]
 800185c:	440b      	add	r3, r1
 800185e:	3a02      	subs	r2, #2
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	701a      	strb	r2, [r3, #0]
    return len;
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001866:	4618      	mov	r0, r3
 8001868:	3728      	adds	r7, #40	@ 0x28
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <cJSON_strdup+0x1c>
    {
        return NULL;
 8001886:	2300      	movs	r3, #0
 8001888:	e015      	b.n	80018b6 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7fe fd08 	bl	80002a0 <strlen>
 8001890:	4603      	mov	r3, r0
 8001892:	3301      	adds	r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	68f8      	ldr	r0, [r7, #12]
 800189c:	4798      	blx	r3
 800189e:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <cJSON_strdup+0x3c>
    {
        return NULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	e005      	b.n	80018b6 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	68b8      	ldr	r0, [r7, #8]
 80018b0:	f008 fe75 	bl	800a59e <memcpy>

    return copy;
 80018b4:	68bb      	ldr	r3, [r7, #8]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b084      	sub	sp, #16
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2028      	movs	r0, #40	@ 0x28
 80018cc:	4798      	blx	r3
 80018ce:	60f8      	str	r0, [r7, #12]
    if (node)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d004      	beq.n	80018e0 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 80018d6:	2228      	movs	r2, #40	@ 0x28
 80018d8:	2100      	movs	r1, #0
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f008 fd9a 	bl	800a414 <memset>
    }

    return node;
 80018e0:	68fb      	ldr	r3, [r7, #12]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80018f8:	e03d      	b.n	8001976 <cJSON_Delete+0x8a>
    {
        next = item->next;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001908:	2b00      	cmp	r3, #0
 800190a:	d108      	bne.n	800191e <cJSON_Delete+0x32>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ffe7 	bl	80018ec <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10c      	bne.n	8001944 <cJSON_Delete+0x58>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d008      	beq.n	8001944 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <cJSON_Delete+0x9c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6912      	ldr	r2, [r2, #16]
 800193a:	4610      	mov	r0, r2
 800193c:	4798      	blx	r3
            item->valuestring = NULL;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800194c:	2b00      	cmp	r3, #0
 800194e:	d10c      	bne.n	800196a <cJSON_Delete+0x7e>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d008      	beq.n	800196a <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <cJSON_Delete+0x9c>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6a12      	ldr	r2, [r2, #32]
 8001960:	4610      	mov	r0, r2
 8001962:	4798      	blx	r3
            item->string = NULL;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <cJSON_Delete+0x9c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	4798      	blx	r3
        item = next;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1be      	bne.n	80018fa <cJSON_Delete+0xe>
    }
}
 800197c:	bf00      	nop
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000000 	.word	0x20000000

0800198c <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001990:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <ensure+0x20>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <ensure+0x24>
    {
        return NULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	e083      	b.n	8001ac8 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d007      	beq.n	80019d8 <ensure+0x3c>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d301      	bcc.n	80019d8 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	e077      	b.n	8001ac8 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	da01      	bge.n	80019e2 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	e072      	b.n	8001ac8 <ensure+0x12c>
    }

    needed += p->offset + 1;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	4413      	add	r3, r2
 80019ea:	3301      	adds	r3, #1
 80019ec:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d805      	bhi.n	8001a04 <ensure+0x68>
    {
        return p->buffer + p->offset;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4413      	add	r3, r2
 8001a02:	e061      	b.n	8001ac8 <ensure+0x12c>
    }

    if (p->noalloc) {
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <ensure+0x74>
        return NULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e05b      	b.n	8001ac8 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a16:	d308      	bcc.n	8001a2a <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db03      	blt.n	8001a26 <ensure+0x8a>
        {
            newsize = INT_MAX;
 8001a1e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	e004      	b.n	8001a30 <ensure+0x94>
        }
        else
        {
            return NULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	e04e      	b.n	8001ac8 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d018      	beq.n	8001a6a <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	4610      	mov	r0, r2
 8001a44:	4798      	blx	r3
 8001a46:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d132      	bne.n	8001ab4 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6812      	ldr	r2, [r2, #0]
 8001a56:	4610      	mov	r0, r2
 8001a58:	4798      	blx	r3
            p->length = 0;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]

            return NULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e02e      	b.n	8001ac8 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	68b8      	ldr	r0, [r7, #8]
 8001a70:	4798      	blx	r3
 8001a72:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10d      	bne.n	8001a96 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	4610      	mov	r0, r2
 8001a84:	4798      	blx	r3
            p->length = 0;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]

            return NULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e018      	b.n	8001ac8 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6819      	ldr	r1, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f008 fd7b 	bl	800a59e <memcpy>
        p->hooks.deallocate(p->buffer);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4798      	blx	r3
    }
    p->length = newsize;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	4413      	add	r3, r2
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001ad0:	b590      	push	{r4, r7, lr}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d013      	beq.n	8001b0a <update_offset+0x3a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00f      	beq.n	8001b0a <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	4413      	add	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689c      	ldr	r4, [r3, #8]
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	f7fe fbd0 	bl	80002a0 <strlen>
 8001b00:	4603      	mov	r3, r0
 8001b02:	18e2      	adds	r2, r4, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	e000      	b.n	8001b0c <update_offset+0x3c>
        return;
 8001b0a:	bf00      	nop
}
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd90      	pop	{r4, r7, pc}
	...

08001b14 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b18:	b087      	sub	sp, #28
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001b20:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001b24:	68b8      	ldr	r0, [r7, #8]
 8001b26:	68fe      	ldr	r6, [r7, #12]
 8001b28:	f026 4100 	bic.w	r1, r6, #2147483648	@ 0x80000000
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	687e      	ldr	r6, [r7, #4]
 8001b30:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8001b34:	f7ff f808 	bl	8000b48 <__aeabi_dcmpgt>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d004      	beq.n	8001b48 <compare_double+0x34>
 8001b3e:	68bc      	ldr	r4, [r7, #8]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001b46:	e003      	b.n	8001b50 <compare_double+0x3c>
 8001b48:	683c      	ldr	r4, [r7, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001b50:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001b54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b5c:	f7fe fbac 	bl	80002b8 <__aeabi_dsub>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4690      	mov	r8, r2
 8001b66:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <compare_double+0x8c>)
 8001b70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b74:	f7fe fd58 	bl	8000628 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	460c      	mov	r4, r1
 8001b80:	4640      	mov	r0, r8
 8001b82:	4649      	mov	r1, r9
 8001b84:	f7fe ffcc 	bl	8000b20 <__aeabi_dcmple>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <compare_double+0x7e>
 8001b8e:	2300      	movs	r3, #0
 8001b90:	461c      	mov	r4, r3
 8001b92:	b2e3      	uxtb	r3, r4
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	371c      	adds	r7, #28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b9e:	bf00      	nop
 8001ba0:	3cb00000 	.word	0x3cb00000

08001ba4 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba6:	b093      	sub	sp, #76	@ 0x4c
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001bb8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
 8001bd4:	615a      	str	r2, [r3, #20]
 8001bd6:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001bd8:	f7ff fed8 	bl	800198c <get_decimal_point>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	f04f 0300 	mov.w	r3, #0
 8001bea:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <print_number+0x54>
    {
        return false;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e0b4      	b.n	8001d62 <print_number+0x1be>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001bf8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bfc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001c00:	f7fe ffac 	bl	8000b5c <__aeabi_dcmpun>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d121      	bne.n	8001c4e <print_number+0xaa>
 8001c0a:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8001c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c0e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001c12:	2301      	movs	r3, #1
 8001c14:	461e      	mov	r6, r3
 8001c16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c1a:	4b54      	ldr	r3, [pc, #336]	@ (8001d6c <print_number+0x1c8>)
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	4629      	mov	r1, r5
 8001c20:	f7fe ff9c 	bl	8000b5c <__aeabi_dcmpun>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10b      	bne.n	8001c42 <print_number+0x9e>
 8001c2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c2e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d6c <print_number+0x1c8>)
 8001c30:	4620      	mov	r0, r4
 8001c32:	4629      	mov	r1, r5
 8001c34:	f7fe ff74 	bl	8000b20 <__aeabi_dcmple>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <print_number+0x9e>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	461e      	mov	r6, r3
 8001c42:	b2f3      	uxtb	r3, r6
 8001c44:	f083 0301 	eor.w	r3, r3, #1
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d007      	beq.n	8001c5e <print_number+0xba>
    {
        length = sprintf((char*)number_buffer, "null");
 8001c4e:	f107 0314 	add.w	r3, r7, #20
 8001c52:	4947      	ldr	r1, [pc, #284]	@ (8001d70 <print_number+0x1cc>)
 8001c54:	4618      	mov	r0, r3
 8001c56:	f008 fab5 	bl	800a1c4 <siprintf>
 8001c5a:	6478      	str	r0, [r7, #68]	@ 0x44
 8001c5c:	e03f      	b.n	8001cde <print_number+0x13a>
    }
    else if(d == (double)item->valueint)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc76 	bl	8000554 <__aeabi_i2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001c70:	f7fe ff42 	bl	8000af8 <__aeabi_dcmpeq>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d009      	beq.n	8001c8e <print_number+0xea>
    {
        length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	695a      	ldr	r2, [r3, #20]
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	493c      	ldr	r1, [pc, #240]	@ (8001d74 <print_number+0x1d0>)
 8001c84:	4618      	mov	r0, r3
 8001c86:	f008 fa9d 	bl	800a1c4 <siprintf>
 8001c8a:	6478      	str	r0, [r7, #68]	@ 0x44
 8001c8c:	e027      	b.n	8001cde <print_number+0x13a>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001c8e:	f107 0014 	add.w	r0, r7, #20
 8001c92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c96:	4938      	ldr	r1, [pc, #224]	@ (8001d78 <print_number+0x1d4>)
 8001c98:	f008 fa94 	bl	800a1c4 <siprintf>
 8001c9c:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001c9e:	f107 0208 	add.w	r2, r7, #8
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	4935      	ldr	r1, [pc, #212]	@ (8001d7c <print_number+0x1d8>)
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f008 faad 	bl	800a208 <siscanf>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d10c      	bne.n	8001cce <print_number+0x12a>
 8001cb4:	ed97 7b02 	vldr	d7, [r7, #8]
 8001cb8:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001cbc:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc0:	eef0 0a67 	vmov.f32	s1, s15
 8001cc4:	f7ff ff26 	bl	8001b14 <compare_double>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d107      	bne.n	8001cde <print_number+0x13a>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001cce:	f107 0014 	add.w	r0, r7, #20
 8001cd2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001cd6:	492a      	ldr	r1, [pc, #168]	@ (8001d80 <print_number+0x1dc>)
 8001cd8:	f008 fa74 	bl	800a1c4 <siprintf>
 8001cdc:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	db02      	blt.n	8001cea <print_number+0x146>
 8001ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ce6:	2b19      	cmp	r3, #25
 8001ce8:	dd01      	ble.n	8001cee <print_number+0x14a>
    {
        return false;
 8001cea:	2300      	movs	r3, #0
 8001cec:	e039      	b.n	8001d62 <print_number+0x1be>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001cee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	6838      	ldr	r0, [r7, #0]
 8001cf6:	f7ff fe51 	bl	800199c <ensure>
 8001cfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <print_number+0x162>
    {
        return false;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e02d      	b.n	8001d62 <print_number+0x1be>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001d06:	2300      	movs	r3, #0
 8001d08:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d0a:	e01a      	b.n	8001d42 <print_number+0x19e>
    {
        if (number_buffer[i] == decimal_point)
 8001d0c:	f107 0214 	add.w	r2, r7, #20
 8001d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d12:	4413      	add	r3, r2
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d105      	bne.n	8001d2a <print_number+0x186>
        {
            output_pointer[i] = '.';
 8001d1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d22:	4413      	add	r3, r2
 8001d24:	222e      	movs	r2, #46	@ 0x2e
 8001d26:	701a      	strb	r2, [r3, #0]
            continue;
 8001d28:	e008      	b.n	8001d3c <print_number+0x198>
        }

        output_pointer[i] = number_buffer[i];
 8001d2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d2e:	4413      	add	r3, r2
 8001d30:	f107 0114 	add.w	r1, r7, #20
 8001d34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d36:	440a      	add	r2, r1
 8001d38:	7812      	ldrb	r2, [r2, #0]
 8001d3a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001d3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d3e:	3301      	adds	r3, #1
 8001d40:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d3e0      	bcc.n	8001d0c <print_number+0x168>
    }
    output_pointer[i] = '\0';
 8001d4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d4e:	4413      	add	r3, r2
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d5a:	441a      	add	r2, r3
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	609a      	str	r2, [r3, #8]

    return true;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	374c      	adds	r7, #76	@ 0x4c
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	7fefffff 	.word	0x7fefffff
 8001d70:	0800cf44 	.word	0x0800cf44
 8001d74:	0800cf4c 	.word	0x0800cf4c
 8001d78:	0800cf50 	.word	0x0800cf50
 8001d7c:	0800cf58 	.word	0x0800cf58
 8001d80:	0800cf5c 	.word	0x0800cf5c

08001d84 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d101      	bne.n	8001dac <print_string_ptr+0x28>
    {
        return false;
 8001da8:	2300      	movs	r3, #0
 8001daa:	e110      	b.n	8001fce <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d111      	bne.n	8001dd6 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001db2:	2103      	movs	r1, #3
 8001db4:	6838      	ldr	r0, [r7, #0]
 8001db6:	f7ff fdf1 	bl	800199c <ensure>
 8001dba:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <print_string_ptr+0x42>
        {
            return false;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e103      	b.n	8001fce <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4a83      	ldr	r2, [pc, #524]	@ (8001fd8 <print_string_ptr+0x254>)
 8001dca:	8811      	ldrh	r1, [r2, #0]
 8001dcc:	7892      	ldrb	r2, [r2, #2]
 8001dce:	8019      	strh	r1, [r3, #0]
 8001dd0:	709a      	strb	r2, [r3, #2]

        return true;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e0fb      	b.n	8001fce <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	61fb      	str	r3, [r7, #28]
 8001dda:	e024      	b.n	8001e26 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b22      	cmp	r3, #34	@ 0x22
 8001de2:	dc0f      	bgt.n	8001e04 <print_string_ptr+0x80>
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	db13      	blt.n	8001e10 <print_string_ptr+0x8c>
 8001de8:	3b08      	subs	r3, #8
 8001dea:	4a7c      	ldr	r2, [pc, #496]	@ (8001fdc <print_string_ptr+0x258>)
 8001dec:	fa22 f303 	lsr.w	r3, r2, r3
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf14      	ite	ne
 8001df8:	2301      	movne	r3, #1
 8001dfa:	2300      	moveq	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <print_string_ptr+0x84>
 8001e02:	e005      	b.n	8001e10 <print_string_ptr+0x8c>
 8001e04:	2b5c      	cmp	r3, #92	@ 0x5c
 8001e06:	d103      	bne.n	8001e10 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	617b      	str	r3, [r7, #20]
                break;
 8001e0e:	e007      	b.n	8001e20 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b1f      	cmp	r3, #31
 8001e16:	d802      	bhi.n	8001e1e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	3305      	adds	r3, #5
 8001e1c:	617b      	str	r3, [r7, #20]
                }
                break;
 8001e1e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	3301      	adds	r3, #1
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1d6      	bne.n	8001ddc <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	461a      	mov	r2, r3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	4413      	add	r3, r2
 8001e3a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3303      	adds	r3, #3
 8001e40:	4619      	mov	r1, r3
 8001e42:	6838      	ldr	r0, [r7, #0]
 8001e44:	f7ff fdaa 	bl	800199c <ensure>
 8001e48:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <print_string_ptr+0xd0>
    {
        return false;
 8001e50:	2300      	movs	r3, #0
 8001e52:	e0bc      	b.n	8001fce <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d117      	bne.n	8001e8a <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	2222      	movs	r2, #34	@ 0x22
 8001e5e:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	3301      	adds	r3, #1
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f008 fb98 	bl	800a59e <memcpy>
        output[output_length + 1] = '\"';
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	3301      	adds	r3, #1
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	4413      	add	r3, r2
 8001e76:	2222      	movs	r2, #34	@ 0x22
 8001e78:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	4413      	add	r3, r2
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]

        return true;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0a1      	b.n	8001fce <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2222      	movs	r2, #34	@ 0x22
 8001e8e:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	3301      	adds	r3, #1
 8001e94:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	e086      	b.n	8001faa <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b1f      	cmp	r3, #31
 8001ea2:	d90c      	bls.n	8001ebe <print_string_ptr+0x13a>
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b22      	cmp	r3, #34	@ 0x22
 8001eaa:	d008      	beq.n	8001ebe <print_string_ptr+0x13a>
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b5c      	cmp	r3, #92	@ 0x5c
 8001eb2:	d004      	beq.n	8001ebe <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	781a      	ldrb	r2, [r3, #0]
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e06f      	b.n	8001f9e <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	1c5a      	adds	r2, r3, #1
 8001ec2:	61ba      	str	r2, [r7, #24]
 8001ec4:	225c      	movs	r2, #92	@ 0x5c
 8001ec6:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b22      	cmp	r3, #34	@ 0x22
 8001ece:	dc3d      	bgt.n	8001f4c <print_string_ptr+0x1c8>
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	db59      	blt.n	8001f88 <print_string_ptr+0x204>
 8001ed4:	3b08      	subs	r3, #8
 8001ed6:	2b1a      	cmp	r3, #26
 8001ed8:	d856      	bhi.n	8001f88 <print_string_ptr+0x204>
 8001eda:	a201      	add	r2, pc, #4	@ (adr r2, 8001ee0 <print_string_ptr+0x15c>)
 8001edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee0:	08001f61 	.word	0x08001f61
 8001ee4:	08001f81 	.word	0x08001f81
 8001ee8:	08001f71 	.word	0x08001f71
 8001eec:	08001f89 	.word	0x08001f89
 8001ef0:	08001f69 	.word	0x08001f69
 8001ef4:	08001f79 	.word	0x08001f79
 8001ef8:	08001f89 	.word	0x08001f89
 8001efc:	08001f89 	.word	0x08001f89
 8001f00:	08001f89 	.word	0x08001f89
 8001f04:	08001f89 	.word	0x08001f89
 8001f08:	08001f89 	.word	0x08001f89
 8001f0c:	08001f89 	.word	0x08001f89
 8001f10:	08001f89 	.word	0x08001f89
 8001f14:	08001f89 	.word	0x08001f89
 8001f18:	08001f89 	.word	0x08001f89
 8001f1c:	08001f89 	.word	0x08001f89
 8001f20:	08001f89 	.word	0x08001f89
 8001f24:	08001f89 	.word	0x08001f89
 8001f28:	08001f89 	.word	0x08001f89
 8001f2c:	08001f89 	.word	0x08001f89
 8001f30:	08001f89 	.word	0x08001f89
 8001f34:	08001f89 	.word	0x08001f89
 8001f38:	08001f89 	.word	0x08001f89
 8001f3c:	08001f89 	.word	0x08001f89
 8001f40:	08001f89 	.word	0x08001f89
 8001f44:	08001f89 	.word	0x08001f89
 8001f48:	08001f59 	.word	0x08001f59
 8001f4c:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f4e:	d11b      	bne.n	8001f88 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	225c      	movs	r2, #92	@ 0x5c
 8001f54:	701a      	strb	r2, [r3, #0]
                    break;
 8001f56:	e022      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	2222      	movs	r2, #34	@ 0x22
 8001f5c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f5e:	e01e      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	2262      	movs	r2, #98	@ 0x62
 8001f64:	701a      	strb	r2, [r3, #0]
                    break;
 8001f66:	e01a      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2266      	movs	r2, #102	@ 0x66
 8001f6c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f6e:	e016      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	226e      	movs	r2, #110	@ 0x6e
 8001f74:	701a      	strb	r2, [r3, #0]
                    break;
 8001f76:	e012      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	2272      	movs	r2, #114	@ 0x72
 8001f7c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f7e:	e00e      	b.n	8001f9e <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2274      	movs	r2, #116	@ 0x74
 8001f84:	701a      	strb	r2, [r3, #0]
                    break;
 8001f86:	e00a      	b.n	8001f9e <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4914      	ldr	r1, [pc, #80]	@ (8001fe0 <print_string_ptr+0x25c>)
 8001f90:	69b8      	ldr	r0, [r7, #24]
 8001f92:	f008 f917 	bl	800a1c4 <siprintf>
                    output_pointer += 4;
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	61bb      	str	r3, [r7, #24]
                    break;
 8001f9c:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f47f af74 	bne.w	8001e9c <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4413      	add	r3, r2
 8001fbc:	2222      	movs	r2, #34	@ 0x22
 8001fbe:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3302      	adds	r3, #2
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]

    return true;
 8001fcc:	2301      	movs	r3, #1
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3720      	adds	r7, #32
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	0800cf64 	.word	0x0800cf64
 8001fdc:	04000037 	.word	0x04000037
 8001fe0:	0800cf68 	.word	0x0800cf68

08001fe4 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	6839      	ldr	r1, [r7, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fec5 	bl	8001d84 <print_string_ptr>
 8001ffa:	4603      	mov	r3, r0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08e      	sub	sp, #56	@ 0x38
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8002010:	2300      	movs	r3, #0
 8002012:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 8002014:	f107 0310 	add.w	r3, r7, #16
 8002018:	2224      	movs	r2, #36	@ 0x24
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f008 f9f9 	bl	800a414 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a3b      	ldr	r2, [pc, #236]	@ (8002114 <print+0x110>)
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	4610      	mov	r0, r2
 800202c:	4798      	blx	r3
 800202e:	4603      	mov	r3, r0
 8002030:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8002032:	4b38      	ldr	r3, [pc, #224]	@ (8002114 <print+0x110>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002042:	ca07      	ldmia	r2, {r0, r1, r2}
 8002044:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d042      	beq.n	80020d4 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	4619      	mov	r1, r3
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 f86f 	bl	8002138 <print_value>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d03b      	beq.n	80020d8 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8002060:	f107 0310 	add.w	r3, r7, #16
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff fd33 	bl	8001ad0 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00d      	beq.n	800208e <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	6938      	ldr	r0, [r7, #16]
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	3201      	adds	r2, #1
 800207c:	4611      	mov	r1, r2
 800207e:	4798      	blx	r3
 8002080:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 8002082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002084:	2b00      	cmp	r3, #0
 8002086:	d029      	beq.n	80020dc <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8002088:	2300      	movs	r3, #0
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	e020      	b.n	80020d0 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	3201      	adds	r2, #1
 8002096:	4610      	mov	r0, r2
 8002098:	4798      	blx	r3
 800209a:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 800209c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d01e      	beq.n	80020e0 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80020a2:	6939      	ldr	r1, [r7, #16]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	4293      	cmp	r3, r2
 80020ac:	bf28      	it	cs
 80020ae:	4613      	movcs	r3, r2
 80020b0:	461a      	mov	r2, r3
 80020b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80020b4:	f008 fa73 	bl	800a59e <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020bc:	4413      	add	r3, r2
 80020be:	2200      	movs	r2, #0
 80020c0:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4610      	mov	r0, r2
 80020ca:	4798      	blx	r3
        buffer->buffer = NULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	613b      	str	r3, [r7, #16]
    }

    return printed;
 80020d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020d2:	e01a      	b.n	800210a <print+0x106>
        goto fail;
 80020d4:	bf00      	nop
 80020d6:	e004      	b.n	80020e2 <print+0xde>
        goto fail;
 80020d8:	bf00      	nop
 80020da:	e002      	b.n	80020e2 <print+0xde>
            goto fail;
 80020dc:	bf00      	nop
 80020de:	e000      	b.n	80020e2 <print+0xde>
            goto fail;
 80020e0:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d006      	beq.n	80020f6 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4610      	mov	r0, r2
 80020f0:	4798      	blx	r3
        buffer->buffer = NULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 80020f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <print+0x104>
    {
        hooks->deallocate(printed);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002102:	4798      	blx	r3
        printed = NULL;
 8002104:	2300      	movs	r3, #0
 8002106:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3738      	adds	r7, #56	@ 0x38
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	0800d74c 	.word	0x0800d74c

08002118 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 8002120:	4a04      	ldr	r2, [pc, #16]	@ (8002134 <cJSON_Print+0x1c>)
 8002122:	2101      	movs	r1, #1
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ff6d 	bl	8002004 <print>
 800212a:	4603      	mov	r3, r0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000000 	.word	0x20000000

08002138 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <print_value+0x1a>
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <print_value+0x1e>
    {
        return false;
 8002152:	2300      	movs	r3, #0
 8002154:	e0c9      	b.n	80022ea <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b80      	cmp	r3, #128	@ 0x80
 800215e:	f000 808e 	beq.w	800227e <print_value+0x146>
 8002162:	2b80      	cmp	r3, #128	@ 0x80
 8002164:	f300 80c0 	bgt.w	80022e8 <print_value+0x1b0>
 8002168:	2b20      	cmp	r3, #32
 800216a:	dc49      	bgt.n	8002200 <print_value+0xc8>
 800216c:	2b00      	cmp	r3, #0
 800216e:	f340 80bb 	ble.w	80022e8 <print_value+0x1b0>
 8002172:	3b01      	subs	r3, #1
 8002174:	2b1f      	cmp	r3, #31
 8002176:	f200 80b7 	bhi.w	80022e8 <print_value+0x1b0>
 800217a:	a201      	add	r2, pc, #4	@ (adr r2, 8002180 <print_value+0x48>)
 800217c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002180:	0800222b 	.word	0x0800222b
 8002184:	0800224f 	.word	0x0800224f
 8002188:	080022e9 	.word	0x080022e9
 800218c:	08002207 	.word	0x08002207
 8002190:	080022e9 	.word	0x080022e9
 8002194:	080022e9 	.word	0x080022e9
 8002198:	080022e9 	.word	0x080022e9
 800219c:	08002273 	.word	0x08002273
 80021a0:	080022e9 	.word	0x080022e9
 80021a4:	080022e9 	.word	0x080022e9
 80021a8:	080022e9 	.word	0x080022e9
 80021ac:	080022e9 	.word	0x080022e9
 80021b0:	080022e9 	.word	0x080022e9
 80021b4:	080022e9 	.word	0x080022e9
 80021b8:	080022e9 	.word	0x080022e9
 80021bc:	080022c5 	.word	0x080022c5
 80021c0:	080022e9 	.word	0x080022e9
 80021c4:	080022e9 	.word	0x080022e9
 80021c8:	080022e9 	.word	0x080022e9
 80021cc:	080022e9 	.word	0x080022e9
 80021d0:	080022e9 	.word	0x080022e9
 80021d4:	080022e9 	.word	0x080022e9
 80021d8:	080022e9 	.word	0x080022e9
 80021dc:	080022e9 	.word	0x080022e9
 80021e0:	080022e9 	.word	0x080022e9
 80021e4:	080022e9 	.word	0x080022e9
 80021e8:	080022e9 	.word	0x080022e9
 80021ec:	080022e9 	.word	0x080022e9
 80021f0:	080022e9 	.word	0x080022e9
 80021f4:	080022e9 	.word	0x080022e9
 80021f8:	080022e9 	.word	0x080022e9
 80021fc:	080022d1 	.word	0x080022d1
 8002200:	2b40      	cmp	r3, #64	@ 0x40
 8002202:	d06b      	beq.n	80022dc <print_value+0x1a4>
 8002204:	e070      	b.n	80022e8 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8002206:	2105      	movs	r1, #5
 8002208:	6838      	ldr	r0, [r7, #0]
 800220a:	f7ff fbc7 	bl	800199c <ensure>
 800220e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <print_value+0xe2>
            {
                return false;
 8002216:	2300      	movs	r3, #0
 8002218:	e067      	b.n	80022ea <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4a35      	ldr	r2, [pc, #212]	@ (80022f4 <print_value+0x1bc>)
 800221e:	6810      	ldr	r0, [r2, #0]
 8002220:	6018      	str	r0, [r3, #0]
 8002222:	7912      	ldrb	r2, [r2, #4]
 8002224:	711a      	strb	r2, [r3, #4]
            return true;
 8002226:	2301      	movs	r3, #1
 8002228:	e05f      	b.n	80022ea <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800222a:	2106      	movs	r1, #6
 800222c:	6838      	ldr	r0, [r7, #0]
 800222e:	f7ff fbb5 	bl	800199c <ensure>
 8002232:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <print_value+0x106>
            {
                return false;
 800223a:	2300      	movs	r3, #0
 800223c:	e055      	b.n	80022ea <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4a2d      	ldr	r2, [pc, #180]	@ (80022f8 <print_value+0x1c0>)
 8002242:	6810      	ldr	r0, [r2, #0]
 8002244:	6018      	str	r0, [r3, #0]
 8002246:	8892      	ldrh	r2, [r2, #4]
 8002248:	809a      	strh	r2, [r3, #4]
            return true;
 800224a:	2301      	movs	r3, #1
 800224c:	e04d      	b.n	80022ea <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800224e:	2105      	movs	r1, #5
 8002250:	6838      	ldr	r0, [r7, #0]
 8002252:	f7ff fba3 	bl	800199c <ensure>
 8002256:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <print_value+0x12a>
            {
                return false;
 800225e:	2300      	movs	r3, #0
 8002260:	e043      	b.n	80022ea <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <print_value+0x1c4>)
 8002266:	6810      	ldr	r0, [r2, #0]
 8002268:	6018      	str	r0, [r3, #0]
 800226a:	7912      	ldrb	r2, [r2, #4]
 800226c:	711a      	strb	r2, [r3, #4]
            return true;
 800226e:	2301      	movs	r3, #1
 8002270:	e03b      	b.n	80022ea <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8002272:	6839      	ldr	r1, [r7, #0]
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff fc95 	bl	8001ba4 <print_number>
 800227a:	4603      	mov	r3, r0
 800227c:	e035      	b.n	80022ea <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <print_value+0x156>
            {
                return false;
 800228a:	2300      	movs	r3, #0
 800228c:	e02d      	b.n	80022ea <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe f804 	bl	80002a0 <strlen>
 8002298:	4603      	mov	r3, r0
 800229a:	3301      	adds	r3, #1
 800229c:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800229e:	68b9      	ldr	r1, [r7, #8]
 80022a0:	6838      	ldr	r0, [r7, #0]
 80022a2:	f7ff fb7b 	bl	800199c <ensure>
 80022a6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <print_value+0x17a>
            {
                return false;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e01b      	b.n	80022ea <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	4619      	mov	r1, r3
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f008 f96f 	bl	800a59e <memcpy>
            return true;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e012      	b.n	80022ea <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80022c4:	6839      	ldr	r1, [r7, #0]
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff fe8c 	bl	8001fe4 <print_string>
 80022cc:	4603      	mov	r3, r0
 80022ce:	e00c      	b.n	80022ea <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 80022d0:	6839      	ldr	r1, [r7, #0]
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f814 	bl	8002300 <print_array>
 80022d8:	4603      	mov	r3, r0
 80022da:	e006      	b.n	80022ea <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 80022dc:	6839      	ldr	r1, [r7, #0]
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 f894 	bl	800240c <print_object>
 80022e4:	4603      	mov	r3, r0
 80022e6:	e000      	b.n	80022ea <print_value+0x1b2>

        default:
            return false;
 80022e8:	2300      	movs	r3, #0
    }
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	0800cf44 	.word	0x0800cf44
 80022f8:	0800cf74 	.word	0x0800cf74
 80022fc:	0800cf7c 	.word	0x0800cf7c

08002300 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800230a:	2300      	movs	r3, #0
 800230c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <print_array+0x22>
    {
        return false;
 800231e:	2300      	movs	r3, #0
 8002320:	e070      	b.n	8002404 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8002322:	2101      	movs	r1, #1
 8002324:	6838      	ldr	r0, [r7, #0]
 8002326:	f7ff fb39 	bl	800199c <ensure>
 800232a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <print_array+0x36>
    {
        return false;
 8002332:	2300      	movs	r3, #0
 8002334:	e066      	b.n	8002404 <print_array+0x104>
    }

    *output_pointer = '[';
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	225b      	movs	r2, #91	@ 0x5b
 800233a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8002350:	e03d      	b.n	80023ce <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8002352:	6839      	ldr	r1, [r7, #0]
 8002354:	6938      	ldr	r0, [r7, #16]
 8002356:	f7ff feef 	bl	8002138 <print_value>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <print_array+0x64>
        {
            return false;
 8002360:	2300      	movs	r3, #0
 8002362:	e04f      	b.n	8002404 <print_array+0x104>
        }
        update_offset(output_buffer);
 8002364:	6838      	ldr	r0, [r7, #0]
 8002366:	f7ff fbb3 	bl	8001ad0 <update_offset>
        if (current_element->next)
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d02a      	beq.n	80023c8 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <print_array+0x7e>
 800237a:	2302      	movs	r3, #2
 800237c:	e000      	b.n	8002380 <print_array+0x80>
 800237e:	2301      	movs	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	3301      	adds	r3, #1
 8002386:	4619      	mov	r1, r3
 8002388:	6838      	ldr	r0, [r7, #0]
 800238a:	f7ff fb07 	bl	800199c <ensure>
 800238e:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <print_array+0x9a>
            {
                return false;
 8002396:	2300      	movs	r3, #0
 8002398:	e034      	b.n	8002404 <print_array+0x104>
            }
            *output_pointer++ = ',';
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	1c5a      	adds	r2, r3, #1
 800239e:	617a      	str	r2, [r7, #20]
 80023a0:	222c      	movs	r2, #44	@ 0x2c
 80023a2:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d004      	beq.n	80023b6 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	617a      	str	r2, [r7, #20]
 80023b2:	2220      	movs	r2, #32
 80023b4:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	441a      	add	r2, r3
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1be      	bne.n	8002352 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 80023d4:	2102      	movs	r1, #2
 80023d6:	6838      	ldr	r0, [r7, #0]
 80023d8:	f7ff fae0 	bl	800199c <ensure>
 80023dc:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <print_array+0xe8>
    {
        return false;
 80023e4:	2300      	movs	r3, #0
 80023e6:	e00d      	b.n	8002404 <print_array+0x104>
    }
    *output_pointer++ = ']';
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	617a      	str	r2, [r7, #20]
 80023ee:	225d      	movs	r2, #93	@ 0x5d
 80023f0:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	1e5a      	subs	r2, r3, #1
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	60da      	str	r2, [r3, #12]

    return true;
 8002402:	2301      	movs	r3, #1
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002416:	2300      	movs	r3, #0
 8002418:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <print_object+0x22>
    {
        return false;
 800242a:	2300      	movs	r3, #0
 800242c:	e108      	b.n	8002640 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <print_object+0x2e>
 8002436:	2302      	movs	r3, #2
 8002438:	e000      	b.n	800243c <print_object+0x30>
 800243a:	2301      	movs	r3, #1
 800243c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3301      	adds	r3, #1
 8002442:	4619      	mov	r1, r3
 8002444:	6838      	ldr	r0, [r7, #0]
 8002446:	f7ff faa9 	bl	800199c <ensure>
 800244a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <print_object+0x4a>
    {
        return false;
 8002452:	2300      	movs	r3, #0
 8002454:	e0f4      	b.n	8002640 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	61fa      	str	r2, [r7, #28]
 800245c:	227b      	movs	r2, #123	@ 0x7b
 800245e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d004      	beq.n	800247c <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	1c5a      	adds	r2, r3, #1
 8002476:	61fa      	str	r2, [r7, #28]
 8002478:	220a      	movs	r2, #10
 800247a:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	441a      	add	r2, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	609a      	str	r2, [r3, #8]

    while (current_item)
 8002488:	e0a0      	b.n	80025cc <print_object+0x1c0>
    {
        if (output_buffer->format)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d022      	beq.n	80024d8 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	4619      	mov	r1, r3
 8002498:	6838      	ldr	r0, [r7, #0]
 800249a:	f7ff fa7f 	bl	800199c <ensure>
 800249e:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <print_object+0x9e>
            {
                return false;
 80024a6:	2300      	movs	r3, #0
 80024a8:	e0ca      	b.n	8002640 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	e007      	b.n	80024c0 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	61fa      	str	r2, [r7, #28]
 80024b6:	2209      	movs	r2, #9
 80024b8:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	3301      	adds	r3, #1
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d3f2      	bcc.n	80024b0 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	441a      	add	r2, r3
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	6839      	ldr	r1, [r7, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fc50 	bl	8001d84 <print_string_ptr>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <print_object+0xe2>
        {
            return false;
 80024ea:	2300      	movs	r3, #0
 80024ec:	e0a8      	b.n	8002640 <print_object+0x234>
        }
        update_offset(output_buffer);
 80024ee:	6838      	ldr	r0, [r7, #0]
 80024f0:	f7ff faee 	bl	8001ad0 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <print_object+0xf4>
 80024fc:	2302      	movs	r3, #2
 80024fe:	e000      	b.n	8002502 <print_object+0xf6>
 8002500:	2301      	movs	r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002504:	68f9      	ldr	r1, [r7, #12]
 8002506:	6838      	ldr	r0, [r7, #0]
 8002508:	f7ff fa48 	bl	800199c <ensure>
 800250c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <print_object+0x10c>
        {
            return false;
 8002514:	2300      	movs	r3, #0
 8002516:	e093      	b.n	8002640 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	61fa      	str	r2, [r7, #28]
 800251e:	223a      	movs	r2, #58	@ 0x3a
 8002520:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	61fa      	str	r2, [r7, #28]
 8002530:	2209      	movs	r2, #9
 8002532:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	441a      	add	r2, r3
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002540:	6839      	ldr	r1, [r7, #0]
 8002542:	69b8      	ldr	r0, [r7, #24]
 8002544:	f7ff fdf8 	bl	8002138 <print_value>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <print_object+0x146>
        {
            return false;
 800254e:	2300      	movs	r3, #0
 8002550:	e076      	b.n	8002640 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002552:	6838      	ldr	r0, [r7, #0]
 8002554:	f7ff fabc 	bl	8001ad0 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <print_object+0x158>
 8002560:	2201      	movs	r2, #1
 8002562:	e000      	b.n	8002566 <print_object+0x15a>
 8002564:	2200      	movs	r2, #0
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <print_object+0x166>
 800256e:	2301      	movs	r3, #1
 8002570:	e000      	b.n	8002574 <print_object+0x168>
 8002572:	2300      	movs	r3, #0
 8002574:	4413      	add	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	3301      	adds	r3, #1
 800257c:	4619      	mov	r1, r3
 800257e:	6838      	ldr	r0, [r7, #0]
 8002580:	f7ff fa0c 	bl	800199c <ensure>
 8002584:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <print_object+0x184>
        {
            return false;
 800258c:	2300      	movs	r3, #0
 800258e:	e057      	b.n	8002640 <print_object+0x234>
        }
        if (current_item->next)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d004      	beq.n	80025a2 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	61fa      	str	r2, [r7, #28]
 800259e:	222c      	movs	r2, #44	@ 0x2c
 80025a0:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d004      	beq.n	80025b4 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	1c5a      	adds	r2, r3, #1
 80025ae:	61fa      	str	r2, [r7, #28]
 80025b0:	220a      	movs	r2, #10
 80025b2:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	441a      	add	r2, r3
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	61bb      	str	r3, [r7, #24]
    while (current_item)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f47f af5b 	bne.w	800248a <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <print_object+0x1d8>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	3301      	adds	r3, #1
 80025e2:	e000      	b.n	80025e6 <print_object+0x1da>
 80025e4:	2302      	movs	r3, #2
 80025e6:	4619      	mov	r1, r3
 80025e8:	6838      	ldr	r0, [r7, #0]
 80025ea:	f7ff f9d7 	bl	800199c <ensure>
 80025ee:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <print_object+0x1ee>
    {
        return false;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e022      	b.n	8002640 <print_object+0x234>
    }
    if (output_buffer->format)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d010      	beq.n	8002624 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002602:	2300      	movs	r3, #0
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	e007      	b.n	8002618 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	1c5a      	adds	r2, r3, #1
 800260c:	61fa      	str	r2, [r7, #28]
 800260e:	2209      	movs	r2, #9
 8002610:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	3301      	adds	r3, #1
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	3b01      	subs	r3, #1
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	429a      	cmp	r2, r3
 8002622:	d3f1      	bcc.n	8002608 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	61fa      	str	r2, [r7, #28]
 800262a:	227d      	movs	r2, #125	@ 0x7d
 800262c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	1e5a      	subs	r2, r3, #1
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	60da      	str	r2, [r3, #12]

    return true;
 800263e:	2301      	movs	r3, #1
}
 8002640:	4618      	mov	r0, r3
 8002642:	3720      	adds	r7, #32
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	605a      	str	r2, [r3, #4]
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b084      	sub	sp, #16
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d006      	beq.n	800268c <add_item_to_array+0x22>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <add_item_to_array+0x22>
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d101      	bne.n	8002690 <add_item_to_array+0x26>
    {
        return false;
 800268c:	2300      	movs	r3, #0
 800268e:	e01e      	b.n	80026ce <add_item_to_array+0x64>
    }

    child = array->child;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	609a      	str	r2, [r3, #8]
        item->prev = item;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	e00d      	b.n	80026cc <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d009      	beq.n	80026cc <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ffc2 	bl	8002648 <suffix_object>
            array->child->prev = item;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 80026cc:	2301      	movs	r3, #1
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
    return (void*)string;
 80026de:	687b      	ldr	r3, [r7, #4]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 80026fe:	2300      	movs	r3, #0
 8002700:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d009      	beq.n	800271c <add_item_to_object+0x30>
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d006      	beq.n	800271c <add_item_to_object+0x30>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <add_item_to_object+0x30>
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	429a      	cmp	r2, r3
 800271a:	d101      	bne.n	8002720 <add_item_to_object+0x34>
    {
        return false;
 800271c:	2300      	movs	r3, #0
 800271e:	e036      	b.n	800278e <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d009      	beq.n	800273a <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002726:	68b8      	ldr	r0, [r7, #8]
 8002728:	f7ff ffd5 	bl	80026d6 <cast_away_const>
 800272c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	e00e      	b.n	8002758 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 800273a:	6839      	ldr	r1, [r7, #0]
 800273c:	68b8      	ldr	r0, [r7, #8]
 800273e:	f7ff f896 	bl	800186e <cJSON_strdup>
 8002742:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <add_item_to_object+0x62>
        {
            return false;
 800274a:	2300      	movs	r3, #0
 800274c:	e01f      	b.n	800278e <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002756:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002760:	2b00      	cmp	r3, #0
 8002762:	d109      	bne.n	8002778 <add_item_to_object+0x8c>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6a12      	ldr	r2, [r2, #32]
 8002774:	4610      	mov	r0, r2
 8002776:	4798      	blx	r3
    }

    item->string = new_key;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f7ff ff6f 	bl	800266a <add_item_to_array>
 800278c:	4603      	mov	r3, r0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b088      	sub	sp, #32
 800279c:	af02      	add	r7, sp, #8
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 80027a6:	ed97 0b00 	vldr	d0, [r7]
 80027aa:	f000 f819 	bl	80027e0 <cJSON_CreateNumber>
 80027ae:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 80027b0:	2300      	movs	r3, #0
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	4b09      	ldr	r3, [pc, #36]	@ (80027dc <cJSON_AddNumberToObject+0x44>)
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f7ff ff96 	bl	80026ec <add_item_to_object>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	e003      	b.n	80027d2 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 80027ca:	6978      	ldr	r0, [r7, #20]
 80027cc:	f7ff f88e 	bl	80018ec <cJSON_Delete>
    return NULL;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000000 	.word	0x20000000

080027e0 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 80027ea:	481f      	ldr	r0, [pc, #124]	@ (8002868 <cJSON_CreateNumber+0x88>)
 80027ec:	f7ff f867 	bl	80018be <cJSON_New_Item>
 80027f0:	60f8      	str	r0, [r7, #12]
    if(item)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d02c      	beq.n	8002852 <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2208      	movs	r2, #8
 80027fc:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 80027fe:	68f9      	ldr	r1, [r7, #12]
 8002800:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002804:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002808:	a315      	add	r3, pc, #84	@ (adr r3, 8002860 <cJSON_CreateNumber+0x80>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002812:	f7fe f98f 	bl	8000b34 <__aeabi_dcmpge>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d004      	beq.n	8002826 <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002822:	615a      	str	r2, [r3, #20]
 8002824:	e015      	b.n	8002852 <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	4b10      	ldr	r3, [pc, #64]	@ (800286c <cJSON_CreateNumber+0x8c>)
 800282c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002830:	f7fe f976 	bl	8000b20 <__aeabi_dcmple>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d004      	beq.n	8002844 <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002840:	615a      	str	r2, [r3, #20]
 8002842:	e006      	b.n	8002852 <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8002844:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002848:	f7fe f99e 	bl	8000b88 <__aeabi_d2iz>
 800284c:	4602      	mov	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8002852:	68fb      	ldr	r3, [r7, #12]
}
 8002854:	4618      	mov	r0, r3
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	f3af 8000 	nop.w
 8002860:	ffc00000 	.word	0xffc00000
 8002864:	41dfffff 	.word	0x41dfffff
 8002868:	20000000 	.word	0x20000000
 800286c:	c1e00000 	.word	0xc1e00000

08002870 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002876:	4807      	ldr	r0, [pc, #28]	@ (8002894 <cJSON_CreateObject+0x24>)
 8002878:	f7ff f821 	bl	80018be <cJSON_New_Item>
 800287c:	6078      	str	r0, [r7, #4]
    if (item)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2240      	movs	r2, #64	@ 0x40
 8002888:	60da      	str	r2, [r3, #12]
    }

    return item;
 800288a:	687b      	ldr	r3, [r7, #4]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000000 	.word	0x20000000

08002898 <_write>:
void print_diagnostics(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 100);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	2364      	movs	r3, #100	@ 0x64
 80028aa:	68b9      	ldr	r1, [r7, #8]
 80028ac:	4803      	ldr	r0, [pc, #12]	@ (80028bc <_write+0x24>)
 80028ae:	f006 f985 	bl	8008bbc <HAL_UART_Transmit>
    return len;
 80028b2:	687b      	ldr	r3, [r7, #4]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000b60 	.word	0x20000b60

080028c0 <delay_us>:

void delay_us(uint16_t us)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80028ca:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <delay_us+0x30>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2200      	movs	r2, #0
 80028d0:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 80028d2:	bf00      	nop
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <delay_us+0x30>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d3f9      	bcc.n	80028d4 <delay_us+0x14>
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000a88 	.word	0x20000a88

080028f4 <Set_Servo_RL_Action>:

struct angles Set_Servo_RL_Action(uint8_t action)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
	struct angles A;
    if (action == 0) {
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d106      	bne.n	8002912 <Set_Servo_RL_Action+0x1e>
        A.target_angle = SERVO1_DOWN_ANGLE;
 8002904:	2300      	movs	r3, #0
 8002906:	723b      	strb	r3, [r7, #8]
        A.center_angle = SERVO2_DOWN_ANGLE;
 8002908:	2300      	movs	r3, #0
 800290a:	727b      	strb	r3, [r7, #9]
        A.bump_status = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	72bb      	strb	r3, [r7, #10]
 8002910:	e005      	b.n	800291e <Set_Servo_RL_Action+0x2a>
    } else {
        A.target_angle = SERVO1_UP_ANGLE;
 8002912:	231e      	movs	r3, #30
 8002914:	723b      	strb	r3, [r7, #8]
        A.center_angle = SERVO2_UP_ANGLE;
 8002916:	2328      	movs	r3, #40	@ 0x28
 8002918:	727b      	strb	r3, [r7, #9]
        A.bump_status = 1;
 800291a:	2301      	movs	r3, #1
 800291c:	72bb      	strb	r3, [r7, #10]
    }
    return A;
 800291e:	f107 030c 	add.w	r3, r7, #12
 8002922:	f107 0208 	add.w	r2, r7, #8
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	4611      	mov	r1, r2
 800292a:	8019      	strh	r1, [r3, #0]
 800292c:	3302      	adds	r3, #2
 800292e:	0c12      	lsrs	r2, r2, #16
 8002930:	701a      	strb	r2, [r3, #0]
 8002932:	2300      	movs	r3, #0
 8002934:	7b3a      	ldrb	r2, [r7, #12]
 8002936:	f362 0307 	bfi	r3, r2, #0, #8
 800293a:	7b7a      	ldrb	r2, [r7, #13]
 800293c:	f362 230f 	bfi	r3, r2, #8, #8
 8002940:	7bba      	ldrb	r2, [r7, #14]
 8002942:	f362 4317 	bfi	r3, r2, #16, #8
}
 8002946:	4618      	mov	r0, r3
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <select_best_action>:

uint8_t select_best_action(int8_t state)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
    if (state < 0 || state >= NUM_STATES) {
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db03      	blt.n	800296e <select_best_action+0x1a>
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	2b06      	cmp	r3, #6
 800296c:	dd01      	ble.n	8002972 <select_best_action+0x1e>
        return 0;
 800296e:	2300      	movs	r3, #0
 8002970:	e003      	b.n	800297a <select_best_action+0x26>
    }
    return OPTIMAL_POLICY[state];
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	4a04      	ldr	r2, [pc, #16]	@ (8002988 <select_best_action+0x34>)
 8002978:	5cd3      	ldrb	r3, [r2, r3]
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	0800ec18 	.word	0x0800ec18

0800298c <add_distance_reading>:

void add_distance_reading(uint32_t distance, uint32_t timestamp)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
    distance_buffer[buffer_index].distance = distance;
 8002996:	4b1c      	ldr	r3, [pc, #112]	@ (8002a08 <add_distance_reading+0x7c>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	4619      	mov	r1, r3
 800299c:	4a1b      	ldr	r2, [pc, #108]	@ (8002a0c <add_distance_reading+0x80>)
 800299e:	460b      	mov	r3, r1
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	440b      	add	r3, r1
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4413      	add	r3, r2
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	601a      	str	r2, [r3, #0]
    distance_buffer[buffer_index].timestamp = timestamp;
 80029ac:	4b16      	ldr	r3, [pc, #88]	@ (8002a08 <add_distance_reading+0x7c>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	4a16      	ldr	r2, [pc, #88]	@ (8002a0c <add_distance_reading+0x80>)
 80029b4:	460b      	mov	r3, r1
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	440b      	add	r3, r1
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	3304      	adds	r3, #4
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	601a      	str	r2, [r3, #0]
    distance_buffer[buffer_index].valid = 1;
 80029c4:	4b10      	ldr	r3, [pc, #64]	@ (8002a08 <add_distance_reading+0x7c>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	4a10      	ldr	r2, [pc, #64]	@ (8002a0c <add_distance_reading+0x80>)
 80029cc:	460b      	mov	r3, r1
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	440b      	add	r3, r1
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	3308      	adds	r3, #8
 80029d8:	2201      	movs	r2, #1
 80029da:	701a      	strb	r2, [r3, #0]

    buffer_index++;
 80029dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <add_distance_reading+0x7c>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	3301      	adds	r3, #1
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	4b08      	ldr	r3, [pc, #32]	@ (8002a08 <add_distance_reading+0x7c>)
 80029e6:	701a      	strb	r2, [r3, #0]
    if (buffer_index >= SPEED_SAMPLES) {
 80029e8:	4b07      	ldr	r3, [pc, #28]	@ (8002a08 <add_distance_reading+0x7c>)
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2b09      	cmp	r3, #9
 80029ee:	d905      	bls.n	80029fc <add_distance_reading+0x70>
        buffer_index = 0;
 80029f0:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <add_distance_reading+0x7c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
        buffer_filled = 1;
 80029f6:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <add_distance_reading+0x84>)
 80029f8:	2201      	movs	r2, #1
 80029fa:	701a      	strb	r2, [r3, #0]
    }
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	20000c7c 	.word	0x20000c7c
 8002a0c:	20000c04 	.word	0x20000c04
 8002a10:	20000c7d 	.word	0x20000c7d

08002a14 <calculate_speed_improved>:

// IMPROVED SPEED CALCULATION - Better for 3m track
float calculate_speed_improved(void)
{
 8002a14:	b5b0      	push	{r4, r5, r7, lr}
 8002a16:	b090      	sub	sp, #64	@ 0x40
 8002a18:	af04      	add	r7, sp, #16
    // Need at least 2 valid readings
    if (!buffer_filled && buffer_index < 2) {
 8002a1a:	4b80      	ldr	r3, [pc, #512]	@ (8002c1c <calculate_speed_improved+0x208>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <calculate_speed_improved+0x1c>
 8002a22:	4b7f      	ldr	r3, [pc, #508]	@ (8002c20 <calculate_speed_improved+0x20c>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d802      	bhi.n	8002a30 <calculate_speed_improved+0x1c>
        return 0.0f;
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	e0ed      	b.n	8002c0c <calculate_speed_improved+0x1f8>
    }

    // Get the most recent valid readings
    int count = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int indices[SPEED_CALCULATION_SAMPLES];

    // Find last N valid readings
    for (int i = 0; i < SPEED_SAMPLES && count < SPEED_CALCULATION_SAMPLES; i++) {
 8002a34:	2300      	movs	r3, #0
 8002a36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a38:	e029      	b.n	8002a8e <calculate_speed_improved+0x7a>
        int idx = (buffer_index - 1 - i + SPEED_SAMPLES) % SPEED_SAMPLES;
 8002a3a:	4b79      	ldr	r3, [pc, #484]	@ (8002c20 <calculate_speed_improved+0x20c>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	1e5a      	subs	r2, r3, #1
 8002a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	f103 020a 	add.w	r2, r3, #10
 8002a48:	4b76      	ldr	r3, [pc, #472]	@ (8002c24 <calculate_speed_improved+0x210>)
 8002a4a:	fb83 1302 	smull	r1, r3, r3, r2
 8002a4e:	1099      	asrs	r1, r3, #2
 8002a50:	17d3      	asrs	r3, r2, #31
 8002a52:	1ac9      	subs	r1, r1, r3
 8002a54:	460b      	mov	r3, r1
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (distance_buffer[idx].valid) {
 8002a60:	4971      	ldr	r1, [pc, #452]	@ (8002c28 <calculate_speed_improved+0x214>)
 8002a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	3308      	adds	r3, #8
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d008      	beq.n	8002a88 <calculate_speed_improved+0x74>
            indices[count++] = idx;
 8002a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	3330      	adds	r3, #48	@ 0x30
 8002a80:	443b      	add	r3, r7
 8002a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a84:	f843 2c30 	str.w	r2, [r3, #-48]
    for (int i = 0; i < SPEED_SAMPLES && count < SPEED_CALCULATION_SAMPLES; i++) {
 8002a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a90:	2b09      	cmp	r3, #9
 8002a92:	dc02      	bgt.n	8002a9a <calculate_speed_improved+0x86>
 8002a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	ddcf      	ble.n	8002a3a <calculate_speed_improved+0x26>
        }
    }

    if (count < 2) {
 8002a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	dc02      	bgt.n	8002aa6 <calculate_speed_improved+0x92>
        return 0.0f;
 8002aa0:	f04f 0300 	mov.w	r3, #0
 8002aa4:	e0b2      	b.n	8002c0c <calculate_speed_improved+0x1f8>
    }

    // Calculate speed using first and last reading
    int oldest_idx = indices[count - 1];
 8002aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	3330      	adds	r3, #48	@ 0x30
 8002aae:	443b      	add	r3, r7
 8002ab0:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8002ab4:	623b      	str	r3, [r7, #32]
    int newest_idx = indices[0];
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	61fb      	str	r3, [r7, #28]

    int32_t distance_diff = (int32_t)distance_buffer[oldest_idx].distance -
 8002aba:	495b      	ldr	r1, [pc, #364]	@ (8002c28 <calculate_speed_improved+0x214>)
 8002abc:	6a3a      	ldr	r2, [r7, #32]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
                            (int32_t)distance_buffer[newest_idx].distance;
 8002acc:	4956      	ldr	r1, [pc, #344]	@ (8002c28 <calculate_speed_improved+0x214>)
 8002ace:	69fa      	ldr	r2, [r7, #28]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	681b      	ldr	r3, [r3, #0]
    int32_t distance_diff = (int32_t)distance_buffer[oldest_idx].distance -
 8002adc:	1ac3      	subs	r3, r0, r3
 8002ade:	61bb      	str	r3, [r7, #24]

    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002ae0:	4951      	ldr	r1, [pc, #324]	@ (8002c28 <calculate_speed_improved+0x214>)
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4413      	add	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	3304      	adds	r3, #4
 8002af0:	6819      	ldr	r1, [r3, #0]
                         distance_buffer[oldest_idx].timestamp) / 1000.0f;
 8002af2:	484d      	ldr	r0, [pc, #308]	@ (8002c28 <calculate_speed_improved+0x214>)
 8002af4:	6a3a      	ldr	r2, [r7, #32]
 8002af6:	4613      	mov	r3, r2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4403      	add	r3, r0
 8002b00:	3304      	adds	r3, #4
 8002b02:	681b      	ldr	r3, [r3, #0]
    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002b04:	1acb      	subs	r3, r1, r3
                         distance_buffer[oldest_idx].timestamp) / 1000.0f;
 8002b06:	ee07 3a90 	vmov	s15, r3
 8002b0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002b0e:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8002c2c <calculate_speed_improved+0x218>
 8002b12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b16:	edc7 7a05 	vstr	s15, [r7, #20]

    // Need minimum time difference
    if (time_diff_s < 0.05f) {  // At least 50ms
 8002b1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b1e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002c30 <calculate_speed_improved+0x21c>
 8002b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2a:	d502      	bpl.n	8002b32 <calculate_speed_improved+0x11e>
        return 0.0f;
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	e06c      	b.n	8002c0c <calculate_speed_improved+0x1f8>
    }

    // Need minimum distance change
    if (abs(distance_diff) < MIN_DISTANCE_CHANGE) {
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b38:	db05      	blt.n	8002b46 <calculate_speed_improved+0x132>
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	dc02      	bgt.n	8002b46 <calculate_speed_improved+0x132>
        return 0.0f;
 8002b40:	f04f 0300 	mov.w	r3, #0
 8002b44:	e062      	b.n	8002c0c <calculate_speed_improved+0x1f8>
    }

    // Calculate speed in cm/s
    float speed_cms = distance_diff / time_diff_s;
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b50:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b58:	edc7 7a04 	vstr	s15, [r7, #16]

    // Convert to km/h
    float speed_kmh = speed_cms * 0.036f;
 8002b5c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b60:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002c34 <calculate_speed_improved+0x220>
 8002b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b68:	edc7 7a03 	vstr	s15, [r7, #12]

    // Filter out negative speeds (moving away) and unreasonable speeds
    if (speed_kmh < 0 || speed_kmh > MAX_REASONABLE_SPEED) {
 8002b6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b78:	d408      	bmi.n	8002b8c <calculate_speed_improved+0x178>
 8002b7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b7e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8a:	dd02      	ble.n	8002b92 <calculate_speed_improved+0x17e>
        return 0.0f;
 8002b8c:	f04f 0300 	mov.w	r3, #0
 8002b90:	e03c      	b.n	8002c0c <calculate_speed_improved+0x1f8>
    }

    // Only count approaching vehicles (positive speed)
    if (speed_kmh > MIN_SPEED_THRESHOLD) {
 8002b92:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b96:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba2:	dd32      	ble.n	8002c0a <calculate_speed_improved+0x1f6>
        valid_speed_readings++;
 8002ba4:	4b24      	ldr	r3, [pc, #144]	@ (8002c38 <calculate_speed_improved+0x224>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	4a23      	ldr	r2, [pc, #140]	@ (8002c38 <calculate_speed_improved+0x224>)
 8002bac:	6013      	str	r3, [r2, #0]

        // Track maximum speed
        if (speed_kmh > max_speed_detected) {
 8002bae:	4b23      	ldr	r3, [pc, #140]	@ (8002c3c <calculate_speed_improved+0x228>)
 8002bb0:	edd3 7a00 	vldr	s15, [r3]
 8002bb4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc0:	dd02      	ble.n	8002bc8 <calculate_speed_improved+0x1b4>
            max_speed_detected = speed_kmh;
 8002bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c3c <calculate_speed_improved+0x228>)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6013      	str	r3, [r2, #0]
        }

        if (diagnostic_mode) {
 8002bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c40 <calculate_speed_improved+0x22c>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d01c      	beq.n	8002c0a <calculate_speed_improved+0x1f6>
            sprintf(MSG, "[SPEED] d=%ld cm, t=%.2fs, v=%.1f km/h \r\n",
 8002bd0:	6978      	ldr	r0, [r7, #20]
 8002bd2:	f7fd fcd1 	bl	8000578 <__aeabi_f2d>
 8002bd6:	4604      	mov	r4, r0
 8002bd8:	460d      	mov	r5, r1
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f7fd fccc 	bl	8000578 <__aeabi_f2d>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002be8:	e9cd 4500 	strd	r4, r5, [sp]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4915      	ldr	r1, [pc, #84]	@ (8002c44 <calculate_speed_improved+0x230>)
 8002bf0:	4815      	ldr	r0, [pc, #84]	@ (8002c48 <calculate_speed_improved+0x234>)
 8002bf2:	f007 fae7 	bl	800a1c4 <siprintf>
                    distance_diff, time_diff_s, speed_kmh);
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002bf6:	4814      	ldr	r0, [pc, #80]	@ (8002c48 <calculate_speed_improved+0x234>)
 8002bf8:	f7fd fb52 	bl	80002a0 <strlen>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	2364      	movs	r3, #100	@ 0x64
 8002c02:	4911      	ldr	r1, [pc, #68]	@ (8002c48 <calculate_speed_improved+0x234>)
 8002c04:	4811      	ldr	r0, [pc, #68]	@ (8002c4c <calculate_speed_improved+0x238>)
 8002c06:	f005 ffd9 	bl	8008bbc <HAL_UART_Transmit>
        }
    }

    return speed_kmh;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
}
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eeb0 0a67 	vmov.f32	s0, s15
 8002c14:	3730      	adds	r7, #48	@ 0x30
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bdb0      	pop	{r4, r5, r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20000c7d 	.word	0x20000c7d
 8002c20:	20000c7c 	.word	0x20000c7c
 8002c24:	66666667 	.word	0x66666667
 8002c28:	20000c04 	.word	0x20000c04
 8002c2c:	447a0000 	.word	0x447a0000
 8002c30:	3d4ccccd 	.word	0x3d4ccccd
 8002c34:	3d1374bc 	.word	0x3d1374bc
 8002c38:	20000c90 	.word	0x20000c90
 8002c3c:	20000c88 	.word	0x20000c88
 8002c40:	2000001e 	.word	0x2000001e
 8002c44:	0800cf84 	.word	0x0800cf84
 8002c48:	20000cc8 	.word	0x20000cc8
 8002c4c:	20000b60 	.word	0x20000b60

08002c50 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	7f1b      	ldrb	r3, [r3, #28]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d157      	bne.n	8002d10 <HAL_TIM_IC_CaptureCallback+0xc0>
    {
        if (Is_First_Captured == 0)
 8002c60:	4b2d      	ldr	r3, [pc, #180]	@ (8002d18 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d11a      	bne.n	8002ca0 <HAL_TIM_IC_CaptureCallback+0x50>
        {
            IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f005 fa77 	bl	8008160 <HAL_TIM_ReadCapturedValue>
 8002c72:	4603      	mov	r3, r0
 8002c74:	4a29      	ldr	r2, [pc, #164]	@ (8002d1c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002c76:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 1;
 8002c78:	4b27      	ldr	r3, [pc, #156]	@ (8002d18 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6a1a      	ldr	r2, [r3, #32]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 020a 	bic.w	r2, r2, #10
 8002c8c:	621a      	str	r2, [r3, #32]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6a1a      	ldr	r2, [r3, #32]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f042 0202 	orr.w	r2, r2, #2
 8002c9c:	621a      	str	r2, [r3, #32]
            capture_done = 1;

            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
        }
    }
}
 8002c9e:	e037      	b.n	8002d10 <HAL_TIM_IC_CaptureCallback+0xc0>
            IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f005 fa5c 	bl	8008160 <HAL_TIM_ReadCapturedValue>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	4a1d      	ldr	r2, [pc, #116]	@ (8002d20 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cac:	6013      	str	r3, [r2, #0]
            if (IC_Val2 >= IC_Val1)
 8002cae:	4b1c      	ldr	r3, [pc, #112]	@ (8002d20 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d307      	bcc.n	8002cca <HAL_TIM_IC_CaptureCallback+0x7a>
                Difference = IC_Val2 - IC_Val1;
 8002cba:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	4b17      	ldr	r3, [pc, #92]	@ (8002d1c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	4a17      	ldr	r2, [pc, #92]	@ (8002d24 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	e006      	b.n	8002cd8 <HAL_TIM_IC_CaptureCallback+0x88>
                Difference = (0xFFFFFFFF - IC_Val1) + IC_Val2 + 1;
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	4a13      	ldr	r2, [pc, #76]	@ (8002d24 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002cd6:	6013      	str	r3, [r2, #0]
            distance_cm = Difference / 58;
 8002cd8:	4b12      	ldr	r3, [pc, #72]	@ (8002d24 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a12      	ldr	r2, [pc, #72]	@ (8002d28 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002cde:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce2:	095b      	lsrs	r3, r3, #5
 8002ce4:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <HAL_TIM_IC_CaptureCallback+0xdc>)
 8002ce6:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 0;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	701a      	strb	r2, [r3, #0]
            capture_done = 1;
 8002cee:	4b10      	ldr	r3, [pc, #64]	@ (8002d30 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6a1a      	ldr	r2, [r3, #32]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 020a 	bic.w	r2, r2, #10
 8002d02:	621a      	str	r2, [r3, #32]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6a12      	ldr	r2, [r2, #32]
 8002d0e:	621a      	str	r2, [r3, #32]
}
 8002d10:	bf00      	nop
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20000bfc 	.word	0x20000bfc
 8002d1c:	20000bf0 	.word	0x20000bf0
 8002d20:	20000bf4 	.word	0x20000bf4
 8002d24:	20000bf8 	.word	0x20000bf8
 8002d28:	8d3dcb09 	.word	0x8d3dcb09
 8002d2c:	20000c00 	.word	0x20000c00
 8002d30:	20000bfd 	.word	0x20000bfd

08002d34 <HCSR04_Read>:

uint8_t HCSR04_Read(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
    uint32_t timeout;

    ultrasonic_read_count++;
 8002d3a:	4b33      	ldr	r3, [pc, #204]	@ (8002e08 <HCSR04_Read+0xd4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	4a31      	ldr	r2, [pc, #196]	@ (8002e08 <HCSR04_Read+0xd4>)
 8002d42:	6013      	str	r3, [r2, #0]
    capture_done = 0;
 8002d44:	4b31      	ldr	r3, [pc, #196]	@ (8002e0c <HCSR04_Read+0xd8>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	701a      	strb	r2, [r3, #0]
    Is_First_Captured = 0;
 8002d4a:	4b31      	ldr	r3, [pc, #196]	@ (8002e10 <HCSR04_Read+0xdc>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
    distance_cm = 0;
 8002d50:	4b30      	ldr	r3, [pc, #192]	@ (8002e14 <HCSR04_Read+0xe0>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]
    Difference = 0;
 8002d56:	4b30      	ldr	r3, [pc, #192]	@ (8002e18 <HCSR04_Read+0xe4>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]

    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8002d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <HCSR04_Read+0xe8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2200      	movs	r2, #0
 8002d62:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim1, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HCSR04_Read+0xe8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6a1a      	ldr	r2, [r3, #32]
 8002d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002e1c <HCSR04_Read+0xe8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 020a 	bic.w	r2, r2, #10
 8002d72:	621a      	str	r2, [r3, #32]
 8002d74:	4b29      	ldr	r3, [pc, #164]	@ (8002e1c <HCSR04_Read+0xe8>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b28      	ldr	r3, [pc, #160]	@ (8002e1c <HCSR04_Read+0xe8>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6a12      	ldr	r2, [r2, #32]
 8002d7e:	621a      	str	r2, [r3, #32]

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8002d80:	2200      	movs	r2, #0
 8002d82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d86:	4826      	ldr	r0, [pc, #152]	@ (8002e20 <HCSR04_Read+0xec>)
 8002d88:	f002 fcac 	bl	80056e4 <HAL_GPIO_WritePin>
    delay_us(2);
 8002d8c:	2002      	movs	r0, #2
 8002d8e:	f7ff fd97 	bl	80028c0 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8002d92:	2201      	movs	r2, #1
 8002d94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d98:	4821      	ldr	r0, [pc, #132]	@ (8002e20 <HCSR04_Read+0xec>)
 8002d9a:	f002 fca3 	bl	80056e4 <HAL_GPIO_WritePin>
    delay_us(10);
 8002d9e:	200a      	movs	r0, #10
 8002da0:	f7ff fd8e 	bl	80028c0 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8002da4:	2200      	movs	r2, #0
 8002da6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002daa:	481d      	ldr	r0, [pc, #116]	@ (8002e20 <HCSR04_Read+0xec>)
 8002dac:	f002 fc9a 	bl	80056e4 <HAL_GPIO_WritePin>

    timeout = HAL_GetTick() + 60;
 8002db0:	f002 f9ba 	bl	8005128 <HAL_GetTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	333c      	adds	r3, #60	@ 0x3c
 8002db8:	607b      	str	r3, [r7, #4]
    while (!capture_done && HAL_GetTick() < timeout);
 8002dba:	bf00      	nop
 8002dbc:	4b13      	ldr	r3, [pc, #76]	@ (8002e0c <HCSR04_Read+0xd8>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HCSR04_Read+0x9e>
 8002dc6:	f002 f9af 	bl	8005128 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d8f4      	bhi.n	8002dbc <HCSR04_Read+0x88>

    if (!capture_done) {
 8002dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002e0c <HCSR04_Read+0xd8>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <HCSR04_Read+0xac>
        return 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e00f      	b.n	8002e00 <HCSR04_Read+0xcc>
    }

    if (distance_cm < VALID_DISTANCE_MIN || distance_cm > VALID_DISTANCE_MAX) {
 8002de0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <HCSR04_Read+0xe0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d903      	bls.n	8002df0 <HCSR04_Read+0xbc>
 8002de8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HCSR04_Read+0xe0>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b64      	cmp	r3, #100	@ 0x64
 8002dee:	d901      	bls.n	8002df4 <HCSR04_Read+0xc0>
        return 0;
 8002df0:	2300      	movs	r3, #0
 8002df2:	e005      	b.n	8002e00 <HCSR04_Read+0xcc>
    }

    ultrasonic_success_count++;
 8002df4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <HCSR04_Read+0xf0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HCSR04_Read+0xf0>)
 8002dfc:	6013      	str	r3, [r2, #0]
    return 1;
 8002dfe:	2301      	movs	r3, #1
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000c94 	.word	0x20000c94
 8002e0c:	20000bfd 	.word	0x20000bfd
 8002e10:	20000bfc 	.word	0x20000bfc
 8002e14:	20000c00 	.word	0x20000c00
 8002e18:	20000bf8 	.word	0x20000bf8
 8002e1c:	20000a88 	.word	0x20000a88
 8002e20:	40020000 	.word	0x40020000
 8002e24:	20000c98 	.word	0x20000c98

08002e28 <check_ir_sensor_state>:
//        ir_sensor_changed = 0;
//    }
//}

void check_ir_sensor_state(void)
{
 8002e28:	b590      	push	{r4, r7, lr}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af02      	add	r7, sp, #8
    uint8_t current_state = HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN);
 8002e2e:	2102      	movs	r1, #2
 8002e30:	4823      	ldr	r0, [pc, #140]	@ (8002ec0 <check_ir_sensor_state+0x98>)
 8002e32:	f002 fc3f 	bl	80056b4 <HAL_GPIO_ReadPin>
 8002e36:	4603      	mov	r3, r0
 8002e38:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 8002e3a:	f002 f975 	bl	8005128 <HAL_GetTick>
 8002e3e:	6038      	str	r0, [r7, #0]

    // Detect FALLING EDGE (vehicle enters beam: 1  0)
    if (current_state == 0 && ir_last_stable_state == 1)
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d135      	bne.n	8002eb2 <check_ir_sensor_state+0x8a>
 8002e46:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec4 <check_ir_sensor_state+0x9c>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d131      	bne.n	8002eb2 <check_ir_sensor_state+0x8a>
    {
        // Check minimum time between detections (prevent double-counting)
        if (current_time - ir_last_trigger_time >= IR_DEBOUNCE_MS)
 8002e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec8 <check_ir_sensor_state+0xa0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b13      	cmp	r3, #19
 8002e58:	d92b      	bls.n	8002eb2 <check_ir_sensor_state+0x8a>
        {
            ir_vehicle_count++;
 8002e5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002ecc <check_ir_sensor_state+0xa4>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	4a1a      	ldr	r2, [pc, #104]	@ (8002ecc <check_ir_sensor_state+0xa4>)
 8002e62:	6013      	str	r3, [r2, #0]
            density_window_count++;
 8002e64:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed0 <check_ir_sensor_state+0xa8>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	4a19      	ldr	r2, [pc, #100]	@ (8002ed0 <check_ir_sensor_state+0xa8>)
 8002e6c:	6013      	str	r3, [r2, #0]
            total_vehicles++;
 8002e6e:	4b19      	ldr	r3, [pc, #100]	@ (8002ed4 <check_ir_sensor_state+0xac>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	3301      	adds	r3, #1
 8002e74:	4a17      	ldr	r2, [pc, #92]	@ (8002ed4 <check_ir_sensor_state+0xac>)
 8002e76:	6013      	str	r3, [r2, #0]
            ir_last_trigger_time = current_time;
 8002e78:	4a13      	ldr	r2, [pc, #76]	@ (8002ec8 <check_ir_sensor_state+0xa0>)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[IR]  VEHICLE #%lu detected! (%.1f km/h)\r\n",
 8002e7e:	4b15      	ldr	r3, [pc, #84]	@ (8002ed4 <check_ir_sensor_state+0xac>)
 8002e80:	681c      	ldr	r4, [r3, #0]
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <check_ir_sensor_state+0xb0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fd fb76 	bl	8000578 <__aeabi_f2d>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	e9cd 2300 	strd	r2, r3, [sp]
 8002e94:	4622      	mov	r2, r4
 8002e96:	4911      	ldr	r1, [pc, #68]	@ (8002edc <check_ir_sensor_state+0xb4>)
 8002e98:	4811      	ldr	r0, [pc, #68]	@ (8002ee0 <check_ir_sensor_state+0xb8>)
 8002e9a:	f007 f993 	bl	800a1c4 <siprintf>
                    total_vehicles, smoothed_speed_kmh);
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002e9e:	4810      	ldr	r0, [pc, #64]	@ (8002ee0 <check_ir_sensor_state+0xb8>)
 8002ea0:	f7fd f9fe 	bl	80002a0 <strlen>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	2364      	movs	r3, #100	@ 0x64
 8002eaa:	490d      	ldr	r1, [pc, #52]	@ (8002ee0 <check_ir_sensor_state+0xb8>)
 8002eac:	480d      	ldr	r0, [pc, #52]	@ (8002ee4 <check_ir_sensor_state+0xbc>)
 8002eae:	f005 fe85 	bl	8008bbc <HAL_UART_Transmit>
        }
    }

    ir_last_stable_state = current_state;
 8002eb2:	4a04      	ldr	r2, [pc, #16]	@ (8002ec4 <check_ir_sensor_state+0x9c>)
 8002eb4:	79fb      	ldrb	r3, [r7, #7]
 8002eb6:	7013      	strb	r3, [r2, #0]
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd90      	pop	{r4, r7, pc}
 8002ec0:	40020000 	.word	0x40020000
 8002ec4:	2000001c 	.word	0x2000001c
 8002ec8:	20000ca0 	.word	0x20000ca0
 8002ecc:	20000c9c 	.word	0x20000c9c
 8002ed0:	20000cac 	.word	0x20000cac
 8002ed4:	20000cc4 	.word	0x20000cc4
 8002ed8:	20000c84 	.word	0x20000c84
 8002edc:	0800cfb8 	.word	0x0800cfb8
 8002ee0:	20000cc8 	.word	0x20000cc8
 8002ee4:	20000b60 	.word	0x20000b60

08002ee8 <update_density_calculation>:

void update_density_calculation(uint32_t current_time)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
    if (current_time - density_window_start >= 60000)
 8002ef0:	4b17      	ldr	r3, [pc, #92]	@ (8002f50 <update_density_calculation+0x68>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d923      	bls.n	8002f48 <update_density_calculation+0x60>
    {
        current_density = (float)density_window_count;
 8002f00:	4b14      	ldr	r3, [pc, #80]	@ (8002f54 <update_density_calculation+0x6c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	ee07 3a90 	vmov	s15, r3
 8002f08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f0c:	4b12      	ldr	r3, [pc, #72]	@ (8002f58 <update_density_calculation+0x70>)
 8002f0e:	edc3 7a00 	vstr	s15, [r3]

        sprintf(MSG, "[DENSITY] %.0f vehicles/minute\r\n", current_density);
 8002f12:	4b11      	ldr	r3, [pc, #68]	@ (8002f58 <update_density_calculation+0x70>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fd fb2e 	bl	8000578 <__aeabi_f2d>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	490e      	ldr	r1, [pc, #56]	@ (8002f5c <update_density_calculation+0x74>)
 8002f22:	480f      	ldr	r0, [pc, #60]	@ (8002f60 <update_density_calculation+0x78>)
 8002f24:	f007 f94e 	bl	800a1c4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002f28:	480d      	ldr	r0, [pc, #52]	@ (8002f60 <update_density_calculation+0x78>)
 8002f2a:	f7fd f9b9 	bl	80002a0 <strlen>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	2364      	movs	r3, #100	@ 0x64
 8002f34:	490a      	ldr	r1, [pc, #40]	@ (8002f60 <update_density_calculation+0x78>)
 8002f36:	480b      	ldr	r0, [pc, #44]	@ (8002f64 <update_density_calculation+0x7c>)
 8002f38:	f005 fe40 	bl	8008bbc <HAL_UART_Transmit>

        density_window_start = current_time;
 8002f3c:	4a04      	ldr	r2, [pc, #16]	@ (8002f50 <update_density_calculation+0x68>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6013      	str	r3, [r2, #0]
        density_window_count = 0;
 8002f42:	4b04      	ldr	r3, [pc, #16]	@ (8002f54 <update_density_calculation+0x6c>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]
    }
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000ca8 	.word	0x20000ca8
 8002f54:	20000cac 	.word	0x20000cac
 8002f58:	20000ca4 	.word	0x20000ca4
 8002f5c:	0800cfe8 	.word	0x0800cfe8
 8002f60:	20000cc8 	.word	0x20000cc8
 8002f64:	20000b60 	.word	0x20000b60

08002f68 <servo_set_angle>:

// Servo control with REDUCED ANGLES for lower power
// Servo control dengan TIM3 Channel 1, 2, 3
void servo_set_angle(uint8_t servo_num, uint8_t angle)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	460a      	mov	r2, r1
 8002f72:	71fb      	strb	r3, [r7, #7]
 8002f74:	4613      	mov	r3, r2
 8002f76:	71bb      	strb	r3, [r7, #6]
    if (angle > 180) angle = 180;
 8002f78:	79bb      	ldrb	r3, [r7, #6]
 8002f7a:	2bb4      	cmp	r3, #180	@ 0xb4
 8002f7c:	d901      	bls.n	8002f82 <servo_set_angle+0x1a>
 8002f7e:	23b4      	movs	r3, #180	@ 0xb4
 8002f80:	71bb      	strb	r3, [r7, #6]
    uint32_t pulse = 500 + ((angle * 2000) / 180);
 8002f82:	79bb      	ldrb	r3, [r7, #6]
 8002f84:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	4a14      	ldr	r2, [pc, #80]	@ (8002fe0 <servo_set_angle+0x78>)
 8002f8e:	fb82 1203 	smull	r1, r2, r2, r3
 8002f92:	441a      	add	r2, r3
 8002f94:	11d2      	asrs	r2, r2, #7
 8002f96:	17db      	asrs	r3, r3, #31
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002f9e:	60fb      	str	r3, [r7, #12]

    switch(servo_num) {
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d010      	beq.n	8002fc8 <servo_set_angle+0x60>
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	dc13      	bgt.n	8002fd2 <servo_set_angle+0x6a>
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d002      	beq.n	8002fb4 <servo_set_angle+0x4c>
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d005      	beq.n	8002fbe <servo_set_angle+0x56>
            break;
        case 3:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse);  // Servo 3 - TIM3 CH3
            break;
    }
}
 8002fb2:	e00e      	b.n	8002fd2 <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);  // Servo 1 - TIM3 CH1
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <servo_set_angle+0x7c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002fbc:	e009      	b.n	8002fd2 <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);  // Servo 2 - TIM3 CH2
 8002fbe:	4b09      	ldr	r3, [pc, #36]	@ (8002fe4 <servo_set_angle+0x7c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8002fc6:	e004      	b.n	8002fd2 <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse);  // Servo 3 - TIM3 CH3
 8002fc8:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <servo_set_angle+0x7c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8002fd0:	bf00      	nop
}
 8002fd2:	bf00      	nop
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	b60b60b7 	.word	0xb60b60b7
 8002fe4:	20000b18 	.word	0x20000b18

08002fe8 <control_speed_bump>:

// MODIFIED: Control all 3 servos simultaneously
void control_speed_bump(float speed_kmh, float density)
{
 8002fe8:	b590      	push	{r4, r7, lr}
 8002fea:	b089      	sub	sp, #36	@ 0x24
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	ed87 0a03 	vstr	s0, [r7, #12]
 8002ff2:	edc7 0a02 	vstr	s1, [r7, #8]
    uint32_t current_time = HAL_GetTick();
 8002ff6:	f002 f897 	bl	8005128 <HAL_GetTick>
 8002ffa:	6178      	str	r0, [r7, #20]
    // Decide using RL
    current_state = classify_state(density, speed_kmh);
 8002ffc:	edd7 7a02 	vldr	s15, [r7, #8]
 8003000:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003004:	edc7 7a01 	vstr	s15, [r7, #4]
 8003008:	793b      	ldrb	r3, [r7, #4]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003014:	edc7 7a01 	vstr	s15, [r7, #4]
 8003018:	793a      	ldrb	r2, [r7, #4]
 800301a:	b2d2      	uxtb	r2, r2
 800301c:	4611      	mov	r1, r2
 800301e:	4618      	mov	r0, r3
 8003020:	f001 fc8a 	bl	8004938 <classify_state>
 8003024:	4603      	mov	r3, r0
 8003026:	b2da      	uxtb	r2, r3
 8003028:	4b83      	ldr	r3, [pc, #524]	@ (8003238 <control_speed_bump+0x250>)
 800302a:	701a      	strb	r2, [r3, #0]
    if (current_time - last_bump_change < BUMP_COOLDOWN_MS) return;
 800302c:	4b83      	ldr	r3, [pc, #524]	@ (800323c <control_speed_bump+0x254>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f240 52db 	movw	r2, #1499	@ 0x5db
 8003038:	4293      	cmp	r3, r2
 800303a:	f240 80f6 	bls.w	800322a <control_speed_bump+0x242>

    // Decide using RL
    current_state = classify_state(density, speed_kmh);
 800303e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003046:	edc7 7a01 	vstr	s15, [r7, #4]
 800304a:	793b      	ldrb	r3, [r7, #4]
 800304c:	b2db      	uxtb	r3, r3
 800304e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003056:	edc7 7a01 	vstr	s15, [r7, #4]
 800305a:	793a      	ldrb	r2, [r7, #4]
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	4611      	mov	r1, r2
 8003060:	4618      	mov	r0, r3
 8003062:	f001 fc69 	bl	8004938 <classify_state>
 8003066:	4603      	mov	r3, r0
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4b73      	ldr	r3, [pc, #460]	@ (8003238 <control_speed_bump+0x250>)
 800306c:	701a      	strb	r2, [r3, #0]

    if (current_state >= 0 && current_state < NUM_STATES) {
 800306e:	4b72      	ldr	r3, [pc, #456]	@ (8003238 <control_speed_bump+0x250>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b06      	cmp	r3, #6
 8003074:	d85e      	bhi.n	8003134 <control_speed_bump+0x14c>

        // Pilih action berdasarkan Q-table
        action = select_best_action(current_state);
 8003076:	4b70      	ldr	r3, [pc, #448]	@ (8003238 <control_speed_bump+0x250>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	b25b      	sxtb	r3, r3
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fc69 	bl	8002954 <select_best_action>
 8003082:	4603      	mov	r3, r0
 8003084:	461a      	mov	r2, r3
 8003086:	4b6e      	ldr	r3, [pc, #440]	@ (8003240 <control_speed_bump+0x258>)
 8003088:	701a      	strb	r2, [r3, #0]

        snprintf(MSG, sizeof(MSG), "Q-Table Decision: Action=%u\r\n", action);
 800308a:	4b6d      	ldr	r3, [pc, #436]	@ (8003240 <control_speed_bump+0x258>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	4a6d      	ldr	r2, [pc, #436]	@ (8003244 <control_speed_bump+0x25c>)
 8003090:	21fa      	movs	r1, #250	@ 0xfa
 8003092:	486d      	ldr	r0, [pc, #436]	@ (8003248 <control_speed_bump+0x260>)
 8003094:	f007 f860 	bl	800a158 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003098:	486b      	ldr	r0, [pc, #428]	@ (8003248 <control_speed_bump+0x260>)
 800309a:	f7fd f901 	bl	80002a0 <strlen>
 800309e:	4603      	mov	r3, r0
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	2364      	movs	r3, #100	@ 0x64
 80030a4:	4968      	ldr	r1, [pc, #416]	@ (8003248 <control_speed_bump+0x260>)
 80030a6:	4869      	ldr	r0, [pc, #420]	@ (800324c <control_speed_bump+0x264>)
 80030a8:	f005 fd88 	bl	8008bbc <HAL_UART_Transmit>

        // Eksekusi action dengan animasi
        struct angles result = Set_Servo_RL_Action(action);
 80030ac:	4b64      	ldr	r3, [pc, #400]	@ (8003240 <control_speed_bump+0x258>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff fc1f 	bl	80028f4 <Set_Servo_RL_Action>
 80030b6:	4603      	mov	r3, r0
 80030b8:	461a      	mov	r2, r3
 80030ba:	743a      	strb	r2, [r7, #16]
 80030bc:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80030c0:	747a      	strb	r2, [r7, #17]
 80030c2:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80030c6:	74bb      	strb	r3, [r7, #18]
        // Raise all 3 servos with staggered timing for smooth operation
        servo_set_angle(1, result.target_angle);
 80030c8:	7c3b      	ldrb	r3, [r7, #16]
 80030ca:	4619      	mov	r1, r3
 80030cc:	2001      	movs	r0, #1
 80030ce:	f7ff ff4b 	bl	8002f68 <servo_set_angle>
        HAL_Delay(50);  // Small delay between servos
 80030d2:	2032      	movs	r0, #50	@ 0x32
 80030d4:	f002 f834 	bl	8005140 <HAL_Delay>
        servo_set_angle(2, result.center_angle);  // Center servo higher
 80030d8:	7c7b      	ldrb	r3, [r7, #17]
 80030da:	4619      	mov	r1, r3
 80030dc:	2002      	movs	r0, #2
 80030de:	f7ff ff43 	bl	8002f68 <servo_set_angle>
        HAL_Delay(50);
 80030e2:	2032      	movs	r0, #50	@ 0x32
 80030e4:	f002 f82c 	bl	8005140 <HAL_Delay>
        servo_set_angle(3, result.target_angle);
 80030e8:	7c3b      	ldrb	r3, [r7, #16]
 80030ea:	4619      	mov	r1, r3
 80030ec:	2003      	movs	r0, #3
 80030ee:	f7ff ff3b 	bl	8002f68 <servo_set_angle>

        bump_is_up = result.bump_status;
 80030f2:	7cba      	ldrb	r2, [r7, #18]
 80030f4:	4b56      	ldr	r3, [pc, #344]	@ (8003250 <control_speed_bump+0x268>)
 80030f6:	701a      	strb	r2, [r3, #0]
        last_bump_change = current_time;
 80030f8:	4a50      	ldr	r2, [pc, #320]	@ (800323c <control_speed_bump+0x254>)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	6013      	str	r3, [r2, #0]

        snprintf(MSG, sizeof(MSG),
 80030fe:	4b54      	ldr	r3, [pc, #336]	@ (8003250 <control_speed_bump+0x268>)
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	461c      	mov	r4, r3
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f7fd fa37 	bl	8000578 <__aeabi_f2d>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	e9cd 2300 	strd	r2, r3, [sp]
 8003112:	4623      	mov	r3, r4
 8003114:	4a4f      	ldr	r2, [pc, #316]	@ (8003254 <control_speed_bump+0x26c>)
 8003116:	21fa      	movs	r1, #250	@ 0xfa
 8003118:	484b      	ldr	r0, [pc, #300]	@ (8003248 <control_speed_bump+0x260>)
 800311a:	f007 f81d 	bl	800a158 <sniprintf>
                 "[BUMP] ACTION SET %u  - Vehicle speed at %.1f cm/s\r\n",
				 bump_is_up,
                 speed_kmh);

        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 800311e:	484a      	ldr	r0, [pc, #296]	@ (8003248 <control_speed_bump+0x260>)
 8003120:	f7fd f8be 	bl	80002a0 <strlen>
 8003124:	4603      	mov	r3, r0
 8003126:	b29a      	uxth	r2, r3
 8003128:	2364      	movs	r3, #100	@ 0x64
 800312a:	4947      	ldr	r1, [pc, #284]	@ (8003248 <control_speed_bump+0x260>)
 800312c:	4847      	ldr	r0, [pc, #284]	@ (800324c <control_speed_bump+0x264>)
 800312e:	f005 fd45 	bl	8008bbc <HAL_UART_Transmit>
 8003132:	e07d      	b.n	8003230 <control_speed_bump+0x248>

    } else {
        if (speed_kmh < MIN_SPEED_THRESHOLD) return;
 8003134:	edd7 7a03 	vldr	s15, [r7, #12]
 8003138:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800313c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	d473      	bmi.n	800322e <control_speed_bump+0x246>

        if (speed_kmh > SPEED_THRESHOLD_HIGH && !bump_is_up)
 8003146:	edd7 7a03 	vldr	s15, [r7, #12]
 800314a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800314e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003156:	dd2f      	ble.n	80031b8 <control_speed_bump+0x1d0>
 8003158:	4b3d      	ldr	r3, [pc, #244]	@ (8003250 <control_speed_bump+0x268>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d12b      	bne.n	80031b8 <control_speed_bump+0x1d0>
        {
            // Raise all 3 servos with staggered timing for smooth operation
            servo_set_angle(1, SERVO1_UP_ANGLE);
 8003160:	211e      	movs	r1, #30
 8003162:	2001      	movs	r0, #1
 8003164:	f7ff ff00 	bl	8002f68 <servo_set_angle>
            HAL_Delay(50);  // Small delay between servos
 8003168:	2032      	movs	r0, #50	@ 0x32
 800316a:	f001 ffe9 	bl	8005140 <HAL_Delay>
            servo_set_angle(2, SERVO2_UP_ANGLE);  // Center servo higher
 800316e:	2128      	movs	r1, #40	@ 0x28
 8003170:	2002      	movs	r0, #2
 8003172:	f7ff fef9 	bl	8002f68 <servo_set_angle>
            HAL_Delay(50);
 8003176:	2032      	movs	r0, #50	@ 0x32
 8003178:	f001 ffe2 	bl	8005140 <HAL_Delay>
            servo_set_angle(3, SERVO3_UP_ANGLE);
 800317c:	211e      	movs	r1, #30
 800317e:	2003      	movs	r0, #3
 8003180:	f7ff fef2 	bl	8002f68 <servo_set_angle>

            bump_is_up = 1;
 8003184:	4b32      	ldr	r3, [pc, #200]	@ (8003250 <control_speed_bump+0x268>)
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
            last_bump_change = current_time;
 800318a:	4a2c      	ldr	r2, [pc, #176]	@ (800323c <control_speed_bump+0x254>)
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[BUMP]   ALL 3 SERVOS RAISED - Speed: %.1f km/h\r\n", speed_kmh);
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7fd f9f1 	bl	8000578 <__aeabi_f2d>
 8003196:	4602      	mov	r2, r0
 8003198:	460b      	mov	r3, r1
 800319a:	492f      	ldr	r1, [pc, #188]	@ (8003258 <control_speed_bump+0x270>)
 800319c:	482a      	ldr	r0, [pc, #168]	@ (8003248 <control_speed_bump+0x260>)
 800319e:	f007 f811 	bl	800a1c4 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80031a2:	4829      	ldr	r0, [pc, #164]	@ (8003248 <control_speed_bump+0x260>)
 80031a4:	f7fd f87c 	bl	80002a0 <strlen>
 80031a8:	4603      	mov	r3, r0
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	2364      	movs	r3, #100	@ 0x64
 80031ae:	4926      	ldr	r1, [pc, #152]	@ (8003248 <control_speed_bump+0x260>)
 80031b0:	4826      	ldr	r0, [pc, #152]	@ (800324c <control_speed_bump+0x264>)
 80031b2:	f005 fd03 	bl	8008bbc <HAL_UART_Transmit>
 80031b6:	e03b      	b.n	8003230 <control_speed_bump+0x248>
        }
        else if (speed_kmh < SPEED_THRESHOLD_LOW && bump_is_up)
 80031b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80031bc:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80031c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c8:	d532      	bpl.n	8003230 <control_speed_bump+0x248>
 80031ca:	4b21      	ldr	r3, [pc, #132]	@ (8003250 <control_speed_bump+0x268>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d02e      	beq.n	8003230 <control_speed_bump+0x248>
        {
            // Lower all 3 servos
            servo_set_angle(1, SERVO1_DOWN_ANGLE);
 80031d2:	2100      	movs	r1, #0
 80031d4:	2001      	movs	r0, #1
 80031d6:	f7ff fec7 	bl	8002f68 <servo_set_angle>
            HAL_Delay(50);
 80031da:	2032      	movs	r0, #50	@ 0x32
 80031dc:	f001 ffb0 	bl	8005140 <HAL_Delay>
            servo_set_angle(2, SERVO2_DOWN_ANGLE);
 80031e0:	2100      	movs	r1, #0
 80031e2:	2002      	movs	r0, #2
 80031e4:	f7ff fec0 	bl	8002f68 <servo_set_angle>
            HAL_Delay(50);
 80031e8:	2032      	movs	r0, #50	@ 0x32
 80031ea:	f001 ffa9 	bl	8005140 <HAL_Delay>
            servo_set_angle(3, SERVO3_DOWN_ANGLE);
 80031ee:	2100      	movs	r1, #0
 80031f0:	2003      	movs	r0, #3
 80031f2:	f7ff feb9 	bl	8002f68 <servo_set_angle>

            bump_is_up = 0;
 80031f6:	4b16      	ldr	r3, [pc, #88]	@ (8003250 <control_speed_bump+0x268>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
            last_bump_change = current_time;
 80031fc:	4a0f      	ldr	r2, [pc, #60]	@ (800323c <control_speed_bump+0x254>)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[BUMP]  ALL 3 SERVOS LOWERED - Speed: %.1f km/h\r\n", speed_kmh);
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f7fd f9b8 	bl	8000578 <__aeabi_f2d>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4913      	ldr	r1, [pc, #76]	@ (800325c <control_speed_bump+0x274>)
 800320e:	480e      	ldr	r0, [pc, #56]	@ (8003248 <control_speed_bump+0x260>)
 8003210:	f006 ffd8 	bl	800a1c4 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003214:	480c      	ldr	r0, [pc, #48]	@ (8003248 <control_speed_bump+0x260>)
 8003216:	f7fd f843 	bl	80002a0 <strlen>
 800321a:	4603      	mov	r3, r0
 800321c:	b29a      	uxth	r2, r3
 800321e:	2364      	movs	r3, #100	@ 0x64
 8003220:	4909      	ldr	r1, [pc, #36]	@ (8003248 <control_speed_bump+0x260>)
 8003222:	480a      	ldr	r0, [pc, #40]	@ (800324c <control_speed_bump+0x264>)
 8003224:	f005 fcca 	bl	8008bbc <HAL_UART_Transmit>
 8003228:	e002      	b.n	8003230 <control_speed_bump+0x248>
    if (current_time - last_bump_change < BUMP_COOLDOWN_MS) return;
 800322a:	bf00      	nop
 800322c:	e000      	b.n	8003230 <control_speed_bump+0x248>
        if (speed_kmh < MIN_SPEED_THRESHOLD) return;
 800322e:	bf00      	nop
        }
    }
}
 8003230:	371c      	adds	r7, #28
 8003232:	46bd      	mov	sp, r7
 8003234:	bd90      	pop	{r4, r7, pc}
 8003236:	bf00      	nop
 8003238:	20000ed8 	.word	0x20000ed8
 800323c:	20000cb4 	.word	0x20000cb4
 8003240:	20000ed9 	.word	0x20000ed9
 8003244:	0800d00c 	.word	0x0800d00c
 8003248:	20000cc8 	.word	0x20000cc8
 800324c:	20000b60 	.word	0x20000b60
 8003250:	20000cb0 	.word	0x20000cb0
 8003254:	0800d02c 	.word	0x0800d02c
 8003258:	0800d064 	.word	0x0800d064
 800325c:	0800d09c 	.word	0x0800d09c

08003260 <update_oled_display>:

void update_oled_display(float speed, float density, uint8_t bump_status)
{
 8003260:	b590      	push	{r4, r7, lr}
 8003262:	b08f      	sub	sp, #60	@ 0x3c
 8003264:	af02      	add	r7, sp, #8
 8003266:	ed87 0a03 	vstr	s0, [r7, #12]
 800326a:	edc7 0a02 	vstr	s1, [r7, #8]
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
    char line[32];

    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003272:	2000      	movs	r0, #0
 8003274:	f001 f994 	bl	80045a0 <SSD1306_Fill>

    SSD1306_GotoXY(0, 0);
 8003278:	2100      	movs	r1, #0
 800327a:	2000      	movs	r0, #0
 800327c:	f001 fa08 	bl	8004690 <SSD1306_GotoXY>
    SSD1306_Puts("3-SERVO BUMP", &Font_7x10, SSD1306_COLOR_WHITE);
 8003280:	2201      	movs	r2, #1
 8003282:	4939      	ldr	r1, [pc, #228]	@ (8003368 <update_oled_display+0x108>)
 8003284:	4839      	ldr	r0, [pc, #228]	@ (800336c <update_oled_display+0x10c>)
 8003286:	f001 fa97 	bl	80047b8 <SSD1306_Puts>

    SSD1306_GotoXY(0, 12);
 800328a:	210c      	movs	r1, #12
 800328c:	2000      	movs	r0, #0
 800328e:	f001 f9ff 	bl	8004690 <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Speed:%.1f km/h", speed);
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f7fd f970 	bl	8000578 <__aeabi_f2d>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	f107 0010 	add.w	r0, r7, #16
 80032a0:	e9cd 2300 	strd	r2, r3, [sp]
 80032a4:	4a32      	ldr	r2, [pc, #200]	@ (8003370 <update_oled_display+0x110>)
 80032a6:	2120      	movs	r1, #32
 80032a8:	f006 ff56 	bl	800a158 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 80032ac:	f107 0310 	add.w	r3, r7, #16
 80032b0:	2201      	movs	r2, #1
 80032b2:	492d      	ldr	r1, [pc, #180]	@ (8003368 <update_oled_display+0x108>)
 80032b4:	4618      	mov	r0, r3
 80032b6:	f001 fa7f 	bl	80047b8 <SSD1306_Puts>

    SSD1306_GotoXY(0, 24);
 80032ba:	2118      	movs	r1, #24
 80032bc:	2000      	movs	r0, #0
 80032be:	f001 f9e7 	bl	8004690 <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Max:%.1f km/h", max_speed_detected);
 80032c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003374 <update_oled_display+0x114>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fd f956 	bl	8000578 <__aeabi_f2d>
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	f107 0010 	add.w	r0, r7, #16
 80032d4:	e9cd 2300 	strd	r2, r3, [sp]
 80032d8:	4a27      	ldr	r2, [pc, #156]	@ (8003378 <update_oled_display+0x118>)
 80032da:	2120      	movs	r1, #32
 80032dc:	f006 ff3c 	bl	800a158 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 80032e0:	f107 0310 	add.w	r3, r7, #16
 80032e4:	2201      	movs	r2, #1
 80032e6:	4920      	ldr	r1, [pc, #128]	@ (8003368 <update_oled_display+0x108>)
 80032e8:	4618      	mov	r0, r3
 80032ea:	f001 fa65 	bl	80047b8 <SSD1306_Puts>

    SSD1306_GotoXY(0, 36);
 80032ee:	2124      	movs	r1, #36	@ 0x24
 80032f0:	2000      	movs	r0, #0
 80032f2:	f001 f9cd 	bl	8004690 <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "IR:%lu Den:%.0f", ir_vehicle_count, density);
 80032f6:	4b21      	ldr	r3, [pc, #132]	@ (800337c <update_oled_display+0x11c>)
 80032f8:	681c      	ldr	r4, [r3, #0]
 80032fa:	68b8      	ldr	r0, [r7, #8]
 80032fc:	f7fd f93c 	bl	8000578 <__aeabi_f2d>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	f107 0010 	add.w	r0, r7, #16
 8003308:	e9cd 2300 	strd	r2, r3, [sp]
 800330c:	4623      	mov	r3, r4
 800330e:	4a1c      	ldr	r2, [pc, #112]	@ (8003380 <update_oled_display+0x120>)
 8003310:	2120      	movs	r1, #32
 8003312:	f006 ff21 	bl	800a158 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 8003316:	f107 0310 	add.w	r3, r7, #16
 800331a:	2201      	movs	r2, #1
 800331c:	4912      	ldr	r1, [pc, #72]	@ (8003368 <update_oled_display+0x108>)
 800331e:	4618      	mov	r0, r3
 8003320:	f001 fa4a 	bl	80047b8 <SSD1306_Puts>

    SSD1306_GotoXY(0, 48);
 8003324:	2130      	movs	r1, #48	@ 0x30
 8003326:	2000      	movs	r0, #0
 8003328:	f001 f9b2 	bl	8004690 <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Bump:%s D:%lucm",
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <update_oled_display+0xd6>
 8003332:	4a14      	ldr	r2, [pc, #80]	@ (8003384 <update_oled_display+0x124>)
 8003334:	e000      	b.n	8003338 <update_oled_display+0xd8>
 8003336:	4a14      	ldr	r2, [pc, #80]	@ (8003388 <update_oled_display+0x128>)
 8003338:	4b14      	ldr	r3, [pc, #80]	@ (800338c <update_oled_display+0x12c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f107 0010 	add.w	r0, r7, #16
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	4613      	mov	r3, r2
 8003344:	4a12      	ldr	r2, [pc, #72]	@ (8003390 <update_oled_display+0x130>)
 8003346:	2120      	movs	r1, #32
 8003348:	f006 ff06 	bl	800a158 <sniprintf>
             bump_status ? "UP" : "DN", distance_cm);
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 800334c:	f107 0310 	add.w	r3, r7, #16
 8003350:	2201      	movs	r2, #1
 8003352:	4905      	ldr	r1, [pc, #20]	@ (8003368 <update_oled_display+0x108>)
 8003354:	4618      	mov	r0, r3
 8003356:	f001 fa2f 	bl	80047b8 <SSD1306_Puts>

    SSD1306_UpdateScreen();
 800335a:	f001 f8f3 	bl	8004544 <SSD1306_UpdateScreen>
}
 800335e:	bf00      	nop
 8003360:	3734      	adds	r7, #52	@ 0x34
 8003362:	46bd      	mov	sp, r7
 8003364:	bd90      	pop	{r4, r7, pc}
 8003366:	bf00      	nop
 8003368:	2000000c 	.word	0x2000000c
 800336c:	0800d0d4 	.word	0x0800d0d4
 8003370:	0800d0e4 	.word	0x0800d0e4
 8003374:	20000c88 	.word	0x20000c88
 8003378:	0800d0f4 	.word	0x0800d0f4
 800337c:	20000c9c 	.word	0x20000c9c
 8003380:	0800d104 	.word	0x0800d104
 8003384:	0800d114 	.word	0x0800d114
 8003388:	0800d118 	.word	0x0800d118
 800338c:	20000c00 	.word	0x20000c00
 8003390:	0800d11c 	.word	0x0800d11c

08003394 <create_data_packet>:

char *create_data_packet(int speed, int density, int bump, int count)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
 80033a0:	603b      	str	r3, [r7, #0]
    char *string = NULL;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
    cJSON *packet = cJSON_CreateObject();
 80033a6:	f7ff fa63 	bl	8002870 <cJSON_CreateObject>
 80033aa:	6138      	str	r0, [r7, #16]
    if (packet == NULL) return NULL;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <create_data_packet+0x22>
 80033b2:	2300      	movs	r3, #0
 80033b4:	e033      	b.n	800341e <create_data_packet+0x8a>

    cJSON_AddNumberToObject(packet, "speed", speed);
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f7fd f8cc 	bl	8000554 <__aeabi_i2d>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	ec43 2b10 	vmov	d0, r2, r3
 80033c4:	4918      	ldr	r1, [pc, #96]	@ (8003428 <create_data_packet+0x94>)
 80033c6:	6938      	ldr	r0, [r7, #16]
 80033c8:	f7ff f9e6 	bl	8002798 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "density", density);
 80033cc:	68b8      	ldr	r0, [r7, #8]
 80033ce:	f7fd f8c1 	bl	8000554 <__aeabi_i2d>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	ec43 2b10 	vmov	d0, r2, r3
 80033da:	4914      	ldr	r1, [pc, #80]	@ (800342c <create_data_packet+0x98>)
 80033dc:	6938      	ldr	r0, [r7, #16]
 80033de:	f7ff f9db 	bl	8002798 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "bump", bump);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd f8b6 	bl	8000554 <__aeabi_i2d>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	ec43 2b10 	vmov	d0, r2, r3
 80033f0:	490f      	ldr	r1, [pc, #60]	@ (8003430 <create_data_packet+0x9c>)
 80033f2:	6938      	ldr	r0, [r7, #16]
 80033f4:	f7ff f9d0 	bl	8002798 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "total_vehicles", count);
 80033f8:	6838      	ldr	r0, [r7, #0]
 80033fa:	f7fd f8ab 	bl	8000554 <__aeabi_i2d>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	ec43 2b10 	vmov	d0, r2, r3
 8003406:	490b      	ldr	r1, [pc, #44]	@ (8003434 <create_data_packet+0xa0>)
 8003408:	6938      	ldr	r0, [r7, #16]
 800340a:	f7ff f9c5 	bl	8002798 <cJSON_AddNumberToObject>

    string = cJSON_Print(packet);
 800340e:	6938      	ldr	r0, [r7, #16]
 8003410:	f7fe fe82 	bl	8002118 <cJSON_Print>
 8003414:	6178      	str	r0, [r7, #20]
    cJSON_Delete(packet);
 8003416:	6938      	ldr	r0, [r7, #16]
 8003418:	f7fe fa68 	bl	80018ec <cJSON_Delete>
    return string;
 800341c:	697b      	ldr	r3, [r7, #20]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	0800d12c 	.word	0x0800d12c
 800342c:	0800d134 	.word	0x0800d134
 8003430:	0800d13c 	.word	0x0800d13c
 8003434:	0800d144 	.word	0x0800d144

08003438 <print_diagnostics>:

void print_diagnostics(void)
{
 8003438:	b5b0      	push	{r4, r5, r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af02      	add	r7, sp, #8
    uint32_t success_rate = (ultrasonic_read_count > 0) ?
 800343e:	4b58      	ldr	r3, [pc, #352]	@ (80035a0 <print_diagnostics+0x168>)
 8003440:	681b      	ldr	r3, [r3, #0]
        (ultrasonic_success_count * 100 / ultrasonic_read_count) : 0;
 8003442:	2b00      	cmp	r3, #0
 8003444:	d009      	beq.n	800345a <print_diagnostics+0x22>
 8003446:	4b57      	ldr	r3, [pc, #348]	@ (80035a4 <print_diagnostics+0x16c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2264      	movs	r2, #100	@ 0x64
 800344c:	fb03 f202 	mul.w	r2, r3, r2
 8003450:	4b53      	ldr	r3, [pc, #332]	@ (80035a0 <print_diagnostics+0x168>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	fbb2 f3f3 	udiv	r3, r2, r3
 8003458:	e000      	b.n	800345c <print_diagnostics+0x24>
 800345a:	2300      	movs	r3, #0
    uint32_t success_rate = (ultrasonic_read_count > 0) ?
 800345c:	607b      	str	r3, [r7, #4]

    sprintf(MSG, "\r\n DIAGNOSTIC \r\n");
 800345e:	4952      	ldr	r1, [pc, #328]	@ (80035a8 <print_diagnostics+0x170>)
 8003460:	4852      	ldr	r0, [pc, #328]	@ (80035ac <print_diagnostics+0x174>)
 8003462:	f006 feaf 	bl	800a1c4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003466:	4851      	ldr	r0, [pc, #324]	@ (80035ac <print_diagnostics+0x174>)
 8003468:	f7fc ff1a 	bl	80002a0 <strlen>
 800346c:	4603      	mov	r3, r0
 800346e:	b29a      	uxth	r2, r3
 8003470:	2364      	movs	r3, #100	@ 0x64
 8003472:	494e      	ldr	r1, [pc, #312]	@ (80035ac <print_diagnostics+0x174>)
 8003474:	484e      	ldr	r0, [pc, #312]	@ (80035b0 <print_diagnostics+0x178>)
 8003476:	f005 fba1 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, " US Success: %lu%% | Reads: %lu/%lu\r\n",
 800347a:	4b4a      	ldr	r3, [pc, #296]	@ (80035a4 <print_diagnostics+0x16c>)
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4b48      	ldr	r3, [pc, #288]	@ (80035a0 <print_diagnostics+0x168>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	4613      	mov	r3, r2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	494a      	ldr	r1, [pc, #296]	@ (80035b4 <print_diagnostics+0x17c>)
 800348a:	4848      	ldr	r0, [pc, #288]	@ (80035ac <print_diagnostics+0x174>)
 800348c:	f006 fe9a 	bl	800a1c4 <siprintf>
            success_rate, ultrasonic_success_count, ultrasonic_read_count);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003490:	4846      	ldr	r0, [pc, #280]	@ (80035ac <print_diagnostics+0x174>)
 8003492:	f7fc ff05 	bl	80002a0 <strlen>
 8003496:	4603      	mov	r3, r0
 8003498:	b29a      	uxth	r2, r3
 800349a:	2364      	movs	r3, #100	@ 0x64
 800349c:	4943      	ldr	r1, [pc, #268]	@ (80035ac <print_diagnostics+0x174>)
 800349e:	4844      	ldr	r0, [pc, #272]	@ (80035b0 <print_diagnostics+0x178>)
 80034a0:	f005 fb8c 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, " Distance: %lu cm | Valid speeds: %lu\r\n",
 80034a4:	4b44      	ldr	r3, [pc, #272]	@ (80035b8 <print_diagnostics+0x180>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4b44      	ldr	r3, [pc, #272]	@ (80035bc <print_diagnostics+0x184>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4944      	ldr	r1, [pc, #272]	@ (80035c0 <print_diagnostics+0x188>)
 80034ae:	483f      	ldr	r0, [pc, #252]	@ (80035ac <print_diagnostics+0x174>)
 80034b0:	f006 fe88 	bl	800a1c4 <siprintf>
            distance_cm, valid_speed_readings);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80034b4:	483d      	ldr	r0, [pc, #244]	@ (80035ac <print_diagnostics+0x174>)
 80034b6:	f7fc fef3 	bl	80002a0 <strlen>
 80034ba:	4603      	mov	r3, r0
 80034bc:	b29a      	uxth	r2, r3
 80034be:	2364      	movs	r3, #100	@ 0x64
 80034c0:	493a      	ldr	r1, [pc, #232]	@ (80035ac <print_diagnostics+0x174>)
 80034c2:	483b      	ldr	r0, [pc, #236]	@ (80035b0 <print_diagnostics+0x178>)
 80034c4:	f005 fb7a 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, " Current: %.1f km/h | Max: %.1f km/h\r\n",
 80034c8:	4b3e      	ldr	r3, [pc, #248]	@ (80035c4 <print_diagnostics+0x18c>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd f853 	bl	8000578 <__aeabi_f2d>
 80034d2:	4604      	mov	r4, r0
 80034d4:	460d      	mov	r5, r1
 80034d6:	4b3c      	ldr	r3, [pc, #240]	@ (80035c8 <print_diagnostics+0x190>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fd f84c 	bl	8000578 <__aeabi_f2d>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	e9cd 2300 	strd	r2, r3, [sp]
 80034e8:	4622      	mov	r2, r4
 80034ea:	462b      	mov	r3, r5
 80034ec:	4937      	ldr	r1, [pc, #220]	@ (80035cc <print_diagnostics+0x194>)
 80034ee:	482f      	ldr	r0, [pc, #188]	@ (80035ac <print_diagnostics+0x174>)
 80034f0:	f006 fe68 	bl	800a1c4 <siprintf>
            smoothed_speed_kmh, max_speed_detected);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80034f4:	482d      	ldr	r0, [pc, #180]	@ (80035ac <print_diagnostics+0x174>)
 80034f6:	f7fc fed3 	bl	80002a0 <strlen>
 80034fa:	4603      	mov	r3, r0
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	2364      	movs	r3, #100	@ 0x64
 8003500:	492a      	ldr	r1, [pc, #168]	@ (80035ac <print_diagnostics+0x174>)
 8003502:	482b      	ldr	r0, [pc, #172]	@ (80035b0 <print_diagnostics+0x178>)
 8003504:	f005 fb5a 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, " IR: %s | Count: %lu\r\n",
            HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN) ? "Clear" : "Blocked",
 8003508:	2102      	movs	r1, #2
 800350a:	4831      	ldr	r0, [pc, #196]	@ (80035d0 <print_diagnostics+0x198>)
 800350c:	f002 f8d2 	bl	80056b4 <HAL_GPIO_ReadPin>
 8003510:	4603      	mov	r3, r0
    sprintf(MSG, " IR: %s | Count: %lu\r\n",
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <print_diagnostics+0xe2>
 8003516:	4a2f      	ldr	r2, [pc, #188]	@ (80035d4 <print_diagnostics+0x19c>)
 8003518:	e000      	b.n	800351c <print_diagnostics+0xe4>
 800351a:	4a2f      	ldr	r2, [pc, #188]	@ (80035d8 <print_diagnostics+0x1a0>)
 800351c:	4b2f      	ldr	r3, [pc, #188]	@ (80035dc <print_diagnostics+0x1a4>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	492f      	ldr	r1, [pc, #188]	@ (80035e0 <print_diagnostics+0x1a8>)
 8003522:	4822      	ldr	r0, [pc, #136]	@ (80035ac <print_diagnostics+0x174>)
 8003524:	f006 fe4e 	bl	800a1c4 <siprintf>
            ir_vehicle_count);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003528:	4820      	ldr	r0, [pc, #128]	@ (80035ac <print_diagnostics+0x174>)
 800352a:	f7fc feb9 	bl	80002a0 <strlen>
 800352e:	4603      	mov	r3, r0
 8003530:	b29a      	uxth	r2, r3
 8003532:	2364      	movs	r3, #100	@ 0x64
 8003534:	491d      	ldr	r1, [pc, #116]	@ (80035ac <print_diagnostics+0x174>)
 8003536:	481e      	ldr	r0, [pc, #120]	@ (80035b0 <print_diagnostics+0x178>)
 8003538:	f005 fb40 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, " Servos: %s | Density: %.0f v/m\r\n",
            bump_is_up ? "UP" : "DOWN", current_density);
 800353c:	4b29      	ldr	r3, [pc, #164]	@ (80035e4 <print_diagnostics+0x1ac>)
 800353e:	781b      	ldrb	r3, [r3, #0]
    sprintf(MSG, " Servos: %s | Density: %.0f v/m\r\n",
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <print_diagnostics+0x110>
 8003544:	4c28      	ldr	r4, [pc, #160]	@ (80035e8 <print_diagnostics+0x1b0>)
 8003546:	e000      	b.n	800354a <print_diagnostics+0x112>
 8003548:	4c28      	ldr	r4, [pc, #160]	@ (80035ec <print_diagnostics+0x1b4>)
 800354a:	4b29      	ldr	r3, [pc, #164]	@ (80035f0 <print_diagnostics+0x1b8>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7fd f812 	bl	8000578 <__aeabi_f2d>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	e9cd 2300 	strd	r2, r3, [sp]
 800355c:	4622      	mov	r2, r4
 800355e:	4925      	ldr	r1, [pc, #148]	@ (80035f4 <print_diagnostics+0x1bc>)
 8003560:	4812      	ldr	r0, [pc, #72]	@ (80035ac <print_diagnostics+0x174>)
 8003562:	f006 fe2f 	bl	800a1c4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003566:	4811      	ldr	r0, [pc, #68]	@ (80035ac <print_diagnostics+0x174>)
 8003568:	f7fc fe9a 	bl	80002a0 <strlen>
 800356c:	4603      	mov	r3, r0
 800356e:	b29a      	uxth	r2, r3
 8003570:	2364      	movs	r3, #100	@ 0x64
 8003572:	490e      	ldr	r1, [pc, #56]	@ (80035ac <print_diagnostics+0x174>)
 8003574:	480e      	ldr	r0, [pc, #56]	@ (80035b0 <print_diagnostics+0x178>)
 8003576:	f005 fb21 	bl	8008bbc <HAL_UART_Transmit>

    sprintf(MSG, "\r\n\r\n");
 800357a:	491f      	ldr	r1, [pc, #124]	@ (80035f8 <print_diagnostics+0x1c0>)
 800357c:	480b      	ldr	r0, [pc, #44]	@ (80035ac <print_diagnostics+0x174>)
 800357e:	f006 fe21 	bl	800a1c4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003582:	480a      	ldr	r0, [pc, #40]	@ (80035ac <print_diagnostics+0x174>)
 8003584:	f7fc fe8c 	bl	80002a0 <strlen>
 8003588:	4603      	mov	r3, r0
 800358a:	b29a      	uxth	r2, r3
 800358c:	2364      	movs	r3, #100	@ 0x64
 800358e:	4907      	ldr	r1, [pc, #28]	@ (80035ac <print_diagnostics+0x174>)
 8003590:	4807      	ldr	r0, [pc, #28]	@ (80035b0 <print_diagnostics+0x178>)
 8003592:	f005 fb13 	bl	8008bbc <HAL_UART_Transmit>
}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bdb0      	pop	{r4, r5, r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000c94 	.word	0x20000c94
 80035a4:	20000c98 	.word	0x20000c98
 80035a8:	0800d154 	.word	0x0800d154
 80035ac:	20000cc8 	.word	0x20000cc8
 80035b0:	20000b60 	.word	0x20000b60
 80035b4:	0800d180 	.word	0x0800d180
 80035b8:	20000c00 	.word	0x20000c00
 80035bc:	20000c90 	.word	0x20000c90
 80035c0:	0800d1ac 	.word	0x0800d1ac
 80035c4:	20000c84 	.word	0x20000c84
 80035c8:	20000c88 	.word	0x20000c88
 80035cc:	0800d1d8 	.word	0x0800d1d8
 80035d0:	40020000 	.word	0x40020000
 80035d4:	0800d204 	.word	0x0800d204
 80035d8:	0800d20c 	.word	0x0800d20c
 80035dc:	20000c9c 	.word	0x20000c9c
 80035e0:	0800d214 	.word	0x0800d214
 80035e4:	20000cb0 	.word	0x20000cb0
 80035e8:	0800d114 	.word	0x0800d114
 80035ec:	0800d230 	.word	0x0800d230
 80035f0:	20000ca4 	.word	0x20000ca4
 80035f4:	0800d238 	.word	0x0800d238
 80035f8:	0800d260 	.word	0x0800d260

080035fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003602:	f001 fd2b 	bl	800505c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003606:	f000 fbcb 	bl	8003da0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800360a:	f000 fe73 	bl	80042f4 <MX_GPIO_Init>
  MX_TIM1_Init();
 800360e:	f000 fced 	bl	8003fec <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8003612:	f000 fe1b 	bl	800424c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8003616:	f000 fe43 	bl	80042a0 <MX_USART6_UART_Init>
  MX_RTC_Init();
 800361a:	f000 fc5b 	bl	8003ed4 <MX_RTC_Init>
  MX_TIM2_Init();
 800361e:	f000 fd59 	bl	80040d4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003622:	f000 fc29 	bl	8003e78 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003626:	f000 fda1 	bl	800416c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
  // Initialize OLED
  SSD1306_Init();
 800362a:	f000 fec7 	bl	80043bc <SSD1306_Init>
  HAL_Delay(100);
 800362e:	2064      	movs	r0, #100	@ 0x64
 8003630:	f001 fd86 	bl	8005140 <HAL_Delay>

  SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003634:	2000      	movs	r0, #0
 8003636:	f000 ffb3 	bl	80045a0 <SSD1306_Fill>
  SSD1306_GotoXY(0, 10);
 800363a:	210a      	movs	r1, #10
 800363c:	2000      	movs	r0, #0
 800363e:	f001 f827 	bl	8004690 <SSD1306_GotoXY>
  SSD1306_Puts("3-SERVO BUMP", &Font_11x18, SSD1306_COLOR_WHITE);
 8003642:	2201      	movs	r2, #1
 8003644:	4993      	ldr	r1, [pc, #588]	@ (8003894 <main+0x298>)
 8003646:	4894      	ldr	r0, [pc, #592]	@ (8003898 <main+0x29c>)
 8003648:	f001 f8b6 	bl	80047b8 <SSD1306_Puts>
  SSD1306_GotoXY(0, 35);
 800364c:	2123      	movs	r1, #35	@ 0x23
 800364e:	2000      	movs	r0, #0
 8003650:	f001 f81e 	bl	8004690 <SSD1306_GotoXY>
  SSD1306_Puts("TIM3 CONTROL", &Font_7x10, SSD1306_COLOR_WHITE);
 8003654:	2201      	movs	r2, #1
 8003656:	4991      	ldr	r1, [pc, #580]	@ (800389c <main+0x2a0>)
 8003658:	4891      	ldr	r0, [pc, #580]	@ (80038a0 <main+0x2a4>)
 800365a:	f001 f8ad 	bl	80047b8 <SSD1306_Puts>
  SSD1306_GotoXY(0, 50);
 800365e:	2132      	movs	r1, #50	@ 0x32
 8003660:	2000      	movs	r0, #0
 8003662:	f001 f815 	bl	8004690 <SSD1306_GotoXY>
  SSD1306_Puts("OPTIMIZED v2", &Font_7x10, SSD1306_COLOR_WHITE);
 8003666:	2201      	movs	r2, #1
 8003668:	498c      	ldr	r1, [pc, #560]	@ (800389c <main+0x2a0>)
 800366a:	488e      	ldr	r0, [pc, #568]	@ (80038a4 <main+0x2a8>)
 800366c:	f001 f8a4 	bl	80047b8 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8003670:	f000 ff68 	bl	8004544 <SSD1306_UpdateScreen>
  HAL_Delay(2000);
 8003674:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003678:	f001 fd62 	bl	8005140 <HAL_Delay>

  // Initialize servos dengan TIM3 - REDUCED power draw
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // Servo 1
 800367c:	2100      	movs	r1, #0
 800367e:	488a      	ldr	r0, [pc, #552]	@ (80038a8 <main+0x2ac>)
 8003680:	f004 f834 	bl	80076ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // Servo 2
 8003684:	2104      	movs	r1, #4
 8003686:	4888      	ldr	r0, [pc, #544]	@ (80038a8 <main+0x2ac>)
 8003688:	f004 f830 	bl	80076ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // Servo 3
 800368c:	2108      	movs	r1, #8
 800368e:	4886      	ldr	r0, [pc, #536]	@ (80038a8 <main+0x2ac>)
 8003690:	f004 f82c 	bl	80076ec <HAL_TIM_PWM_Start>

  // Initialize satu per satu
  servo_set_angle(1, SERVO1_DOWN_ANGLE);
 8003694:	2100      	movs	r1, #0
 8003696:	2001      	movs	r0, #1
 8003698:	f7ff fc66 	bl	8002f68 <servo_set_angle>
  HAL_Delay(200);
 800369c:	20c8      	movs	r0, #200	@ 0xc8
 800369e:	f001 fd4f 	bl	8005140 <HAL_Delay>
  servo_set_angle(2, SERVO2_DOWN_ANGLE);
 80036a2:	2100      	movs	r1, #0
 80036a4:	2002      	movs	r0, #2
 80036a6:	f7ff fc5f 	bl	8002f68 <servo_set_angle>
  HAL_Delay(200);
 80036aa:	20c8      	movs	r0, #200	@ 0xc8
 80036ac:	f001 fd48 	bl	8005140 <HAL_Delay>
  servo_set_angle(3, SERVO3_DOWN_ANGLE);
 80036b0:	2100      	movs	r1, #0
 80036b2:	2003      	movs	r0, #3
 80036b4:	f7ff fc58 	bl	8002f68 <servo_set_angle>
  HAL_Delay(200);
 80036b8:	20c8      	movs	r0, #200	@ 0xc8
 80036ba:	f001 fd41 	bl	8005140 <HAL_Delay>
  bump_is_up = 0;
 80036be:	4b7b      	ldr	r3, [pc, #492]	@ (80038ac <main+0x2b0>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	701a      	strb	r2, [r3, #0]

  sprintf(MSG, "\r\n\r\n");
 80036c4:	497a      	ldr	r1, [pc, #488]	@ (80038b0 <main+0x2b4>)
 80036c6:	487b      	ldr	r0, [pc, #492]	@ (80038b4 <main+0x2b8>)
 80036c8:	f006 fd7c 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80036cc:	4879      	ldr	r0, [pc, #484]	@ (80038b4 <main+0x2b8>)
 80036ce:	f7fc fde7 	bl	80002a0 <strlen>
 80036d2:	4603      	mov	r3, r0
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	2364      	movs	r3, #100	@ 0x64
 80036d8:	4976      	ldr	r1, [pc, #472]	@ (80038b4 <main+0x2b8>)
 80036da:	4877      	ldr	r0, [pc, #476]	@ (80038b8 <main+0x2bc>)
 80036dc:	f005 fa6e 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, " 3-SERVO BUMP - TIM3      \r\n");
 80036e0:	4976      	ldr	r1, [pc, #472]	@ (80038bc <main+0x2c0>)
 80036e2:	4874      	ldr	r0, [pc, #464]	@ (80038b4 <main+0x2b8>)
 80036e4:	f006 fd6e 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80036e8:	4872      	ldr	r0, [pc, #456]	@ (80038b4 <main+0x2b8>)
 80036ea:	f7fc fdd9 	bl	80002a0 <strlen>
 80036ee:	4603      	mov	r3, r0
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	2364      	movs	r3, #100	@ 0x64
 80036f4:	496f      	ldr	r1, [pc, #444]	@ (80038b4 <main+0x2b8>)
 80036f6:	4870      	ldr	r0, [pc, #448]	@ (80038b8 <main+0x2bc>)
 80036f8:	f005 fa60 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "   CH1, CH2, CH3 CONTROL  \r\n");
 80036fc:	4970      	ldr	r1, [pc, #448]	@ (80038c0 <main+0x2c4>)
 80036fe:	486d      	ldr	r0, [pc, #436]	@ (80038b4 <main+0x2b8>)
 8003700:	f006 fd60 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003704:	486b      	ldr	r0, [pc, #428]	@ (80038b4 <main+0x2b8>)
 8003706:	f7fc fdcb 	bl	80002a0 <strlen>
 800370a:	4603      	mov	r3, r0
 800370c:	b29a      	uxth	r2, r3
 800370e:	2364      	movs	r3, #100	@ 0x64
 8003710:	4968      	ldr	r1, [pc, #416]	@ (80038b4 <main+0x2b8>)
 8003712:	4869      	ldr	r0, [pc, #420]	@ (80038b8 <main+0x2bc>)
 8003714:	f005 fa52 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "\r\n\r\n");
 8003718:	496a      	ldr	r1, [pc, #424]	@ (80038c4 <main+0x2c8>)
 800371a:	4866      	ldr	r0, [pc, #408]	@ (80038b4 <main+0x2b8>)
 800371c:	f006 fd52 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003720:	4864      	ldr	r0, [pc, #400]	@ (80038b4 <main+0x2b8>)
 8003722:	f7fc fdbd 	bl	80002a0 <strlen>
 8003726:	4603      	mov	r3, r0
 8003728:	b29a      	uxth	r2, r3
 800372a:	2364      	movs	r3, #100	@ 0x64
 800372c:	4961      	ldr	r1, [pc, #388]	@ (80038b4 <main+0x2b8>)
 800372e:	4862      	ldr	r0, [pc, #392]	@ (80038b8 <main+0x2bc>)
 8003730:	f005 fa44 	bl	8008bbc <HAL_UART_Transmit>

  // ESP Init
  if (ESP_Init() != ESP8266_OK){
 8003734:	f7fd fbe6 	bl	8000f04 <ESP_Init>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01d      	beq.n	800377a <main+0x17e>
      sprintf(MSG, "[ERROR] ESP8266 initialization failed\r\n");
 800373e:	4962      	ldr	r1, [pc, #392]	@ (80038c8 <main+0x2cc>)
 8003740:	485c      	ldr	r0, [pc, #368]	@ (80038b4 <main+0x2b8>)
 8003742:	f006 fd3f 	bl	800a1c4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003746:	485b      	ldr	r0, [pc, #364]	@ (80038b4 <main+0x2b8>)
 8003748:	f7fc fdaa 	bl	80002a0 <strlen>
 800374c:	4603      	mov	r3, r0
 800374e:	b29a      	uxth	r2, r3
 8003750:	2364      	movs	r3, #100	@ 0x64
 8003752:	4958      	ldr	r1, [pc, #352]	@ (80038b4 <main+0x2b8>)
 8003754:	4858      	ldr	r0, [pc, #352]	@ (80038b8 <main+0x2bc>)
 8003756:	f005 fa31 	bl	8008bbc <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 800375a:	2000      	movs	r0, #0
 800375c:	f000 ff20 	bl	80045a0 <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 8003760:	2114      	movs	r1, #20
 8003762:	2000      	movs	r0, #0
 8003764:	f000 ff94 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("ESP8266 ERROR!", &Font_11x18, SSD1306_COLOR_WHITE);
 8003768:	2201      	movs	r2, #1
 800376a:	494a      	ldr	r1, [pc, #296]	@ (8003894 <main+0x298>)
 800376c:	4857      	ldr	r0, [pc, #348]	@ (80038cc <main+0x2d0>)
 800376e:	f001 f823 	bl	80047b8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003772:	f000 fee7 	bl	8004544 <SSD1306_UpdateScreen>
      Error_Handler();
 8003776:	f000 fe1b 	bl	80043b0 <Error_Handler>
  }

  if (ESP_ConnectWiFi("Pixel_6094", "kurangpanjang", ip_buf, sizeof(ip_buf)) != ESP8266_OK){
 800377a:	2310      	movs	r3, #16
 800377c:	4a54      	ldr	r2, [pc, #336]	@ (80038d0 <main+0x2d4>)
 800377e:	4955      	ldr	r1, [pc, #340]	@ (80038d4 <main+0x2d8>)
 8003780:	4855      	ldr	r0, [pc, #340]	@ (80038d8 <main+0x2dc>)
 8003782:	f7fd fbf5 	bl	8000f70 <ESP_ConnectWiFi>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d020      	beq.n	80037ce <main+0x1d2>
      sprintf(MSG, "[ERROR] WiFi connection failed\r\n");
 800378c:	4953      	ldr	r1, [pc, #332]	@ (80038dc <main+0x2e0>)
 800378e:	4849      	ldr	r0, [pc, #292]	@ (80038b4 <main+0x2b8>)
 8003790:	f006 fd18 	bl	800a1c4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003794:	4847      	ldr	r0, [pc, #284]	@ (80038b4 <main+0x2b8>)
 8003796:	f7fc fd83 	bl	80002a0 <strlen>
 800379a:	4603      	mov	r3, r0
 800379c:	b29a      	uxth	r2, r3
 800379e:	2364      	movs	r3, #100	@ 0x64
 80037a0:	4944      	ldr	r1, [pc, #272]	@ (80038b4 <main+0x2b8>)
 80037a2:	4845      	ldr	r0, [pc, #276]	@ (80038b8 <main+0x2bc>)
 80037a4:	f005 fa0a 	bl	8008bbc <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 80037a8:	2000      	movs	r0, #0
 80037aa:	f000 fef9 	bl	80045a0 <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 80037ae:	2114      	movs	r1, #20
 80037b0:	2000      	movs	r0, #0
 80037b2:	f000 ff6d 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("WiFi FAILED!", &Font_11x18, SSD1306_COLOR_WHITE);
 80037b6:	2201      	movs	r2, #1
 80037b8:	4936      	ldr	r1, [pc, #216]	@ (8003894 <main+0x298>)
 80037ba:	4849      	ldr	r0, [pc, #292]	@ (80038e0 <main+0x2e4>)
 80037bc:	f000 fffc 	bl	80047b8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 80037c0:	f000 fec0 	bl	8004544 <SSD1306_UpdateScreen>
      HAL_Delay(2000);
 80037c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80037c8:	f001 fcba 	bl	8005140 <HAL_Delay>
 80037cc:	e032      	b.n	8003834 <main+0x238>

  } else {
      sprintf(MSG, "[OK] WiFi connected: %s\r\n", ip_buf);
 80037ce:	4a40      	ldr	r2, [pc, #256]	@ (80038d0 <main+0x2d4>)
 80037d0:	4944      	ldr	r1, [pc, #272]	@ (80038e4 <main+0x2e8>)
 80037d2:	4838      	ldr	r0, [pc, #224]	@ (80038b4 <main+0x2b8>)
 80037d4:	f006 fcf6 	bl	800a1c4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80037d8:	4836      	ldr	r0, [pc, #216]	@ (80038b4 <main+0x2b8>)
 80037da:	f7fc fd61 	bl	80002a0 <strlen>
 80037de:	4603      	mov	r3, r0
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	2364      	movs	r3, #100	@ 0x64
 80037e4:	4933      	ldr	r1, [pc, #204]	@ (80038b4 <main+0x2b8>)
 80037e6:	4834      	ldr	r0, [pc, #208]	@ (80038b8 <main+0x2bc>)
 80037e8:	f005 f9e8 	bl	8008bbc <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 80037ec:	2000      	movs	r0, #0
 80037ee:	f000 fed7 	bl	80045a0 <SSD1306_Fill>
      SSD1306_GotoXY(0, 15);
 80037f2:	210f      	movs	r1, #15
 80037f4:	2000      	movs	r0, #0
 80037f6:	f000 ff4b 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("WiFi Connected!", &Font_7x10, SSD1306_COLOR_WHITE);
 80037fa:	2201      	movs	r2, #1
 80037fc:	4927      	ldr	r1, [pc, #156]	@ (800389c <main+0x2a0>)
 80037fe:	483a      	ldr	r0, [pc, #232]	@ (80038e8 <main+0x2ec>)
 8003800:	f000 ffda 	bl	80047b8 <SSD1306_Puts>
      SSD1306_GotoXY(0, 30);
 8003804:	211e      	movs	r1, #30
 8003806:	2000      	movs	r0, #0
 8003808:	f000 ff42 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("IP:", &Font_7x10, SSD1306_COLOR_WHITE);
 800380c:	2201      	movs	r2, #1
 800380e:	4923      	ldr	r1, [pc, #140]	@ (800389c <main+0x2a0>)
 8003810:	4836      	ldr	r0, [pc, #216]	@ (80038ec <main+0x2f0>)
 8003812:	f000 ffd1 	bl	80047b8 <SSD1306_Puts>
      SSD1306_GotoXY(0, 45);
 8003816:	212d      	movs	r1, #45	@ 0x2d
 8003818:	2000      	movs	r0, #0
 800381a:	f000 ff39 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts(ip_buf, &Font_7x10, SSD1306_COLOR_WHITE);
 800381e:	2201      	movs	r2, #1
 8003820:	491e      	ldr	r1, [pc, #120]	@ (800389c <main+0x2a0>)
 8003822:	482b      	ldr	r0, [pc, #172]	@ (80038d0 <main+0x2d4>)
 8003824:	f000 ffc8 	bl	80047b8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003828:	f000 fe8c 	bl	8004544 <SSD1306_UpdateScreen>
      HAL_Delay(1500);
 800382c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8003830:	f001 fc86 	bl	8005140 <HAL_Delay>
  }

  if (ESP_MQTT_Connect("10.147.180.210", 1883, "STM32SpeedBump", NULL, NULL, 60) != ESP8266_OK){
 8003834:	233c      	movs	r3, #60	@ 0x3c
 8003836:	9301      	str	r3, [sp, #4]
 8003838:	2300      	movs	r3, #0
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2300      	movs	r3, #0
 800383e:	4a2c      	ldr	r2, [pc, #176]	@ (80038f0 <main+0x2f4>)
 8003840:	f240 715b 	movw	r1, #1883	@ 0x75b
 8003844:	482b      	ldr	r0, [pc, #172]	@ (80038f4 <main+0x2f8>)
 8003846:	f7fd fc1b 	bl	8001080 <ESP_MQTT_Connect>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d057      	beq.n	8003900 <main+0x304>
      sprintf(MSG, "[WARN] MQTT connection failed\r\n");
 8003850:	4929      	ldr	r1, [pc, #164]	@ (80038f8 <main+0x2fc>)
 8003852:	4818      	ldr	r0, [pc, #96]	@ (80038b4 <main+0x2b8>)
 8003854:	f006 fcb6 	bl	800a1c4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003858:	4816      	ldr	r0, [pc, #88]	@ (80038b4 <main+0x2b8>)
 800385a:	f7fc fd21 	bl	80002a0 <strlen>
 800385e:	4603      	mov	r3, r0
 8003860:	b29a      	uxth	r2, r3
 8003862:	2364      	movs	r3, #100	@ 0x64
 8003864:	4913      	ldr	r1, [pc, #76]	@ (80038b4 <main+0x2b8>)
 8003866:	4814      	ldr	r0, [pc, #80]	@ (80038b8 <main+0x2bc>)
 8003868:	f005 f9a8 	bl	8008bbc <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 800386c:	2000      	movs	r0, #0
 800386e:	f000 fe97 	bl	80045a0 <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 8003872:	2114      	movs	r1, #20
 8003874:	2000      	movs	r0, #0
 8003876:	f000 ff0b 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("MQTT Failed", &Font_7x10, SSD1306_COLOR_WHITE);
 800387a:	2201      	movs	r2, #1
 800387c:	4907      	ldr	r1, [pc, #28]	@ (800389c <main+0x2a0>)
 800387e:	481f      	ldr	r0, [pc, #124]	@ (80038fc <main+0x300>)
 8003880:	f000 ff9a 	bl	80047b8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003884:	f000 fe5e 	bl	8004544 <SSD1306_UpdateScreen>
      HAL_Delay(1000);
 8003888:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800388c:	f001 fc58 	bl	8005140 <HAL_Delay>
 8003890:	e056      	b.n	8003940 <main+0x344>
 8003892:	bf00      	nop
 8003894:	20000014 	.word	0x20000014
 8003898:	0800d0d4 	.word	0x0800d0d4
 800389c:	2000000c 	.word	0x2000000c
 80038a0:	0800d2a4 	.word	0x0800d2a4
 80038a4:	0800d2b4 	.word	0x0800d2b4
 80038a8:	20000b18 	.word	0x20000b18
 80038ac:	20000cb0 	.word	0x20000cb0
 80038b0:	0800d2c4 	.word	0x0800d2c4
 80038b4:	20000cc8 	.word	0x20000cc8
 80038b8:	20000b60 	.word	0x20000b60
 80038bc:	0800d320 	.word	0x0800d320
 80038c0:	0800d344 	.word	0x0800d344
 80038c4:	0800d368 	.word	0x0800d368
 80038c8:	0800d3c4 	.word	0x0800d3c4
 80038cc:	0800d3ec 	.word	0x0800d3ec
 80038d0:	20000dc8 	.word	0x20000dc8
 80038d4:	0800d3fc 	.word	0x0800d3fc
 80038d8:	0800d40c 	.word	0x0800d40c
 80038dc:	0800d418 	.word	0x0800d418
 80038e0:	0800d43c 	.word	0x0800d43c
 80038e4:	0800d44c 	.word	0x0800d44c
 80038e8:	0800d468 	.word	0x0800d468
 80038ec:	0800d478 	.word	0x0800d478
 80038f0:	0800d47c 	.word	0x0800d47c
 80038f4:	0800d48c 	.word	0x0800d48c
 80038f8:	0800d49c 	.word	0x0800d49c
 80038fc:	0800d4bc 	.word	0x0800d4bc

  } else {
      sprintf(MSG, "[OK] MQTT connected\r\n");
 8003900:	4990      	ldr	r1, [pc, #576]	@ (8003b44 <main+0x548>)
 8003902:	4891      	ldr	r0, [pc, #580]	@ (8003b48 <main+0x54c>)
 8003904:	f006 fc5e 	bl	800a1c4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003908:	488f      	ldr	r0, [pc, #572]	@ (8003b48 <main+0x54c>)
 800390a:	f7fc fcc9 	bl	80002a0 <strlen>
 800390e:	4603      	mov	r3, r0
 8003910:	b29a      	uxth	r2, r3
 8003912:	2364      	movs	r3, #100	@ 0x64
 8003914:	498c      	ldr	r1, [pc, #560]	@ (8003b48 <main+0x54c>)
 8003916:	488d      	ldr	r0, [pc, #564]	@ (8003b4c <main+0x550>)
 8003918:	f005 f950 	bl	8008bbc <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 800391c:	2000      	movs	r0, #0
 800391e:	f000 fe3f 	bl	80045a0 <SSD1306_Fill>
      SSD1306_GotoXY(0, 25);
 8003922:	2119      	movs	r1, #25
 8003924:	2000      	movs	r0, #0
 8003926:	f000 feb3 	bl	8004690 <SSD1306_GotoXY>
      SSD1306_Puts("MQTT Connected!", &Font_11x18, SSD1306_COLOR_WHITE);
 800392a:	2201      	movs	r2, #1
 800392c:	4988      	ldr	r1, [pc, #544]	@ (8003b50 <main+0x554>)
 800392e:	4889      	ldr	r0, [pc, #548]	@ (8003b54 <main+0x558>)
 8003930:	f000 ff42 	bl	80047b8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003934:	f000 fe06 	bl	8004544 <SSD1306_UpdateScreen>
      HAL_Delay(1000);
 8003938:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800393c:	f001 fc00 	bl	8005140 <HAL_Delay>
  }

  // POWER WARNING
  sprintf(MSG, "  POWER INFO:\r\n");
 8003940:	4985      	ldr	r1, [pc, #532]	@ (8003b58 <main+0x55c>)
 8003942:	4881      	ldr	r0, [pc, #516]	@ (8003b48 <main+0x54c>)
 8003944:	f006 fc3e 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003948:	487f      	ldr	r0, [pc, #508]	@ (8003b48 <main+0x54c>)
 800394a:	f7fc fca9 	bl	80002a0 <strlen>
 800394e:	4603      	mov	r3, r0
 8003950:	b29a      	uxth	r2, r3
 8003952:	2364      	movs	r3, #100	@ 0x64
 8003954:	497c      	ldr	r1, [pc, #496]	@ (8003b48 <main+0x54c>)
 8003956:	487d      	ldr	r0, [pc, #500]	@ (8003b4c <main+0x550>)
 8003958:	f005 f930 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "   3 servos = ~600mA @ 5V (200mA each)\r\n");
 800395c:	497f      	ldr	r1, [pc, #508]	@ (8003b5c <main+0x560>)
 800395e:	487a      	ldr	r0, [pc, #488]	@ (8003b48 <main+0x54c>)
 8003960:	f006 fc30 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003964:	4878      	ldr	r0, [pc, #480]	@ (8003b48 <main+0x54c>)
 8003966:	f7fc fc9b 	bl	80002a0 <strlen>
 800396a:	4603      	mov	r3, r0
 800396c:	b29a      	uxth	r2, r3
 800396e:	2364      	movs	r3, #100	@ 0x64
 8003970:	4975      	ldr	r1, [pc, #468]	@ (8003b48 <main+0x54c>)
 8003972:	4876      	ldr	r0, [pc, #472]	@ (8003b4c <main+0x550>)
 8003974:	f005 f922 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "   USB 2.0 = 500mA limit\r\n");
 8003978:	4979      	ldr	r1, [pc, #484]	@ (8003b60 <main+0x564>)
 800397a:	4873      	ldr	r0, [pc, #460]	@ (8003b48 <main+0x54c>)
 800397c:	f006 fc22 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003980:	4871      	ldr	r0, [pc, #452]	@ (8003b48 <main+0x54c>)
 8003982:	f7fc fc8d 	bl	80002a0 <strlen>
 8003986:	4603      	mov	r3, r0
 8003988:	b29a      	uxth	r2, r3
 800398a:	2364      	movs	r3, #100	@ 0x64
 800398c:	496e      	ldr	r1, [pc, #440]	@ (8003b48 <main+0x54c>)
 800398e:	486f      	ldr	r0, [pc, #444]	@ (8003b4c <main+0x550>)
 8003990:	f005 f914 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "   USB 3.0 = 900mA limit\r\n");
 8003994:	4973      	ldr	r1, [pc, #460]	@ (8003b64 <main+0x568>)
 8003996:	486c      	ldr	r0, [pc, #432]	@ (8003b48 <main+0x54c>)
 8003998:	f006 fc14 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 800399c:	486a      	ldr	r0, [pc, #424]	@ (8003b48 <main+0x54c>)
 800399e:	f7fc fc7f 	bl	80002a0 <strlen>
 80039a2:	4603      	mov	r3, r0
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	2364      	movs	r3, #100	@ 0x64
 80039a8:	4967      	ldr	r1, [pc, #412]	@ (8003b48 <main+0x54c>)
 80039aa:	4868      	ldr	r0, [pc, #416]	@ (8003b4c <main+0x550>)
 80039ac:	f005 f906 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "   RECOMMENDATION: Use external 5V power!\r\n\r\n");
 80039b0:	496d      	ldr	r1, [pc, #436]	@ (8003b68 <main+0x56c>)
 80039b2:	4865      	ldr	r0, [pc, #404]	@ (8003b48 <main+0x54c>)
 80039b4:	f006 fc06 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80039b8:	4863      	ldr	r0, [pc, #396]	@ (8003b48 <main+0x54c>)
 80039ba:	f7fc fc71 	bl	80002a0 <strlen>
 80039be:	4603      	mov	r3, r0
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	2364      	movs	r3, #100	@ 0x64
 80039c4:	4960      	ldr	r1, [pc, #384]	@ (8003b48 <main+0x54c>)
 80039c6:	4861      	ldr	r0, [pc, #388]	@ (8003b4c <main+0x550>)
 80039c8:	f005 f8f8 	bl	8008bbc <HAL_UART_Transmit>

  // Start timers
  HAL_TIM_Base_Start(&htim1);
 80039cc:	4867      	ldr	r0, [pc, #412]	@ (8003b6c <main+0x570>)
 80039ce:	f003 fde3 	bl	8007598 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80039d2:	2100      	movs	r1, #0
 80039d4:	4865      	ldr	r0, [pc, #404]	@ (8003b6c <main+0x570>)
 80039d6:	f003 ff93 	bl	8007900 <HAL_TIM_IC_Start_IT>

  // Initialize buffers
  for (uint8_t i = 0; i < SPEED_SAMPLES; i++) {
 80039da:	2300      	movs	r3, #0
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e00c      	b.n	80039fa <main+0x3fe>
      distance_buffer[i].valid = 0;
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	4963      	ldr	r1, [pc, #396]	@ (8003b70 <main+0x574>)
 80039e4:	4613      	mov	r3, r2
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	4413      	add	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	3308      	adds	r3, #8
 80039f0:	2200      	movs	r2, #0
 80039f2:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < SPEED_SAMPLES; i++) {
 80039f4:	7bfb      	ldrb	r3, [r7, #15]
 80039f6:	3301      	adds	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	2b09      	cmp	r3, #9
 80039fe:	d9ef      	bls.n	80039e0 <main+0x3e4>
  }

  // Initialize IR
  ir_last_stable_state = HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN);
 8003a00:	2102      	movs	r1, #2
 8003a02:	485c      	ldr	r0, [pc, #368]	@ (8003b74 <main+0x578>)
 8003a04:	f001 fe56 	bl	80056b4 <HAL_GPIO_ReadPin>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4b5a      	ldr	r3, [pc, #360]	@ (8003b78 <main+0x57c>)
 8003a0e:	701a      	strb	r2, [r3, #0]
  ir_current_state = ir_last_stable_state;
 8003a10:	4b59      	ldr	r3, [pc, #356]	@ (8003b78 <main+0x57c>)
 8003a12:	781a      	ldrb	r2, [r3, #0]
 8003a14:	4b59      	ldr	r3, [pc, #356]	@ (8003b7c <main+0x580>)
 8003a16:	701a      	strb	r2, [r3, #0]
  density_window_start = HAL_GetTick();
 8003a18:	f001 fb86 	bl	8005128 <HAL_GetTick>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	4a58      	ldr	r2, [pc, #352]	@ (8003b80 <main+0x584>)
 8003a20:	6013      	str	r3, [r2, #0]

  sprintf(MSG, "[CONFIG] Servo angles reduced for lower power\r\n");
 8003a22:	4958      	ldr	r1, [pc, #352]	@ (8003b84 <main+0x588>)
 8003a24:	4848      	ldr	r0, [pc, #288]	@ (8003b48 <main+0x54c>)
 8003a26:	f006 fbcd 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a2a:	4847      	ldr	r0, [pc, #284]	@ (8003b48 <main+0x54c>)
 8003a2c:	f7fc fc38 	bl	80002a0 <strlen>
 8003a30:	4603      	mov	r3, r0
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	2364      	movs	r3, #100	@ 0x64
 8003a36:	4944      	ldr	r1, [pc, #272]	@ (8003b48 <main+0x54c>)
 8003a38:	4844      	ldr	r0, [pc, #272]	@ (8003b4c <main+0x550>)
 8003a3a:	f005 f8bf 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] TIM3 Control: CH1, CH2, CH3\r\n");
 8003a3e:	4952      	ldr	r1, [pc, #328]	@ (8003b88 <main+0x58c>)
 8003a40:	4841      	ldr	r0, [pc, #260]	@ (8003b48 <main+0x54c>)
 8003a42:	f006 fbbf 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a46:	4840      	ldr	r0, [pc, #256]	@ (8003b48 <main+0x54c>)
 8003a48:	f7fc fc2a 	bl	80002a0 <strlen>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	2364      	movs	r3, #100	@ 0x64
 8003a52:	493d      	ldr	r1, [pc, #244]	@ (8003b48 <main+0x54c>)
 8003a54:	483d      	ldr	r0, [pc, #244]	@ (8003b4c <main+0x550>)
 8003a56:	f005 f8b1 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Speed sampling: %dms interval\r\n", SAMPLE_INTERVAL_MS);
 8003a5a:	221e      	movs	r2, #30
 8003a5c:	494b      	ldr	r1, [pc, #300]	@ (8003b8c <main+0x590>)
 8003a5e:	483a      	ldr	r0, [pc, #232]	@ (8003b48 <main+0x54c>)
 8003a60:	f006 fbb0 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a64:	4838      	ldr	r0, [pc, #224]	@ (8003b48 <main+0x54c>)
 8003a66:	f7fc fc1b 	bl	80002a0 <strlen>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	2364      	movs	r3, #100	@ 0x64
 8003a70:	4935      	ldr	r1, [pc, #212]	@ (8003b48 <main+0x54c>)
 8003a72:	4836      	ldr	r0, [pc, #216]	@ (8003b4c <main+0x550>)
 8003a74:	f005 f8a2 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Buffer size: %d samples\r\n", SPEED_SAMPLES);
 8003a78:	220a      	movs	r2, #10
 8003a7a:	4945      	ldr	r1, [pc, #276]	@ (8003b90 <main+0x594>)
 8003a7c:	4832      	ldr	r0, [pc, #200]	@ (8003b48 <main+0x54c>)
 8003a7e:	f006 fba1 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a82:	4831      	ldr	r0, [pc, #196]	@ (8003b48 <main+0x54c>)
 8003a84:	f7fc fc0c 	bl	80002a0 <strlen>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	2364      	movs	r3, #100	@ 0x64
 8003a8e:	492e      	ldr	r1, [pc, #184]	@ (8003b48 <main+0x54c>)
 8003a90:	482e      	ldr	r0, [pc, #184]	@ (8003b4c <main+0x550>)
 8003a92:	f005 f893 	bl	8008bbc <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Speed thresholds: LOW=%d, HIGH=%d km/h\r\n\r\n",
 8003a96:	230a      	movs	r3, #10
 8003a98:	2203      	movs	r2, #3
 8003a9a:	493e      	ldr	r1, [pc, #248]	@ (8003b94 <main+0x598>)
 8003a9c:	482a      	ldr	r0, [pc, #168]	@ (8003b48 <main+0x54c>)
 8003a9e:	f006 fb91 	bl	800a1c4 <siprintf>
          SPEED_THRESHOLD_LOW, SPEED_THRESHOLD_HIGH);
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003aa2:	4829      	ldr	r0, [pc, #164]	@ (8003b48 <main+0x54c>)
 8003aa4:	f7fc fbfc 	bl	80002a0 <strlen>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	2364      	movs	r3, #100	@ 0x64
 8003aae:	4926      	ldr	r1, [pc, #152]	@ (8003b48 <main+0x54c>)
 8003ab0:	4826      	ldr	r0, [pc, #152]	@ (8003b4c <main+0x550>)
 8003ab2:	f005 f883 	bl	8008bbc <HAL_UART_Transmit>

  sprintf(MSG, "[OK] System ready! Waiting for vehicles...\r\n\r\n");
 8003ab6:	4938      	ldr	r1, [pc, #224]	@ (8003b98 <main+0x59c>)
 8003ab8:	4823      	ldr	r0, [pc, #140]	@ (8003b48 <main+0x54c>)
 8003aba:	f006 fb83 	bl	800a1c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003abe:	4822      	ldr	r0, [pc, #136]	@ (8003b48 <main+0x54c>)
 8003ac0:	f7fc fbee 	bl	80002a0 <strlen>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	2364      	movs	r3, #100	@ 0x64
 8003aca:	491f      	ldr	r1, [pc, #124]	@ (8003b48 <main+0x54c>)
 8003acc:	481f      	ldr	r0, [pc, #124]	@ (8003b4c <main+0x550>)
 8003ace:	f005 f875 	bl	8008bbc <HAL_UART_Transmit>

  uint32_t last_measurement_time = 0;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1)
	    {
	      uint32_t current_time = HAL_GetTick();
 8003ad6:	f001 fb27 	bl	8005128 <HAL_GetTick>
 8003ada:	6078      	str	r0, [r7, #4]

	      // FASTER SENSOR READING (every 30ms)
	      if (current_time - last_measurement_time >= SAMPLE_INTERVAL_MS)
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b1d      	cmp	r3, #29
 8003ae4:	f240 8095 	bls.w	8003c12 <main+0x616>
	      {
	          last_measurement_time = current_time;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	60bb      	str	r3, [r7, #8]

	          if (HCSR04_Read())
 8003aec:	f7ff f922 	bl	8002d34 <HCSR04_Read>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d07e      	beq.n	8003bf4 <main+0x5f8>
	          {
	              add_distance_reading(distance_cm, current_time);
 8003af6:	4b29      	ldr	r3, [pc, #164]	@ (8003b9c <main+0x5a0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fe ff45 	bl	800298c <add_distance_reading>
	              last_valid_detection = current_time;
 8003b02:	4a27      	ldr	r2, [pc, #156]	@ (8003ba0 <main+0x5a4>)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6013      	str	r3, [r2, #0]

	              // Calculate speed with improved algorithm
	              current_speed_kmh = calculate_speed_improved();
 8003b08:	f7fe ff84 	bl	8002a14 <calculate_speed_improved>
 8003b0c:	eef0 7a40 	vmov.f32	s15, s0
 8003b10:	4b24      	ldr	r3, [pc, #144]	@ (8003ba4 <main+0x5a8>)
 8003b12:	edc3 7a00 	vstr	s15, [r3]

	              // Apply smoothing only if we have a valid speed
	              if (current_speed_kmh > MIN_SPEED_THRESHOLD) {
 8003b16:	4b23      	ldr	r3, [pc, #140]	@ (8003ba4 <main+0x5a8>)
 8003b18:	edd3 7a00 	vldr	s15, [r3]
 8003b1c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b28:	dd53      	ble.n	8003bd2 <main+0x5d6>
	                  if (smoothed_speed_kmh == 0.0f) {
 8003b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003ba8 <main+0x5ac>)
 8003b2c:	edd3 7a00 	vldr	s15, [r3]
 8003b30:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b38:	d138      	bne.n	8003bac <main+0x5b0>
	                      smoothed_speed_kmh = current_speed_kmh;
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba4 <main+0x5a8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba8 <main+0x5ac>)
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	e046      	b.n	8003bd2 <main+0x5d6>
 8003b44:	0800d4c8 	.word	0x0800d4c8
 8003b48:	20000cc8 	.word	0x20000cc8
 8003b4c:	20000b60 	.word	0x20000b60
 8003b50:	20000014 	.word	0x20000014
 8003b54:	0800d4e0 	.word	0x0800d4e0
 8003b58:	0800d4f0 	.word	0x0800d4f0
 8003b5c:	0800d504 	.word	0x0800d504
 8003b60:	0800d530 	.word	0x0800d530
 8003b64:	0800d54c 	.word	0x0800d54c
 8003b68:	0800d568 	.word	0x0800d568
 8003b6c:	20000a88 	.word	0x20000a88
 8003b70:	20000c04 	.word	0x20000c04
 8003b74:	40020000 	.word	0x40020000
 8003b78:	2000001c 	.word	0x2000001c
 8003b7c:	2000001d 	.word	0x2000001d
 8003b80:	20000ca8 	.word	0x20000ca8
 8003b84:	0800d598 	.word	0x0800d598
 8003b88:	0800d5c8 	.word	0x0800d5c8
 8003b8c:	0800d5f0 	.word	0x0800d5f0
 8003b90:	0800d61c 	.word	0x0800d61c
 8003b94:	0800d640 	.word	0x0800d640
 8003b98:	0800d674 	.word	0x0800d674
 8003b9c:	20000c00 	.word	0x20000c00
 8003ba0:	20000c8c 	.word	0x20000c8c
 8003ba4:	20000c80 	.word	0x20000c80
 8003ba8:	20000c84 	.word	0x20000c84
	                  } else {
	                      // Less aggressive smoothing for better responsiveness
	                      smoothed_speed_kmh = 0.6f * smoothed_speed_kmh + 0.4f * current_speed_kmh;
 8003bac:	4b69      	ldr	r3, [pc, #420]	@ (8003d54 <main+0x758>)
 8003bae:	edd3 7a00 	vldr	s15, [r3]
 8003bb2:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8003d58 <main+0x75c>
 8003bb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003bba:	4b68      	ldr	r3, [pc, #416]	@ (8003d5c <main+0x760>)
 8003bbc:	edd3 7a00 	vldr	s15, [r3]
 8003bc0:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8003d60 <main+0x764>
 8003bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bcc:	4b61      	ldr	r3, [pc, #388]	@ (8003d54 <main+0x758>)
 8003bce:	edc3 7a00 	vstr	s15, [r3]
	                  }
	              }
	    	      // IR SENSOR CHECK
	    	      check_ir_sensor_state();
 8003bd2:	f7ff f929 	bl	8002e28 <check_ir_sensor_state>

	    	      // DENSITY CALCULATION
	    	      update_density_calculation(current_time);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7ff f986 	bl	8002ee8 <update_density_calculation>

	    	      // CONTROL BUMP BASED ON SPEED AND DENSITY
	    	      control_speed_bump(smoothed_speed_kmh, current_density);
 8003bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8003d54 <main+0x758>)
 8003bde:	edd3 7a00 	vldr	s15, [r3]
 8003be2:	4b60      	ldr	r3, [pc, #384]	@ (8003d64 <main+0x768>)
 8003be4:	ed93 7a00 	vldr	s14, [r3]
 8003be8:	eef0 0a47 	vmov.f32	s1, s14
 8003bec:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf0:	f7ff f9fa 	bl	8002fe8 <control_speed_bump>
	          }

	          // Check timeout
	          if (current_time - last_valid_detection > NO_VEHICLE_TIMEOUT_MS)
 8003bf4:	4b5c      	ldr	r3, [pc, #368]	@ (8003d68 <main+0x76c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003c00:	d907      	bls.n	8003c12 <main+0x616>
	          {
	              smoothed_speed_kmh = 0.0f;
 8003c02:	4b54      	ldr	r3, [pc, #336]	@ (8003d54 <main+0x758>)
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
	              current_speed_kmh = 0.0f;
 8003c0a:	4b54      	ldr	r3, [pc, #336]	@ (8003d5c <main+0x760>)
 8003c0c:	f04f 0200 	mov.w	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
	          }
	      }

	      // OLED UPDATE (every 300ms for responsiveness)
	      if (current_time - last_oled_update >= 300)
 8003c12:	4b56      	ldr	r3, [pc, #344]	@ (8003d6c <main+0x770>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003c1e:	d311      	bcc.n	8003c44 <main+0x648>
	      {
	          last_oled_update = current_time;
 8003c20:	4a52      	ldr	r2, [pc, #328]	@ (8003d6c <main+0x770>)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6013      	str	r3, [r2, #0]
	          update_oled_display(smoothed_speed_kmh, current_density, bump_is_up);
 8003c26:	4b4b      	ldr	r3, [pc, #300]	@ (8003d54 <main+0x758>)
 8003c28:	edd3 7a00 	vldr	s15, [r3]
 8003c2c:	4b4d      	ldr	r3, [pc, #308]	@ (8003d64 <main+0x768>)
 8003c2e:	ed93 7a00 	vldr	s14, [r3]
 8003c32:	4b4f      	ldr	r3, [pc, #316]	@ (8003d70 <main+0x774>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	eef0 0a47 	vmov.f32	s1, s14
 8003c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c40:	f7ff fb0e 	bl	8003260 <update_oled_display>
	      }

	      // DIAGNOSTIC REPORT (every 3 seconds)
	      if (current_time - last_diagnostic >= 3000)
 8003c44:	4b4b      	ldr	r3, [pc, #300]	@ (8003d74 <main+0x778>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d95b      	bls.n	8003d0c <main+0x710>
	      {
	          last_diagnostic = current_time;
 8003c54:	4a47      	ldr	r2, [pc, #284]	@ (8003d74 <main+0x778>)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6013      	str	r3, [r2, #0]

	          if (smoothed_speed_kmh > 0 && current_density > 0) {
 8003c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d54 <main+0x758>)
 8003c5c:	edd3 7a00 	vldr	s15, [r3]
 8003c60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c68:	dd20      	ble.n	8003cac <main+0x6b0>
 8003c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d64 <main+0x768>)
 8003c6c:	edd3 7a00 	vldr	s15, [r3]
 8003c70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c78:	dd18      	ble.n	8003cac <main+0x6b0>
	        	  json_str = create_data_packet(smoothed_speed_kmh, current_density, bump_is_up, total_vehicles);
 8003c7a:	4b36      	ldr	r3, [pc, #216]	@ (8003d54 <main+0x758>)
 8003c7c:	edd3 7a00 	vldr	s15, [r3]
 8003c80:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003c84:	4b37      	ldr	r3, [pc, #220]	@ (8003d64 <main+0x768>)
 8003c86:	edd3 7a00 	vldr	s15, [r3]
 8003c8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c8e:	4b38      	ldr	r3, [pc, #224]	@ (8003d70 <main+0x774>)
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	461a      	mov	r2, r3
 8003c94:	4b38      	ldr	r3, [pc, #224]	@ (8003d78 <main+0x77c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	ee17 1a90 	vmov	r1, s15
 8003c9c:	ee17 0a10 	vmov	r0, s14
 8003ca0:	f7ff fb78 	bl	8003394 <create_data_packet>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4a35      	ldr	r2, [pc, #212]	@ (8003d7c <main+0x780>)
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e00d      	b.n	8003cc8 <main+0x6cc>
	          } else {
		          sprintf(MSG, "[MQTT] Skipping JSON because speed and density is null\r\n");
 8003cac:	4934      	ldr	r1, [pc, #208]	@ (8003d80 <main+0x784>)
 8003cae:	4835      	ldr	r0, [pc, #212]	@ (8003d84 <main+0x788>)
 8003cb0:	f006 fa88 	bl	800a1c4 <siprintf>
		          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003cb4:	4833      	ldr	r0, [pc, #204]	@ (8003d84 <main+0x788>)
 8003cb6:	f7fc faf3 	bl	80002a0 <strlen>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	2364      	movs	r3, #100	@ 0x64
 8003cc0:	4930      	ldr	r1, [pc, #192]	@ (8003d84 <main+0x788>)
 8003cc2:	4831      	ldr	r0, [pc, #196]	@ (8003d88 <main+0x78c>)
 8003cc4:	f004 ff7a 	bl	8008bbc <HAL_UART_Transmit>
	          }

	          if (json_str != NULL) {
 8003cc8:	4b2c      	ldr	r3, [pc, #176]	@ (8003d7c <main+0x780>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d01b      	beq.n	8003d08 <main+0x70c>
	              strncpy(mqtt_buffer, json_str, sizeof(mqtt_buffer) - 1);
 8003cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d7c <main+0x780>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	22ff      	movs	r2, #255	@ 0xff
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	482c      	ldr	r0, [pc, #176]	@ (8003d8c <main+0x790>)
 8003cda:	f006 fbb0 	bl	800a43e <strncpy>
	              mqtt_publish_pending = 1;
 8003cde:	4b2c      	ldr	r3, [pc, #176]	@ (8003d90 <main+0x794>)
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	701a      	strb	r2, [r3, #0]
		          sprintf(MSG, "[MQTT] Created JSON and MQTT status is: %u\r\n", mqtt_publish_pending);
 8003ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d90 <main+0x794>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	461a      	mov	r2, r3
 8003cec:	4929      	ldr	r1, [pc, #164]	@ (8003d94 <main+0x798>)
 8003cee:	4825      	ldr	r0, [pc, #148]	@ (8003d84 <main+0x788>)
 8003cf0:	f006 fa68 	bl	800a1c4 <siprintf>
		          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003cf4:	4823      	ldr	r0, [pc, #140]	@ (8003d84 <main+0x788>)
 8003cf6:	f7fc fad3 	bl	80002a0 <strlen>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	2364      	movs	r3, #100	@ 0x64
 8003d00:	4920      	ldr	r1, [pc, #128]	@ (8003d84 <main+0x788>)
 8003d02:	4821      	ldr	r0, [pc, #132]	@ (8003d88 <main+0x78c>)
 8003d04:	f004 ff5a 	bl	8008bbc <HAL_UART_Transmit>
	          }
	          print_diagnostics();
 8003d08:	f7ff fb96 	bl	8003438 <print_diagnostics>
	      }

	      // SEND MQTT ONLY when no vehicle is nearby (non-critical time)
	      if (mqtt_publish_pending &&
 8003d0c:	4b20      	ldr	r3, [pc, #128]	@ (8003d90 <main+0x794>)
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f43f aedf 	beq.w	8003ad6 <main+0x4da>
	          (current_time - last_valid_detection > 100)) {  // 1 second after last detection
 8003d18:	4b13      	ldr	r3, [pc, #76]	@ (8003d68 <main+0x76c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	1ad3      	subs	r3, r2, r3
	      if (mqtt_publish_pending &&
 8003d20:	2b64      	cmp	r3, #100	@ 0x64
 8003d22:	f67f aed8 	bls.w	8003ad6 <main+0x4da>

	          ESP_MQTT_Publish("smartronic", mqtt_buffer, 0);
 8003d26:	2200      	movs	r2, #0
 8003d28:	4918      	ldr	r1, [pc, #96]	@ (8003d8c <main+0x790>)
 8003d2a:	481b      	ldr	r0, [pc, #108]	@ (8003d98 <main+0x79c>)
 8003d2c:	f7fd fa52 	bl	80011d4 <ESP_MQTT_Publish>
	          mqtt_publish_pending = 0;
 8003d30:	4b17      	ldr	r3, [pc, #92]	@ (8003d90 <main+0x794>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	701a      	strb	r2, [r3, #0]

	          sprintf(MSG, "[MQTT] Published during idle time\r\n");
 8003d36:	4919      	ldr	r1, [pc, #100]	@ (8003d9c <main+0x7a0>)
 8003d38:	4812      	ldr	r0, [pc, #72]	@ (8003d84 <main+0x788>)
 8003d3a:	f006 fa43 	bl	800a1c4 <siprintf>
	          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003d3e:	4811      	ldr	r0, [pc, #68]	@ (8003d84 <main+0x788>)
 8003d40:	f7fc faae 	bl	80002a0 <strlen>
 8003d44:	4603      	mov	r3, r0
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	2364      	movs	r3, #100	@ 0x64
 8003d4a:	490e      	ldr	r1, [pc, #56]	@ (8003d84 <main+0x788>)
 8003d4c:	480e      	ldr	r0, [pc, #56]	@ (8003d88 <main+0x78c>)
 8003d4e:	f004 ff35 	bl	8008bbc <HAL_UART_Transmit>
	    {
 8003d52:	e6c0      	b.n	8003ad6 <main+0x4da>
 8003d54:	20000c84 	.word	0x20000c84
 8003d58:	3f19999a 	.word	0x3f19999a
 8003d5c:	20000c80 	.word	0x20000c80
 8003d60:	3ecccccd 	.word	0x3ecccccd
 8003d64:	20000ca4 	.word	0x20000ca4
 8003d68:	20000c8c 	.word	0x20000c8c
 8003d6c:	20000cb8 	.word	0x20000cb8
 8003d70:	20000cb0 	.word	0x20000cb0
 8003d74:	20000cbc 	.word	0x20000cbc
 8003d78:	20000cc4 	.word	0x20000cc4
 8003d7c:	20000dc4 	.word	0x20000dc4
 8003d80:	0800d6a4 	.word	0x0800d6a4
 8003d84:	20000cc8 	.word	0x20000cc8
 8003d88:	20000b60 	.word	0x20000b60
 8003d8c:	20000dd8 	.word	0x20000dd8
 8003d90:	20000cc0 	.word	0x20000cc0
 8003d94:	0800d6e0 	.word	0x0800d6e0
 8003d98:	0800d710 	.word	0x0800d710
 8003d9c:	0800d71c 	.word	0x0800d71c

08003da0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b094      	sub	sp, #80	@ 0x50
 8003da4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003da6:	f107 0320 	add.w	r3, r7, #32
 8003daa:	2230      	movs	r2, #48	@ 0x30
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f006 fb30 	bl	800a414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003db4:	f107 030c 	add.w	r3, r7, #12
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	609a      	str	r2, [r3, #8]
 8003dc0:	60da      	str	r2, [r3, #12]
 8003dc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	4b29      	ldr	r3, [pc, #164]	@ (8003e70 <SystemClock_Config+0xd0>)
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	4a28      	ldr	r2, [pc, #160]	@ (8003e70 <SystemClock_Config+0xd0>)
 8003dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dd4:	4b26      	ldr	r3, [pc, #152]	@ (8003e70 <SystemClock_Config+0xd0>)
 8003dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003de0:	2300      	movs	r3, #0
 8003de2:	607b      	str	r3, [r7, #4]
 8003de4:	4b23      	ldr	r3, [pc, #140]	@ (8003e74 <SystemClock_Config+0xd4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003dec:	4a21      	ldr	r2, [pc, #132]	@ (8003e74 <SystemClock_Config+0xd4>)
 8003dee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e74 <SystemClock_Config+0xd4>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003dfc:	607b      	str	r3, [r7, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003e00:	230a      	movs	r3, #10
 8003e02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e04:	2301      	movs	r3, #1
 8003e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e08:	2310      	movs	r3, #16
 8003e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e10:	2302      	movs	r3, #2
 8003e12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003e14:	2300      	movs	r3, #0
 8003e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003e18:	2308      	movs	r3, #8
 8003e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003e1c:	2348      	movs	r3, #72	@ 0x48
 8003e1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003e20:	2302      	movs	r3, #2
 8003e22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003e24:	2304      	movs	r3, #4
 8003e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e28:	f107 0320 	add.w	r3, r7, #32
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f002 fa3f 	bl	80062b0 <HAL_RCC_OscConfig>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e38:	f000 faba 	bl	80043b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e3c:	230f      	movs	r3, #15
 8003e3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e40:	2302      	movs	r3, #2
 8003e42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e44:	2300      	movs	r3, #0
 8003e46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e52:	f107 030c 	add.w	r3, r7, #12
 8003e56:	2102      	movs	r1, #2
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f002 fca1 	bl	80067a0 <HAL_RCC_ClockConfig>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003e64:	f000 faa4 	bl	80043b0 <Error_Handler>
  }
}
 8003e68:	bf00      	nop
 8003e6a:	3750      	adds	r7, #80	@ 0x50
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40023800 	.word	0x40023800
 8003e74:	40007000 	.word	0x40007000

08003e78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e7e:	4a13      	ldr	r2, [pc, #76]	@ (8003ecc <MX_I2C1_Init+0x54>)
 8003e80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003e82:	4b11      	ldr	r3, [pc, #68]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e84:	4a12      	ldr	r2, [pc, #72]	@ (8003ed0 <MX_I2C1_Init+0x58>)
 8003e86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003e88:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003ea2:	4b09      	ldr	r3, [pc, #36]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003eae:	4b06      	ldr	r3, [pc, #24]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003eb4:	4804      	ldr	r0, [pc, #16]	@ (8003ec8 <MX_I2C1_Init+0x50>)
 8003eb6:	f001 fc2f 	bl	8005718 <HAL_I2C_Init>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ec0:	f000 fa76 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003ec4:	bf00      	nop
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	20000a14 	.word	0x20000a14
 8003ecc:	40005400 	.word	0x40005400
 8003ed0:	00061a80 	.word	0x00061a80

08003ed4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b090      	sub	sp, #64	@ 0x40
 8003ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003eda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	605a      	str	r2, [r3, #4]
 8003ee4:	609a      	str	r2, [r3, #8]
 8003ee6:	60da      	str	r2, [r3, #12]
 8003ee8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003eea:	2300      	movs	r3, #0
 8003eec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003eee:	463b      	mov	r3, r7
 8003ef0:	2228      	movs	r2, #40	@ 0x28
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f006 fa8d 	bl	800a414 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003efa:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003efc:	4a3a      	ldr	r2, [pc, #232]	@ (8003fe8 <MX_RTC_Init+0x114>)
 8003efe:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003f00:	4b38      	ldr	r3, [pc, #224]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003f06:	4b37      	ldr	r3, [pc, #220]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f08:	227f      	movs	r2, #127	@ 0x7f
 8003f0a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003f0c:	4b35      	ldr	r3, [pc, #212]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f0e:	22ff      	movs	r2, #255	@ 0xff
 8003f10:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003f12:	4b34      	ldr	r3, [pc, #208]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f18:	4b32      	ldr	r3, [pc, #200]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f1e:	4b31      	ldr	r3, [pc, #196]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f24:	482f      	ldr	r0, [pc, #188]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f26:	f002 ff09 	bl	8006d3c <HAL_RTC_Init>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003f30:	f000 fa3e 	bl	80043b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003f34:	2300      	movs	r3, #0
 8003f36:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0;
 8003f40:	2300      	movs	r3, #0
 8003f42:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003f46:	2300      	movs	r3, #0
 8003f48:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003f4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003f52:	2200      	movs	r2, #0
 8003f54:	4619      	mov	r1, r3
 8003f56:	4823      	ldr	r0, [pc, #140]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f58:	f002 ff71 	bl	8006e3e <HAL_RTC_SetTime>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003f62:	f000 fa25 	bl	80043b0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003f66:	2301      	movs	r3, #1
 8003f68:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 1;
 8003f72:	2301      	movs	r3, #1
 8003f74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003f7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003f82:	2200      	movs	r2, #0
 8003f84:	4619      	mov	r1, r3
 8003f86:	4817      	ldr	r0, [pc, #92]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003f88:	f002 fff3 	bl	8006f72 <HAL_RTC_SetDate>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8003f92:	f000 fa0d 	bl	80043b0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003faa:	2300      	movs	r3, #0
 8003fac:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8003fc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003fc6:	463b      	mov	r3, r7
 8003fc8:	2200      	movs	r2, #0
 8003fca:	4619      	mov	r1, r3
 8003fcc:	4805      	ldr	r0, [pc, #20]	@ (8003fe4 <MX_RTC_Init+0x110>)
 8003fce:	f003 f855 	bl	800707c <HAL_RTC_SetAlarm_IT>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8003fd8:	f000 f9ea 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003fdc:	bf00      	nop
 8003fde:	3740      	adds	r7, #64	@ 0x40
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	20000a68 	.word	0x20000a68
 8003fe8:	40002800 	.word	0x40002800

08003fec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b08a      	sub	sp, #40	@ 0x28
 8003ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ff2:	f107 0318 	add.w	r3, r7, #24
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	605a      	str	r2, [r3, #4]
 8003ffc:	609a      	str	r2, [r3, #8]
 8003ffe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004000:	f107 0310 	add.w	r3, r7, #16
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800400a:	463b      	mov	r3, r7
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	605a      	str	r2, [r3, #4]
 8004012:	609a      	str	r2, [r3, #8]
 8004014:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004016:	4b2d      	ldr	r3, [pc, #180]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004018:	4a2d      	ldr	r2, [pc, #180]	@ (80040d0 <MX_TIM1_Init+0xe4>)
 800401a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800401c:	4b2b      	ldr	r3, [pc, #172]	@ (80040cc <MX_TIM1_Init+0xe0>)
 800401e:	2247      	movs	r2, #71	@ 0x47
 8004020:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004022:	4b2a      	ldr	r3, [pc, #168]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004024:	2200      	movs	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004028:	4b28      	ldr	r3, [pc, #160]	@ (80040cc <MX_TIM1_Init+0xe0>)
 800402a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800402e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004030:	4b26      	ldr	r3, [pc, #152]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004036:	4b25      	ldr	r3, [pc, #148]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004038:	2200      	movs	r2, #0
 800403a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800403c:	4b23      	ldr	r3, [pc, #140]	@ (80040cc <MX_TIM1_Init+0xe0>)
 800403e:	2200      	movs	r2, #0
 8004040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004042:	4822      	ldr	r0, [pc, #136]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004044:	f003 fa58 	bl	80074f8 <HAL_TIM_Base_Init>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800404e:	f000 f9af 	bl	80043b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004052:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004056:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004058:	f107 0318 	add.w	r3, r7, #24
 800405c:	4619      	mov	r1, r3
 800405e:	481b      	ldr	r0, [pc, #108]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004060:	f003 ffb6 	bl	8007fd0 <HAL_TIM_ConfigClockSource>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800406a:	f000 f9a1 	bl	80043b0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800406e:	4817      	ldr	r0, [pc, #92]	@ (80040cc <MX_TIM1_Init+0xe0>)
 8004070:	f003 fbec 	bl	800784c <HAL_TIM_IC_Init>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800407a:	f000 f999 	bl	80043b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004086:	f107 0310 	add.w	r3, r7, #16
 800408a:	4619      	mov	r1, r3
 800408c:	480f      	ldr	r0, [pc, #60]	@ (80040cc <MX_TIM1_Init+0xe0>)
 800408e:	f004 fcc3 	bl	8008a18 <HAL_TIMEx_MasterConfigSynchronization>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8004098:	f000 f98a 	bl	80043b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800409c:	2300      	movs	r3, #0
 800409e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80040a0:	2301      	movs	r3, #1
 80040a2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80040ac:	463b      	mov	r3, r7
 80040ae:	2200      	movs	r2, #0
 80040b0:	4619      	mov	r1, r3
 80040b2:	4806      	ldr	r0, [pc, #24]	@ (80040cc <MX_TIM1_Init+0xe0>)
 80040b4:	f003 fe2e 	bl	8007d14 <HAL_TIM_IC_ConfigChannel>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80040be:	f000 f977 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80040c2:	bf00      	nop
 80040c4:	3728      	adds	r7, #40	@ 0x28
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000a88 	.word	0x20000a88
 80040d0:	40010000 	.word	0x40010000

080040d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040da:	f107 0308 	add.w	r3, r7, #8
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	605a      	str	r2, [r3, #4]
 80040e4:	609a      	str	r2, [r3, #8]
 80040e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040e8:	463b      	mov	r3, r7
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80040f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004168 <MX_TIM2_Init+0x94>)
 80040f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80040f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004168 <MX_TIM2_Init+0x94>)
 80040fa:	2247      	movs	r2, #71	@ 0x47
 80040fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004168 <MX_TIM2_Init+0x94>)
 8004100:	2200      	movs	r2, #0
 8004102:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8004104:	4b18      	ldr	r3, [pc, #96]	@ (8004168 <MX_TIM2_Init+0x94>)
 8004106:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800410a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800410c:	4b16      	ldr	r3, [pc, #88]	@ (8004168 <MX_TIM2_Init+0x94>)
 800410e:	2200      	movs	r2, #0
 8004110:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004112:	4b15      	ldr	r3, [pc, #84]	@ (8004168 <MX_TIM2_Init+0x94>)
 8004114:	2200      	movs	r2, #0
 8004116:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004118:	4813      	ldr	r0, [pc, #76]	@ (8004168 <MX_TIM2_Init+0x94>)
 800411a:	f003 f9ed 	bl	80074f8 <HAL_TIM_Base_Init>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004124:	f000 f944 	bl	80043b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004128:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800412c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800412e:	f107 0308 	add.w	r3, r7, #8
 8004132:	4619      	mov	r1, r3
 8004134:	480c      	ldr	r0, [pc, #48]	@ (8004168 <MX_TIM2_Init+0x94>)
 8004136:	f003 ff4b 	bl	8007fd0 <HAL_TIM_ConfigClockSource>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004140:	f000 f936 	bl	80043b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004144:	2300      	movs	r3, #0
 8004146:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004148:	2300      	movs	r3, #0
 800414a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800414c:	463b      	mov	r3, r7
 800414e:	4619      	mov	r1, r3
 8004150:	4805      	ldr	r0, [pc, #20]	@ (8004168 <MX_TIM2_Init+0x94>)
 8004152:	f004 fc61 	bl	8008a18 <HAL_TIMEx_MasterConfigSynchronization>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800415c:	f000 f928 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004160:	bf00      	nop
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000ad0 	.word	0x20000ad0

0800416c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	@ 0x28
 8004170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004172:	f107 0320 	add.w	r3, r7, #32
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800417c:	1d3b      	adds	r3, r7, #4
 800417e:	2200      	movs	r2, #0
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	605a      	str	r2, [r3, #4]
 8004184:	609a      	str	r2, [r3, #8]
 8004186:	60da      	str	r2, [r3, #12]
 8004188:	611a      	str	r2, [r3, #16]
 800418a:	615a      	str	r2, [r3, #20]
 800418c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800418e:	4b2d      	ldr	r3, [pc, #180]	@ (8004244 <MX_TIM3_Init+0xd8>)
 8004190:	4a2d      	ldr	r2, [pc, #180]	@ (8004248 <MX_TIM3_Init+0xdc>)
 8004192:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8004194:	4b2b      	ldr	r3, [pc, #172]	@ (8004244 <MX_TIM3_Init+0xd8>)
 8004196:	2247      	movs	r2, #71	@ 0x47
 8004198:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800419a:	4b2a      	ldr	r3, [pc, #168]	@ (8004244 <MX_TIM3_Init+0xd8>)
 800419c:	2200      	movs	r2, #0
 800419e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80041a0:	4b28      	ldr	r3, [pc, #160]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a8:	4b26      	ldr	r3, [pc, #152]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041ae:	4b25      	ldr	r3, [pc, #148]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80041b4:	4823      	ldr	r0, [pc, #140]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041b6:	f003 fa49 	bl	800764c <HAL_TIM_PWM_Init>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80041c0:	f000 f8f6 	bl	80043b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041c4:	2300      	movs	r3, #0
 80041c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80041cc:	f107 0320 	add.w	r3, r7, #32
 80041d0:	4619      	mov	r1, r3
 80041d2:	481c      	ldr	r0, [pc, #112]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041d4:	f004 fc20 	bl	8008a18 <HAL_TIMEx_MasterConfigSynchronization>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80041de:	f000 f8e7 	bl	80043b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041e2:	2360      	movs	r3, #96	@ 0x60
 80041e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041ea:	2300      	movs	r3, #0
 80041ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041f2:	1d3b      	adds	r3, r7, #4
 80041f4:	2200      	movs	r2, #0
 80041f6:	4619      	mov	r1, r3
 80041f8:	4812      	ldr	r0, [pc, #72]	@ (8004244 <MX_TIM3_Init+0xd8>)
 80041fa:	f003 fe27 	bl	8007e4c <HAL_TIM_PWM_ConfigChannel>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004204:	f000 f8d4 	bl	80043b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004208:	1d3b      	adds	r3, r7, #4
 800420a:	2204      	movs	r2, #4
 800420c:	4619      	mov	r1, r3
 800420e:	480d      	ldr	r0, [pc, #52]	@ (8004244 <MX_TIM3_Init+0xd8>)
 8004210:	f003 fe1c 	bl	8007e4c <HAL_TIM_PWM_ConfigChannel>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800421a:	f000 f8c9 	bl	80043b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800421e:	1d3b      	adds	r3, r7, #4
 8004220:	2208      	movs	r2, #8
 8004222:	4619      	mov	r1, r3
 8004224:	4807      	ldr	r0, [pc, #28]	@ (8004244 <MX_TIM3_Init+0xd8>)
 8004226:	f003 fe11 	bl	8007e4c <HAL_TIM_PWM_ConfigChannel>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8004230:	f000 f8be 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004234:	4803      	ldr	r0, [pc, #12]	@ (8004244 <MX_TIM3_Init+0xd8>)
 8004236:	f000 fd11 	bl	8004c5c <HAL_TIM_MspPostInit>

}
 800423a:	bf00      	nop
 800423c:	3728      	adds	r7, #40	@ 0x28
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20000b18 	.word	0x20000b18
 8004248:	40000400 	.word	0x40000400

0800424c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004250:	4b11      	ldr	r3, [pc, #68]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004252:	4a12      	ldr	r2, [pc, #72]	@ (800429c <MX_USART2_UART_Init+0x50>)
 8004254:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004256:	4b10      	ldr	r3, [pc, #64]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004258:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800425c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800425e:	4b0e      	ldr	r3, [pc, #56]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004260:	2200      	movs	r2, #0
 8004262:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004264:	4b0c      	ldr	r3, [pc, #48]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004266:	2200      	movs	r2, #0
 8004268:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800426a:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 800426c:	2200      	movs	r2, #0
 800426e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004270:	4b09      	ldr	r3, [pc, #36]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004272:	220c      	movs	r2, #12
 8004274:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004276:	4b08      	ldr	r3, [pc, #32]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004278:	2200      	movs	r2, #0
 800427a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800427c:	4b06      	ldr	r3, [pc, #24]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004282:	4805      	ldr	r0, [pc, #20]	@ (8004298 <MX_USART2_UART_Init+0x4c>)
 8004284:	f004 fc4a 	bl	8008b1c <HAL_UART_Init>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800428e:	f000 f88f 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000b60 	.word	0x20000b60
 800429c:	40004400 	.word	0x40004400

080042a0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80042a4:	4b11      	ldr	r3, [pc, #68]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042a6:	4a12      	ldr	r2, [pc, #72]	@ (80042f0 <MX_USART6_UART_Init+0x50>)
 80042a8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80042aa:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042b0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80042b8:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80042be:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80042c4:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042c6:	220c      	movs	r2, #12
 80042c8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80042d0:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80042d6:	4805      	ldr	r0, [pc, #20]	@ (80042ec <MX_USART6_UART_Init+0x4c>)
 80042d8:	f004 fc20 	bl	8008b1c <HAL_UART_Init>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80042e2:	f000 f865 	bl	80043b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000ba8 	.word	0x20000ba8
 80042f0:	40011400 	.word	0x40011400

080042f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042fa:	f107 030c 	add.w	r3, r7, #12
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	605a      	str	r2, [r3, #4]
 8004304:	609a      	str	r2, [r3, #8]
 8004306:	60da      	str	r2, [r3, #12]
 8004308:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800430a:	2300      	movs	r3, #0
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	4b26      	ldr	r3, [pc, #152]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	4a25      	ldr	r2, [pc, #148]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004318:	6313      	str	r3, [r2, #48]	@ 0x30
 800431a:	4b23      	ldr	r3, [pc, #140]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004322:	60bb      	str	r3, [r7, #8]
 8004324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004326:	2300      	movs	r3, #0
 8004328:	607b      	str	r3, [r7, #4]
 800432a:	4b1f      	ldr	r3, [pc, #124]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432e:	4a1e      	ldr	r2, [pc, #120]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004330:	f043 0301 	orr.w	r3, r3, #1
 8004334:	6313      	str	r3, [r2, #48]	@ 0x30
 8004336:	4b1c      	ldr	r3, [pc, #112]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	607b      	str	r3, [r7, #4]
 8004340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	603b      	str	r3, [r7, #0]
 8004346:	4b18      	ldr	r3, [pc, #96]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434a:	4a17      	ldr	r2, [pc, #92]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 800434c:	f043 0302 	orr.w	r3, r3, #2
 8004350:	6313      	str	r3, [r2, #48]	@ 0x30
 8004352:	4b15      	ldr	r3, [pc, #84]	@ (80043a8 <MX_GPIO_Init+0xb4>)
 8004354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800435e:	2200      	movs	r2, #0
 8004360:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004364:	4811      	ldr	r0, [pc, #68]	@ (80043ac <MX_GPIO_Init+0xb8>)
 8004366:	f001 f9bd 	bl	80056e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800436a:	2302      	movs	r3, #2
 800436c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004376:	f107 030c 	add.w	r3, r7, #12
 800437a:	4619      	mov	r1, r3
 800437c:	480b      	ldr	r0, [pc, #44]	@ (80043ac <MX_GPIO_Init+0xb8>)
 800437e:	f001 f815 	bl	80053ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004382:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004386:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004388:	2301      	movs	r3, #1
 800438a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800438c:	2300      	movs	r3, #0
 800438e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004390:	2300      	movs	r3, #0
 8004392:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004394:	f107 030c 	add.w	r3, r7, #12
 8004398:	4619      	mov	r1, r3
 800439a:	4804      	ldr	r0, [pc, #16]	@ (80043ac <MX_GPIO_Init+0xb8>)
 800439c:	f001 f806 	bl	80053ac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80043a0:	bf00      	nop
 80043a2:	3720      	adds	r7, #32
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40023800 	.word	0x40023800
 80043ac:	40020000 	.word	0x40020000

080043b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043b4:	b672      	cpsid	i
}
 80043b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80043b8:	bf00      	nop
 80043ba:	e7fd      	b.n	80043b8 <Error_Handler+0x8>

080043bc <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80043c2:	f000 fa1f 	bl	8004804 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80043c6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80043ca:	2201      	movs	r2, #1
 80043cc:	2178      	movs	r1, #120	@ 0x78
 80043ce:	485b      	ldr	r0, [pc, #364]	@ (800453c <SSD1306_Init+0x180>)
 80043d0:	f001 fbe4 	bl	8005b9c <HAL_I2C_IsDeviceReady>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80043da:	2300      	movs	r3, #0
 80043dc:	e0a9      	b.n	8004532 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80043de:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80043e2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80043e4:	e002      	b.n	80043ec <SSD1306_Init+0x30>
		p--;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3b01      	subs	r3, #1
 80043ea:	607b      	str	r3, [r7, #4]
	while(p>0)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f9      	bne.n	80043e6 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80043f2:	22ae      	movs	r2, #174	@ 0xae
 80043f4:	2100      	movs	r1, #0
 80043f6:	2078      	movs	r0, #120	@ 0x78
 80043f8:	f000 fa80 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80043fc:	2220      	movs	r2, #32
 80043fe:	2100      	movs	r1, #0
 8004400:	2078      	movs	r0, #120	@ 0x78
 8004402:	f000 fa7b 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8004406:	2210      	movs	r2, #16
 8004408:	2100      	movs	r1, #0
 800440a:	2078      	movs	r0, #120	@ 0x78
 800440c:	f000 fa76 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004410:	22b0      	movs	r2, #176	@ 0xb0
 8004412:	2100      	movs	r1, #0
 8004414:	2078      	movs	r0, #120	@ 0x78
 8004416:	f000 fa71 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800441a:	22c8      	movs	r2, #200	@ 0xc8
 800441c:	2100      	movs	r1, #0
 800441e:	2078      	movs	r0, #120	@ 0x78
 8004420:	f000 fa6c 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8004424:	2200      	movs	r2, #0
 8004426:	2100      	movs	r1, #0
 8004428:	2078      	movs	r0, #120	@ 0x78
 800442a:	f000 fa67 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800442e:	2210      	movs	r2, #16
 8004430:	2100      	movs	r1, #0
 8004432:	2078      	movs	r0, #120	@ 0x78
 8004434:	f000 fa62 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8004438:	2240      	movs	r2, #64	@ 0x40
 800443a:	2100      	movs	r1, #0
 800443c:	2078      	movs	r0, #120	@ 0x78
 800443e:	f000 fa5d 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8004442:	2281      	movs	r2, #129	@ 0x81
 8004444:	2100      	movs	r1, #0
 8004446:	2078      	movs	r0, #120	@ 0x78
 8004448:	f000 fa58 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800444c:	22ff      	movs	r2, #255	@ 0xff
 800444e:	2100      	movs	r1, #0
 8004450:	2078      	movs	r0, #120	@ 0x78
 8004452:	f000 fa53 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8004456:	22a1      	movs	r2, #161	@ 0xa1
 8004458:	2100      	movs	r1, #0
 800445a:	2078      	movs	r0, #120	@ 0x78
 800445c:	f000 fa4e 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8004460:	22a6      	movs	r2, #166	@ 0xa6
 8004462:	2100      	movs	r1, #0
 8004464:	2078      	movs	r0, #120	@ 0x78
 8004466:	f000 fa49 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800446a:	22a8      	movs	r2, #168	@ 0xa8
 800446c:	2100      	movs	r1, #0
 800446e:	2078      	movs	r0, #120	@ 0x78
 8004470:	f000 fa44 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8004474:	223f      	movs	r2, #63	@ 0x3f
 8004476:	2100      	movs	r1, #0
 8004478:	2078      	movs	r0, #120	@ 0x78
 800447a:	f000 fa3f 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800447e:	22a4      	movs	r2, #164	@ 0xa4
 8004480:	2100      	movs	r1, #0
 8004482:	2078      	movs	r0, #120	@ 0x78
 8004484:	f000 fa3a 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8004488:	22d3      	movs	r2, #211	@ 0xd3
 800448a:	2100      	movs	r1, #0
 800448c:	2078      	movs	r0, #120	@ 0x78
 800448e:	f000 fa35 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8004492:	2200      	movs	r2, #0
 8004494:	2100      	movs	r1, #0
 8004496:	2078      	movs	r0, #120	@ 0x78
 8004498:	f000 fa30 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800449c:	22d5      	movs	r2, #213	@ 0xd5
 800449e:	2100      	movs	r1, #0
 80044a0:	2078      	movs	r0, #120	@ 0x78
 80044a2:	f000 fa2b 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80044a6:	22f0      	movs	r2, #240	@ 0xf0
 80044a8:	2100      	movs	r1, #0
 80044aa:	2078      	movs	r0, #120	@ 0x78
 80044ac:	f000 fa26 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80044b0:	22d9      	movs	r2, #217	@ 0xd9
 80044b2:	2100      	movs	r1, #0
 80044b4:	2078      	movs	r0, #120	@ 0x78
 80044b6:	f000 fa21 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80044ba:	2222      	movs	r2, #34	@ 0x22
 80044bc:	2100      	movs	r1, #0
 80044be:	2078      	movs	r0, #120	@ 0x78
 80044c0:	f000 fa1c 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80044c4:	22da      	movs	r2, #218	@ 0xda
 80044c6:	2100      	movs	r1, #0
 80044c8:	2078      	movs	r0, #120	@ 0x78
 80044ca:	f000 fa17 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80044ce:	2212      	movs	r2, #18
 80044d0:	2100      	movs	r1, #0
 80044d2:	2078      	movs	r0, #120	@ 0x78
 80044d4:	f000 fa12 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80044d8:	22db      	movs	r2, #219	@ 0xdb
 80044da:	2100      	movs	r1, #0
 80044dc:	2078      	movs	r0, #120	@ 0x78
 80044de:	f000 fa0d 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80044e2:	2220      	movs	r2, #32
 80044e4:	2100      	movs	r1, #0
 80044e6:	2078      	movs	r0, #120	@ 0x78
 80044e8:	f000 fa08 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80044ec:	228d      	movs	r2, #141	@ 0x8d
 80044ee:	2100      	movs	r1, #0
 80044f0:	2078      	movs	r0, #120	@ 0x78
 80044f2:	f000 fa03 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80044f6:	2214      	movs	r2, #20
 80044f8:	2100      	movs	r1, #0
 80044fa:	2078      	movs	r0, #120	@ 0x78
 80044fc:	f000 f9fe 	bl	80048fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8004500:	22af      	movs	r2, #175	@ 0xaf
 8004502:	2100      	movs	r1, #0
 8004504:	2078      	movs	r0, #120	@ 0x78
 8004506:	f000 f9f9 	bl	80048fc <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800450a:	222e      	movs	r2, #46	@ 0x2e
 800450c:	2100      	movs	r1, #0
 800450e:	2078      	movs	r0, #120	@ 0x78
 8004510:	f000 f9f4 	bl	80048fc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8004514:	2000      	movs	r0, #0
 8004516:	f000 f843 	bl	80045a0 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800451a:	f000 f813 	bl	8004544 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800451e:	4b08      	ldr	r3, [pc, #32]	@ (8004540 <SSD1306_Init+0x184>)
 8004520:	2200      	movs	r2, #0
 8004522:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004524:	4b06      	ldr	r3, [pc, #24]	@ (8004540 <SSD1306_Init+0x184>)
 8004526:	2200      	movs	r2, #0
 8004528:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800452a:	4b05      	ldr	r3, [pc, #20]	@ (8004540 <SSD1306_Init+0x184>)
 800452c:	2201      	movs	r2, #1
 800452e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8004530:	2301      	movs	r3, #1
}
 8004532:	4618      	mov	r0, r3
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000a14 	.word	0x20000a14
 8004540:	200012dc 	.word	0x200012dc

08004544 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800454a:	2300      	movs	r3, #0
 800454c:	71fb      	strb	r3, [r7, #7]
 800454e:	e01d      	b.n	800458c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	3b50      	subs	r3, #80	@ 0x50
 8004554:	b2db      	uxtb	r3, r3
 8004556:	461a      	mov	r2, r3
 8004558:	2100      	movs	r1, #0
 800455a:	2078      	movs	r0, #120	@ 0x78
 800455c:	f000 f9ce 	bl	80048fc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004560:	2200      	movs	r2, #0
 8004562:	2100      	movs	r1, #0
 8004564:	2078      	movs	r0, #120	@ 0x78
 8004566:	f000 f9c9 	bl	80048fc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800456a:	2210      	movs	r2, #16
 800456c:	2100      	movs	r1, #0
 800456e:	2078      	movs	r0, #120	@ 0x78
 8004570:	f000 f9c4 	bl	80048fc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004574:	79fb      	ldrb	r3, [r7, #7]
 8004576:	01db      	lsls	r3, r3, #7
 8004578:	4a08      	ldr	r2, [pc, #32]	@ (800459c <SSD1306_UpdateScreen+0x58>)
 800457a:	441a      	add	r2, r3
 800457c:	2380      	movs	r3, #128	@ 0x80
 800457e:	2140      	movs	r1, #64	@ 0x40
 8004580:	2078      	movs	r0, #120	@ 0x78
 8004582:	f000 f955 	bl	8004830 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	3301      	adds	r3, #1
 800458a:	71fb      	strb	r3, [r7, #7]
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	2b07      	cmp	r3, #7
 8004590:	d9de      	bls.n	8004550 <SSD1306_UpdateScreen+0xc>
	}
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20000edc 	.word	0x20000edc

080045a0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	4603      	mov	r3, r0
 80045a8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <SSD1306_Fill+0x14>
 80045b0:	2300      	movs	r3, #0
 80045b2:	e000      	b.n	80045b6 <SSD1306_Fill+0x16>
 80045b4:	23ff      	movs	r3, #255	@ 0xff
 80045b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045ba:	4619      	mov	r1, r3
 80045bc:	4803      	ldr	r0, [pc, #12]	@ (80045cc <SSD1306_Fill+0x2c>)
 80045be:	f005 ff29 	bl	800a414 <memset>
}
 80045c2:	bf00      	nop
 80045c4:	3708      	adds	r7, #8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	20000edc 	.word	0x20000edc

080045d0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	80fb      	strh	r3, [r7, #6]
 80045da:	460b      	mov	r3, r1
 80045dc:	80bb      	strh	r3, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	70fb      	strb	r3, [r7, #3]
	if (
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80045e6:	d848      	bhi.n	800467a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80045e8:	88bb      	ldrh	r3, [r7, #4]
 80045ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80045ec:	d845      	bhi.n	800467a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80045ee:	4b26      	ldr	r3, [pc, #152]	@ (8004688 <SSD1306_DrawPixel+0xb8>)
 80045f0:	791b      	ldrb	r3, [r3, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d006      	beq.n	8004604 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80045f6:	78fb      	ldrb	r3, [r7, #3]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d11a      	bne.n	8004640 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800460a:	88fa      	ldrh	r2, [r7, #6]
 800460c:	88bb      	ldrh	r3, [r7, #4]
 800460e:	08db      	lsrs	r3, r3, #3
 8004610:	b298      	uxth	r0, r3
 8004612:	4603      	mov	r3, r0
 8004614:	01db      	lsls	r3, r3, #7
 8004616:	4413      	add	r3, r2
 8004618:	4a1c      	ldr	r2, [pc, #112]	@ (800468c <SSD1306_DrawPixel+0xbc>)
 800461a:	5cd3      	ldrb	r3, [r2, r3]
 800461c:	b25a      	sxtb	r2, r3
 800461e:	88bb      	ldrh	r3, [r7, #4]
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	2101      	movs	r1, #1
 8004626:	fa01 f303 	lsl.w	r3, r1, r3
 800462a:	b25b      	sxtb	r3, r3
 800462c:	4313      	orrs	r3, r2
 800462e:	b259      	sxtb	r1, r3
 8004630:	88fa      	ldrh	r2, [r7, #6]
 8004632:	4603      	mov	r3, r0
 8004634:	01db      	lsls	r3, r3, #7
 8004636:	4413      	add	r3, r2
 8004638:	b2c9      	uxtb	r1, r1
 800463a:	4a14      	ldr	r2, [pc, #80]	@ (800468c <SSD1306_DrawPixel+0xbc>)
 800463c:	54d1      	strb	r1, [r2, r3]
 800463e:	e01d      	b.n	800467c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004640:	88fa      	ldrh	r2, [r7, #6]
 8004642:	88bb      	ldrh	r3, [r7, #4]
 8004644:	08db      	lsrs	r3, r3, #3
 8004646:	b298      	uxth	r0, r3
 8004648:	4603      	mov	r3, r0
 800464a:	01db      	lsls	r3, r3, #7
 800464c:	4413      	add	r3, r2
 800464e:	4a0f      	ldr	r2, [pc, #60]	@ (800468c <SSD1306_DrawPixel+0xbc>)
 8004650:	5cd3      	ldrb	r3, [r2, r3]
 8004652:	b25a      	sxtb	r2, r3
 8004654:	88bb      	ldrh	r3, [r7, #4]
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	2101      	movs	r1, #1
 800465c:	fa01 f303 	lsl.w	r3, r1, r3
 8004660:	b25b      	sxtb	r3, r3
 8004662:	43db      	mvns	r3, r3
 8004664:	b25b      	sxtb	r3, r3
 8004666:	4013      	ands	r3, r2
 8004668:	b259      	sxtb	r1, r3
 800466a:	88fa      	ldrh	r2, [r7, #6]
 800466c:	4603      	mov	r3, r0
 800466e:	01db      	lsls	r3, r3, #7
 8004670:	4413      	add	r3, r2
 8004672:	b2c9      	uxtb	r1, r1
 8004674:	4a05      	ldr	r2, [pc, #20]	@ (800468c <SSD1306_DrawPixel+0xbc>)
 8004676:	54d1      	strb	r1, [r2, r3]
 8004678:	e000      	b.n	800467c <SSD1306_DrawPixel+0xac>
		return;
 800467a:	bf00      	nop
	}
}
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	200012dc 	.word	0x200012dc
 800468c:	20000edc 	.word	0x20000edc

08004690 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	460a      	mov	r2, r1
 800469a:	80fb      	strh	r3, [r7, #6]
 800469c:	4613      	mov	r3, r2
 800469e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80046a0:	4a05      	ldr	r2, [pc, #20]	@ (80046b8 <SSD1306_GotoXY+0x28>)
 80046a2:	88fb      	ldrh	r3, [r7, #6]
 80046a4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80046a6:	4a04      	ldr	r2, [pc, #16]	@ (80046b8 <SSD1306_GotoXY+0x28>)
 80046a8:	88bb      	ldrh	r3, [r7, #4]
 80046aa:	8053      	strh	r3, [r2, #2]
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr
 80046b8:	200012dc 	.word	0x200012dc

080046bc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	6039      	str	r1, [r7, #0]
 80046c6:	71fb      	strb	r3, [r7, #7]
 80046c8:	4613      	mov	r3, r2
 80046ca:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80046cc:	4b39      	ldr	r3, [pc, #228]	@ (80047b4 <SSD1306_Putc+0xf8>)
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	4413      	add	r3, r2
	if (
 80046d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80046da:	dc07      	bgt.n	80046ec <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80046dc:	4b35      	ldr	r3, [pc, #212]	@ (80047b4 <SSD1306_Putc+0xf8>)
 80046de:	885b      	ldrh	r3, [r3, #2]
 80046e0:	461a      	mov	r2, r3
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	785b      	ldrb	r3, [r3, #1]
 80046e6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80046e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80046ea:	dd01      	ble.n	80046f0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e05d      	b.n	80047ac <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80046f0:	2300      	movs	r3, #0
 80046f2:	617b      	str	r3, [r7, #20]
 80046f4:	e04b      	b.n	800478e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	79fb      	ldrb	r3, [r7, #7]
 80046fc:	3b20      	subs	r3, #32
 80046fe:	6839      	ldr	r1, [r7, #0]
 8004700:	7849      	ldrb	r1, [r1, #1]
 8004702:	fb01 f303 	mul.w	r3, r1, r3
 8004706:	4619      	mov	r1, r3
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	440b      	add	r3, r1
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	4413      	add	r3, r2
 8004710:	881b      	ldrh	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8004714:	2300      	movs	r3, #0
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	e030      	b.n	800477c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d010      	beq.n	800474c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800472a:	4b22      	ldr	r3, [pc, #136]	@ (80047b4 <SSD1306_Putc+0xf8>)
 800472c:	881a      	ldrh	r2, [r3, #0]
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	b29b      	uxth	r3, r3
 8004732:	4413      	add	r3, r2
 8004734:	b298      	uxth	r0, r3
 8004736:	4b1f      	ldr	r3, [pc, #124]	@ (80047b4 <SSD1306_Putc+0xf8>)
 8004738:	885a      	ldrh	r2, [r3, #2]
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	b29b      	uxth	r3, r3
 800473e:	4413      	add	r3, r2
 8004740:	b29b      	uxth	r3, r3
 8004742:	79ba      	ldrb	r2, [r7, #6]
 8004744:	4619      	mov	r1, r3
 8004746:	f7ff ff43 	bl	80045d0 <SSD1306_DrawPixel>
 800474a:	e014      	b.n	8004776 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800474c:	4b19      	ldr	r3, [pc, #100]	@ (80047b4 <SSD1306_Putc+0xf8>)
 800474e:	881a      	ldrh	r2, [r3, #0]
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	b29b      	uxth	r3, r3
 8004754:	4413      	add	r3, r2
 8004756:	b298      	uxth	r0, r3
 8004758:	4b16      	ldr	r3, [pc, #88]	@ (80047b4 <SSD1306_Putc+0xf8>)
 800475a:	885a      	ldrh	r2, [r3, #2]
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	b29b      	uxth	r3, r3
 8004760:	4413      	add	r3, r2
 8004762:	b299      	uxth	r1, r3
 8004764:	79bb      	ldrb	r3, [r7, #6]
 8004766:	2b00      	cmp	r3, #0
 8004768:	bf0c      	ite	eq
 800476a:	2301      	moveq	r3, #1
 800476c:	2300      	movne	r3, #0
 800476e:	b2db      	uxtb	r3, r3
 8004770:	461a      	mov	r2, r3
 8004772:	f7ff ff2d 	bl	80045d0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	3301      	adds	r3, #1
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	461a      	mov	r2, r3
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	4293      	cmp	r3, r2
 8004786:	d3c8      	bcc.n	800471a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	3301      	adds	r3, #1
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	785b      	ldrb	r3, [r3, #1]
 8004792:	461a      	mov	r2, r3
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	4293      	cmp	r3, r2
 8004798:	d3ad      	bcc.n	80046f6 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800479a:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <SSD1306_Putc+0xf8>)
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	7812      	ldrb	r2, [r2, #0]
 80047a2:	4413      	add	r3, r2
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	4b03      	ldr	r3, [pc, #12]	@ (80047b4 <SSD1306_Putc+0xf8>)
 80047a8:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80047aa:	79fb      	ldrb	r3, [r7, #7]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3718      	adds	r7, #24
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	200012dc 	.word	0x200012dc

080047b8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	4613      	mov	r3, r2
 80047c4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80047c6:	e012      	b.n	80047ee <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	79fa      	ldrb	r2, [r7, #7]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7ff ff73 	bl	80046bc <SSD1306_Putc>
 80047d6:	4603      	mov	r3, r0
 80047d8:	461a      	mov	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d002      	beq.n	80047e8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	e008      	b.n	80047fa <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	3301      	adds	r3, #1
 80047ec:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1e8      	bne.n	80047c8 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	781b      	ldrb	r3, [r3, #0]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800480a:	4b08      	ldr	r3, [pc, #32]	@ (800482c <ssd1306_I2C_Init+0x28>)
 800480c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800480e:	e002      	b.n	8004816 <ssd1306_I2C_Init+0x12>
		p--;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	3b01      	subs	r3, #1
 8004814:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1f9      	bne.n	8004810 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800481c:	bf00      	nop
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	0003d090 	.word	0x0003d090

08004830 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8004830:	b590      	push	{r4, r7, lr}
 8004832:	b0c7      	sub	sp, #284	@ 0x11c
 8004834:	af02      	add	r7, sp, #8
 8004836:	4604      	mov	r4, r0
 8004838:	4608      	mov	r0, r1
 800483a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800483e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8004842:	600a      	str	r2, [r1, #0]
 8004844:	4619      	mov	r1, r3
 8004846:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800484a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800484e:	4622      	mov	r2, r4
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004856:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800485a:	4602      	mov	r2, r0
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004862:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004866:	460a      	mov	r2, r1
 8004868:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800486a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800486e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004872:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004876:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800487a:	7812      	ldrb	r2, [r2, #0]
 800487c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800487e:	2300      	movs	r3, #0
 8004880:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8004884:	e015      	b.n	80048b2 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8004886:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800488a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800488e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8004892:	6812      	ldr	r2, [r2, #0]
 8004894:	441a      	add	r2, r3
 8004896:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800489a:	3301      	adds	r3, #1
 800489c:	7811      	ldrb	r1, [r2, #0]
 800489e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048a2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80048a6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80048a8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048ac:	3301      	adds	r3, #1
 80048ae:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80048b2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048bc:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80048c0:	8812      	ldrh	r2, [r2, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d8df      	bhi.n	8004886 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80048c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048ca:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	b299      	uxth	r1, r3
 80048d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80048da:	881b      	ldrh	r3, [r3, #0]
 80048dc:	3301      	adds	r3, #1
 80048de:	b29b      	uxth	r3, r3
 80048e0:	f107 020c 	add.w	r2, r7, #12
 80048e4:	200a      	movs	r0, #10
 80048e6:	9000      	str	r0, [sp, #0]
 80048e8:	4803      	ldr	r0, [pc, #12]	@ (80048f8 <ssd1306_I2C_WriteMulti+0xc8>)
 80048ea:	f001 f859 	bl	80059a0 <HAL_I2C_Master_Transmit>
}
 80048ee:	bf00      	nop
 80048f0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd90      	pop	{r4, r7, pc}
 80048f8:	20000a14 	.word	0x20000a14

080048fc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af02      	add	r7, sp, #8
 8004902:	4603      	mov	r3, r0
 8004904:	71fb      	strb	r3, [r7, #7]
 8004906:	460b      	mov	r3, r1
 8004908:	71bb      	strb	r3, [r7, #6]
 800490a:	4613      	mov	r3, r2
 800490c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800490e:	79bb      	ldrb	r3, [r7, #6]
 8004910:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8004912:	797b      	ldrb	r3, [r7, #5]
 8004914:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	b299      	uxth	r1, r3
 800491a:	f107 020c 	add.w	r2, r7, #12
 800491e:	230a      	movs	r3, #10
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	2302      	movs	r3, #2
 8004924:	4803      	ldr	r0, [pc, #12]	@ (8004934 <ssd1306_I2C_Write+0x38>)
 8004926:	f001 f83b 	bl	80059a0 <HAL_I2C_Master_Transmit>
}
 800492a:	bf00      	nop
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20000a14 	.word	0x20000a14

08004938 <classify_state>:
/* state_classifier.c - Implementasi klasifikasi dan nama state/action */

#include "state_classifier.h"

int8_t classify_state(uint8_t density, uint8_t speed)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	460a      	mov	r2, r1
 8004942:	71fb      	strb	r3, [r7, #7]
 8004944:	4613      	mov	r3, r2
 8004946:	71bb      	strb	r3, [r7, #6]
    if (density > 8 || speed > 50) {
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	2b08      	cmp	r3, #8
 800494c:	d802      	bhi.n	8004954 <classify_state+0x1c>
 800494e:	79bb      	ldrb	r3, [r7, #6]
 8004950:	2b32      	cmp	r3, #50	@ 0x32
 8004952:	d902      	bls.n	800495a <classify_state+0x22>
        return -1; // Invalid input
 8004954:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004958:	e04f      	b.n	80049fa <classify_state+0xc2>
    }

    uint8_t density_cat;
    if (density <= 3) {
 800495a:	79fb      	ldrb	r3, [r7, #7]
 800495c:	2b03      	cmp	r3, #3
 800495e:	d802      	bhi.n	8004966 <classify_state+0x2e>
        density_cat = 0;      // Rendah
 8004960:	2300      	movs	r3, #0
 8004962:	73fb      	strb	r3, [r7, #15]
 8004964:	e007      	b.n	8004976 <classify_state+0x3e>
    } else if (density <= 5) {
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	2b05      	cmp	r3, #5
 800496a:	d802      	bhi.n	8004972 <classify_state+0x3a>
        density_cat = 1;      // Sedang
 800496c:	2301      	movs	r3, #1
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	e001      	b.n	8004976 <classify_state+0x3e>
    } else {
        density_cat = 2;      // Tinggi
 8004972:	2302      	movs	r3, #2
 8004974:	73fb      	strb	r3, [r7, #15]
    }

    uint8_t speed_cat;
    if (speed < 30) {
 8004976:	79bb      	ldrb	r3, [r7, #6]
 8004978:	2b1d      	cmp	r3, #29
 800497a:	d802      	bhi.n	8004982 <classify_state+0x4a>
        speed_cat = 0;        // Lambat
 800497c:	2300      	movs	r3, #0
 800497e:	73bb      	strb	r3, [r7, #14]
 8004980:	e007      	b.n	8004992 <classify_state+0x5a>
    } else if (speed < 40) {
 8004982:	79bb      	ldrb	r3, [r7, #6]
 8004984:	2b27      	cmp	r3, #39	@ 0x27
 8004986:	d802      	bhi.n	800498e <classify_state+0x56>
        speed_cat = 1;        // Sedang
 8004988:	2301      	movs	r3, #1
 800498a:	73bb      	strb	r3, [r7, #14]
 800498c:	e001      	b.n	8004992 <classify_state+0x5a>
    } else {
        speed_cat = 2;        // Cepat
 800498e:	2302      	movs	r3, #2
 8004990:	73bb      	strb	r3, [r7, #14]
    }

    if (density_cat == 0) {
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10c      	bne.n	80049b2 <classify_state+0x7a>
        if (speed_cat == 1) return 0; // Sepi Lancar
 8004998:	7bbb      	ldrb	r3, [r7, #14]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d101      	bne.n	80049a2 <classify_state+0x6a>
 800499e:	2300      	movs	r3, #0
 80049a0:	e02b      	b.n	80049fa <classify_state+0xc2>
        if (speed_cat == 2) return 1; // Kebut-kebutan
 80049a2:	7bbb      	ldrb	r3, [r7, #14]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d101      	bne.n	80049ac <classify_state+0x74>
 80049a8:	2301      	movs	r3, #1
 80049aa:	e026      	b.n	80049fa <classify_state+0xc2>
        return -1;
 80049ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049b0:	e023      	b.n	80049fa <classify_state+0xc2>
    }
    else if (density_cat == 1) {
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d10e      	bne.n	80049d6 <classify_state+0x9e>
        if (speed_cat == 0) return 2; // Padat
 80049b8:	7bbb      	ldrb	r3, [r7, #14]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <classify_state+0x8a>
 80049be:	2302      	movs	r3, #2
 80049c0:	e01b      	b.n	80049fa <classify_state+0xc2>
        if (speed_cat == 1) return 3; // Ramai Lancar
 80049c2:	7bbb      	ldrb	r3, [r7, #14]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d101      	bne.n	80049cc <classify_state+0x94>
 80049c8:	2303      	movs	r3, #3
 80049ca:	e016      	b.n	80049fa <classify_state+0xc2>
        if (speed_cat == 2) return 4; // Ramai Cepat
 80049cc:	7bbb      	ldrb	r3, [r7, #14]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d111      	bne.n	80049f6 <classify_state+0xbe>
 80049d2:	2304      	movs	r3, #4
 80049d4:	e011      	b.n	80049fa <classify_state+0xc2>
    }
    else if (density_cat == 2) {
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d10c      	bne.n	80049f6 <classify_state+0xbe>
        if (speed_cat == 0) return 5; // Macet
 80049dc:	7bbb      	ldrb	r3, [r7, #14]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <classify_state+0xae>
 80049e2:	2305      	movs	r3, #5
 80049e4:	e009      	b.n	80049fa <classify_state+0xc2>
        if (speed_cat == 1) return 6; // Padat Merayap
 80049e6:	7bbb      	ldrb	r3, [r7, #14]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d101      	bne.n	80049f0 <classify_state+0xb8>
 80049ec:	2306      	movs	r3, #6
 80049ee:	e004      	b.n	80049fa <classify_state+0xc2>
        return -1;
 80049f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049f4:	e001      	b.n	80049fa <classify_state+0xc2>
    }

    return -1;
 80049f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0e:	2300      	movs	r3, #0
 8004a10:	607b      	str	r3, [r7, #4]
 8004a12:	4b10      	ldr	r3, [pc, #64]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	4a0f      	ldr	r2, [pc, #60]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	603b      	str	r3, [r7, #0]
 8004a2e:	4b09      	ldr	r3, [pc, #36]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a32:	4a08      	ldr	r2, [pc, #32]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a3a:	4b06      	ldr	r3, [pc, #24]	@ (8004a54 <HAL_MspInit+0x4c>)
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40023800 	.word	0x40023800

08004a58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08a      	sub	sp, #40	@ 0x28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0314 	add.w	r3, r7, #20
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a19      	ldr	r2, [pc, #100]	@ (8004adc <HAL_I2C_MspInit+0x84>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d12b      	bne.n	8004ad2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	613b      	str	r3, [r7, #16]
 8004a7e:	4b18      	ldr	r3, [pc, #96]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a82:	4a17      	ldr	r2, [pc, #92]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004a84:	f043 0302 	orr.w	r3, r3, #2
 8004a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a8a:	4b15      	ldr	r3, [pc, #84]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	613b      	str	r3, [r7, #16]
 8004a94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a96:	23c0      	movs	r3, #192	@ 0xc0
 8004a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a9a:	2312      	movs	r3, #18
 8004a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004aa6:	2304      	movs	r3, #4
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aaa:	f107 0314 	add.w	r3, r7, #20
 8004aae:	4619      	mov	r1, r3
 8004ab0:	480c      	ldr	r0, [pc, #48]	@ (8004ae4 <HAL_I2C_MspInit+0x8c>)
 8004ab2:	f000 fc7b 	bl	80053ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	4b09      	ldr	r3, [pc, #36]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	4a08      	ldr	r2, [pc, #32]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004ac0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ac6:	4b06      	ldr	r3, [pc, #24]	@ (8004ae0 <HAL_I2C_MspInit+0x88>)
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004ad2:	bf00      	nop
 8004ad4:	3728      	adds	r7, #40	@ 0x28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	40005400 	.word	0x40005400
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	40020400 	.word	0x40020400

08004ae8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004af0:	f107 030c 	add.w	r3, r7, #12
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	605a      	str	r2, [r3, #4]
 8004afa:	609a      	str	r2, [r3, #8]
 8004afc:	60da      	str	r2, [r3, #12]
 8004afe:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a10      	ldr	r2, [pc, #64]	@ (8004b48 <HAL_RTC_MspInit+0x60>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d119      	bne.n	8004b3e <HAL_RTC_MspInit+0x56>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004b0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b12:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b14:	f107 030c 	add.w	r3, r7, #12
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f002 f821 	bl	8006b60 <HAL_RCCEx_PeriphCLKConfig>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004b24:	f7ff fc44 	bl	80043b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b28:	4b08      	ldr	r3, [pc, #32]	@ (8004b4c <HAL_RTC_MspInit+0x64>)
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2100      	movs	r1, #0
 8004b32:	2029      	movs	r0, #41	@ 0x29
 8004b34:	f000 fc03 	bl	800533e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004b38:	2029      	movs	r0, #41	@ 0x29
 8004b3a:	f000 fc1c 	bl	8005376 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004b3e:	bf00      	nop
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	40002800 	.word	0x40002800
 8004b4c:	42470e3c 	.word	0x42470e3c

08004b50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08a      	sub	sp, #40	@ 0x28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b58:	f107 0314 	add.w	r3, r7, #20
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	605a      	str	r2, [r3, #4]
 8004b62:	609a      	str	r2, [r3, #8]
 8004b64:	60da      	str	r2, [r3, #12]
 8004b66:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a27      	ldr	r2, [pc, #156]	@ (8004c0c <HAL_TIM_Base_MspInit+0xbc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d135      	bne.n	8004bde <HAL_TIM_Base_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b72:	2300      	movs	r3, #0
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	4b26      	ldr	r3, [pc, #152]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b7a:	4a25      	ldr	r2, [pc, #148]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b82:	4b23      	ldr	r3, [pc, #140]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	613b      	str	r3, [r7, #16]
 8004b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	4b1f      	ldr	r3, [pc, #124]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	4a1e      	ldr	r2, [pc, #120]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004b98:	f043 0301 	orr.w	r3, r3, #1
 8004b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004baa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bc0:	f107 0314 	add.w	r3, r7, #20
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4813      	ldr	r0, [pc, #76]	@ (8004c14 <HAL_TIM_Base_MspInit+0xc4>)
 8004bc8:	f000 fbf0 	bl	80053ac <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2100      	movs	r1, #0
 8004bd0:	201b      	movs	r0, #27
 8004bd2:	f000 fbb4 	bl	800533e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004bd6:	201b      	movs	r0, #27
 8004bd8:	f000 fbcd 	bl	8005376 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004bdc:	e012      	b.n	8004c04 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM2)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be6:	d10d      	bne.n	8004c04 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004be8:	2300      	movs	r3, #0
 8004bea:	60bb      	str	r3, [r7, #8]
 8004bec:	4b08      	ldr	r3, [pc, #32]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	4a07      	ldr	r2, [pc, #28]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bf8:	4b05      	ldr	r3, [pc, #20]	@ (8004c10 <HAL_TIM_Base_MspInit+0xc0>)
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	68bb      	ldr	r3, [r7, #8]
}
 8004c04:	bf00      	nop
 8004c06:	3728      	adds	r7, #40	@ 0x28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	40010000 	.word	0x40010000
 8004c10:	40023800 	.word	0x40023800
 8004c14:	40020000 	.word	0x40020000

08004c18 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a0b      	ldr	r2, [pc, #44]	@ (8004c54 <HAL_TIM_PWM_MspInit+0x3c>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d10d      	bne.n	8004c46 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <HAL_TIM_PWM_MspInit+0x40>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	4a09      	ldr	r2, [pc, #36]	@ (8004c58 <HAL_TIM_PWM_MspInit+0x40>)
 8004c34:	f043 0302 	orr.w	r3, r3, #2
 8004c38:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c3a:	4b07      	ldr	r3, [pc, #28]	@ (8004c58 <HAL_TIM_PWM_MspInit+0x40>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	40000400 	.word	0x40000400
 8004c58:	40023800 	.word	0x40023800

08004c5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08a      	sub	sp, #40	@ 0x28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c64:	f107 0314 	add.w	r3, r7, #20
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	609a      	str	r2, [r3, #8]
 8004c70:	60da      	str	r2, [r3, #12]
 8004c72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a21      	ldr	r2, [pc, #132]	@ (8004d00 <HAL_TIM_MspPostInit+0xa4>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d13b      	bne.n	8004cf6 <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	4b20      	ldr	r3, [pc, #128]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	4a1f      	ldr	r2, [pc, #124]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60fb      	str	r3, [r7, #12]
 8004c9e:	4b19      	ldr	r3, [pc, #100]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca2:	4a18      	ldr	r2, [pc, #96]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004ca4:	f043 0302 	orr.w	r3, r3, #2
 8004ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004caa:	4b16      	ldr	r3, [pc, #88]	@ (8004d04 <HAL_TIM_MspPostInit+0xa8>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004cb6:	23c0      	movs	r3, #192	@ 0xc0
 8004cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cca:	f107 0314 	add.w	r3, r7, #20
 8004cce:	4619      	mov	r1, r3
 8004cd0:	480d      	ldr	r0, [pc, #52]	@ (8004d08 <HAL_TIM_MspPostInit+0xac>)
 8004cd2:	f000 fb6b 	bl	80053ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cda:	2302      	movs	r3, #2
 8004cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cea:	f107 0314 	add.w	r3, r7, #20
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4806      	ldr	r0, [pc, #24]	@ (8004d0c <HAL_TIM_MspPostInit+0xb0>)
 8004cf2:	f000 fb5b 	bl	80053ac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004cf6:	bf00      	nop
 8004cf8:	3728      	adds	r7, #40	@ 0x28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40000400 	.word	0x40000400
 8004d04:	40023800 	.word	0x40023800
 8004d08:	40020000 	.word	0x40020000
 8004d0c:	40020400 	.word	0x40020400

08004d10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08c      	sub	sp, #48	@ 0x30
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d18:	f107 031c 	add.w	r3, r7, #28
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	605a      	str	r2, [r3, #4]
 8004d22:	609a      	str	r2, [r3, #8]
 8004d24:	60da      	str	r2, [r3, #12]
 8004d26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a32      	ldr	r2, [pc, #200]	@ (8004df8 <HAL_UART_MspInit+0xe8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d12c      	bne.n	8004d8c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d32:	2300      	movs	r3, #0
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	4b31      	ldr	r3, [pc, #196]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3a:	4a30      	ldr	r2, [pc, #192]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d42:	4b2e      	ldr	r3, [pc, #184]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d4a:	61bb      	str	r3, [r7, #24]
 8004d4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	4b2a      	ldr	r3, [pc, #168]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d56:	4a29      	ldr	r2, [pc, #164]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d58:	f043 0301 	orr.w	r3, r3, #1
 8004d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d5e:	4b27      	ldr	r3, [pc, #156]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004d6a:	230c      	movs	r3, #12
 8004d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d6e:	2302      	movs	r3, #2
 8004d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d72:	2300      	movs	r3, #0
 8004d74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d76:	2303      	movs	r3, #3
 8004d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d7a:	2307      	movs	r3, #7
 8004d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d7e:	f107 031c 	add.w	r3, r7, #28
 8004d82:	4619      	mov	r1, r3
 8004d84:	481e      	ldr	r0, [pc, #120]	@ (8004e00 <HAL_UART_MspInit+0xf0>)
 8004d86:	f000 fb11 	bl	80053ac <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004d8a:	e031      	b.n	8004df0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART6)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a1c      	ldr	r2, [pc, #112]	@ (8004e04 <HAL_UART_MspInit+0xf4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d12c      	bne.n	8004df0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	4b18      	ldr	r3, [pc, #96]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9e:	4a17      	ldr	r2, [pc, #92]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004da0:	f043 0320 	orr.w	r3, r3, #32
 8004da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004da6:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	613b      	str	r3, [r7, #16]
 8004db0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004db2:	2300      	movs	r3, #0
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	4b11      	ldr	r3, [pc, #68]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dba:	4a10      	ldr	r2, [pc, #64]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004dbc:	f043 0301 	orr.w	r3, r3, #1
 8004dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8004dfc <HAL_UART_MspInit+0xec>)
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004dce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004de0:	2308      	movs	r3, #8
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004de4:	f107 031c 	add.w	r3, r7, #28
 8004de8:	4619      	mov	r1, r3
 8004dea:	4805      	ldr	r0, [pc, #20]	@ (8004e00 <HAL_UART_MspInit+0xf0>)
 8004dec:	f000 fade 	bl	80053ac <HAL_GPIO_Init>
}
 8004df0:	bf00      	nop
 8004df2:	3730      	adds	r7, #48	@ 0x30
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40004400 	.word	0x40004400
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	40020000 	.word	0x40020000
 8004e04:	40011400 	.word	0x40011400

08004e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e0c:	bf00      	nop
 8004e0e:	e7fd      	b.n	8004e0c <NMI_Handler+0x4>

08004e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <HardFault_Handler+0x4>

08004e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e1c:	bf00      	nop
 8004e1e:	e7fd      	b.n	8004e1c <MemManage_Handler+0x4>

08004e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <BusFault_Handler+0x4>

08004e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e2c:	bf00      	nop
 8004e2e:	e7fd      	b.n	8004e2c <UsageFault_Handler+0x4>

08004e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e34:	bf00      	nop
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e42:	bf00      	nop
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e50:	bf00      	nop
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e5e:	f000 f94f 	bl	8005100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e62:	bf00      	nop
 8004e64:	bd80      	pop	{r7, pc}
	...

08004e68 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e6c:	4802      	ldr	r0, [pc, #8]	@ (8004e78 <TIM1_CC_IRQHandler+0x10>)
 8004e6e:	f002 fe61 	bl	8007b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20000a88 	.word	0x20000a88

08004e7c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004e80:	4802      	ldr	r0, [pc, #8]	@ (8004e8c <RTC_Alarm_IRQHandler+0x10>)
 8004e82:	f002 fa3f 	bl	8007304 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	20000a68 	.word	0x20000a68

08004e90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  return 1;
 8004e94:	2301      	movs	r3, #1
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <_kill>:

int _kill(int pid, int sig)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004eaa:	f005 fb4b 	bl	800a544 <__errno>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2216      	movs	r2, #22
 8004eb2:	601a      	str	r2, [r3, #0]
  return -1;
 8004eb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <_exit>:

void _exit (int status)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ec8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff ffe7 	bl	8004ea0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004ed2:	bf00      	nop
 8004ed4:	e7fd      	b.n	8004ed2 <_exit+0x12>

08004ed6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b086      	sub	sp, #24
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
 8004ee6:	e00a      	b.n	8004efe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004ee8:	f3af 8000 	nop.w
 8004eec:	4601      	mov	r1, r0
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	60ba      	str	r2, [r7, #8]
 8004ef4:	b2ca      	uxtb	r2, r1
 8004ef6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	3301      	adds	r3, #1
 8004efc:	617b      	str	r3, [r7, #20]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	dbf0      	blt.n	8004ee8 <_read+0x12>
  }

  return len;
 8004f06:	687b      	ldr	r3, [r7, #4]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f38:	605a      	str	r2, [r3, #4]
  return 0;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <_isatty>:

int _isatty(int file)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f50:	2301      	movs	r3, #1
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b085      	sub	sp, #20
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f80:	4a14      	ldr	r2, [pc, #80]	@ (8004fd4 <_sbrk+0x5c>)
 8004f82:	4b15      	ldr	r3, [pc, #84]	@ (8004fd8 <_sbrk+0x60>)
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f8c:	4b13      	ldr	r3, [pc, #76]	@ (8004fdc <_sbrk+0x64>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d102      	bne.n	8004f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f94:	4b11      	ldr	r3, [pc, #68]	@ (8004fdc <_sbrk+0x64>)
 8004f96:	4a12      	ldr	r2, [pc, #72]	@ (8004fe0 <_sbrk+0x68>)
 8004f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f9a:	4b10      	ldr	r3, [pc, #64]	@ (8004fdc <_sbrk+0x64>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4413      	add	r3, r2
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d207      	bcs.n	8004fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fa8:	f005 facc 	bl	800a544 <__errno>
 8004fac:	4603      	mov	r3, r0
 8004fae:	220c      	movs	r2, #12
 8004fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004fb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fb6:	e009      	b.n	8004fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fb8:	4b08      	ldr	r3, [pc, #32]	@ (8004fdc <_sbrk+0x64>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fbe:	4b07      	ldr	r3, [pc, #28]	@ (8004fdc <_sbrk+0x64>)
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	4a05      	ldr	r2, [pc, #20]	@ (8004fdc <_sbrk+0x64>)
 8004fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004fca:	68fb      	ldr	r3, [r7, #12]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3718      	adds	r7, #24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	20010000 	.word	0x20010000
 8004fd8:	00000400 	.word	0x00000400
 8004fdc:	200012e4 	.word	0x200012e4
 8004fe0:	20001438 	.word	0x20001438

08004fe4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fe8:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <SystemInit+0x20>)
 8004fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fee:	4a05      	ldr	r2, [pc, #20]	@ (8005004 <SystemInit+0x20>)
 8004ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ff8:	bf00      	nop
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	e000ed00 	.word	0xe000ed00

08005008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005008:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005040 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800500c:	f7ff ffea 	bl	8004fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005010:	480c      	ldr	r0, [pc, #48]	@ (8005044 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005012:	490d      	ldr	r1, [pc, #52]	@ (8005048 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005014:	4a0d      	ldr	r2, [pc, #52]	@ (800504c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005018:	e002      	b.n	8005020 <LoopCopyDataInit>

0800501a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800501a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800501c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800501e:	3304      	adds	r3, #4

08005020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005024:	d3f9      	bcc.n	800501a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005026:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005028:	4c0a      	ldr	r4, [pc, #40]	@ (8005054 <LoopFillZerobss+0x22>)
  movs r3, #0
 800502a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800502c:	e001      	b.n	8005032 <LoopFillZerobss>

0800502e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800502e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005030:	3204      	adds	r2, #4

08005032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005034:	d3fb      	bcc.n	800502e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005036:	f005 fa8b 	bl	800a550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800503a:	f7fe fadf 	bl	80035fc <main>
  bx  lr    
 800503e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005040:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005048:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800504c:	0800efd0 	.word	0x0800efd0
  ldr r2, =_sbss
 8005050:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8005054:	20001438 	.word	0x20001438

08005058 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005058:	e7fe      	b.n	8005058 <ADC_IRQHandler>
	...

0800505c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005060:	4b0e      	ldr	r3, [pc, #56]	@ (800509c <HAL_Init+0x40>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a0d      	ldr	r2, [pc, #52]	@ (800509c <HAL_Init+0x40>)
 8005066:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800506a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800506c:	4b0b      	ldr	r3, [pc, #44]	@ (800509c <HAL_Init+0x40>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a0a      	ldr	r2, [pc, #40]	@ (800509c <HAL_Init+0x40>)
 8005072:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005078:	4b08      	ldr	r3, [pc, #32]	@ (800509c <HAL_Init+0x40>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a07      	ldr	r2, [pc, #28]	@ (800509c <HAL_Init+0x40>)
 800507e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005084:	2003      	movs	r0, #3
 8005086:	f000 f94f 	bl	8005328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800508a:	200f      	movs	r0, #15
 800508c:	f000 f808 	bl	80050a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005090:	f7ff fcba 	bl	8004a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40023c00 	.word	0x40023c00

080050a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050a8:	4b12      	ldr	r3, [pc, #72]	@ (80050f4 <HAL_InitTick+0x54>)
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	4b12      	ldr	r3, [pc, #72]	@ (80050f8 <HAL_InitTick+0x58>)
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	4619      	mov	r1, r3
 80050b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80050ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 f967 	bl	8005392 <HAL_SYSTICK_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e00e      	b.n	80050ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b0f      	cmp	r3, #15
 80050d2:	d80a      	bhi.n	80050ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050d4:	2200      	movs	r2, #0
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050dc:	f000 f92f 	bl	800533e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050e0:	4a06      	ldr	r2, [pc, #24]	@ (80050fc <HAL_InitTick+0x5c>)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
 80050e8:	e000      	b.n	80050ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	20000020 	.word	0x20000020
 80050f8:	20000028 	.word	0x20000028
 80050fc:	20000024 	.word	0x20000024

08005100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005104:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <HAL_IncTick+0x20>)
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	461a      	mov	r2, r3
 800510a:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <HAL_IncTick+0x24>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4413      	add	r3, r2
 8005110:	4a04      	ldr	r2, [pc, #16]	@ (8005124 <HAL_IncTick+0x24>)
 8005112:	6013      	str	r3, [r2, #0]
}
 8005114:	bf00      	nop
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	20000028 	.word	0x20000028
 8005124:	200012e8 	.word	0x200012e8

08005128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  return uwTick;
 800512c:	4b03      	ldr	r3, [pc, #12]	@ (800513c <HAL_GetTick+0x14>)
 800512e:	681b      	ldr	r3, [r3, #0]
}
 8005130:	4618      	mov	r0, r3
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	200012e8 	.word	0x200012e8

08005140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005148:	f7ff ffee 	bl	8005128 <HAL_GetTick>
 800514c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005158:	d005      	beq.n	8005166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800515a:	4b0a      	ldr	r3, [pc, #40]	@ (8005184 <HAL_Delay+0x44>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4413      	add	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005166:	bf00      	nop
 8005168:	f7ff ffde 	bl	8005128 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	429a      	cmp	r2, r3
 8005176:	d8f7      	bhi.n	8005168 <HAL_Delay+0x28>
  {
  }
}
 8005178:	bf00      	nop
 800517a:	bf00      	nop
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20000028 	.word	0x20000028

08005188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005198:	4b0c      	ldr	r3, [pc, #48]	@ (80051cc <__NVIC_SetPriorityGrouping+0x44>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051a4:	4013      	ands	r3, r2
 80051a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80051b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051ba:	4a04      	ldr	r2, [pc, #16]	@ (80051cc <__NVIC_SetPriorityGrouping+0x44>)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	60d3      	str	r3, [r2, #12]
}
 80051c0:	bf00      	nop
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	e000ed00 	.word	0xe000ed00

080051d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051d0:	b480      	push	{r7}
 80051d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051d4:	4b04      	ldr	r3, [pc, #16]	@ (80051e8 <__NVIC_GetPriorityGrouping+0x18>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	f003 0307 	and.w	r3, r3, #7
}
 80051de:	4618      	mov	r0, r3
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	e000ed00 	.word	0xe000ed00

080051ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	db0b      	blt.n	8005216 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	f003 021f 	and.w	r2, r3, #31
 8005204:	4907      	ldr	r1, [pc, #28]	@ (8005224 <__NVIC_EnableIRQ+0x38>)
 8005206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800520a:	095b      	lsrs	r3, r3, #5
 800520c:	2001      	movs	r0, #1
 800520e:	fa00 f202 	lsl.w	r2, r0, r2
 8005212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	e000e100 	.word	0xe000e100

08005228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	6039      	str	r1, [r7, #0]
 8005232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005238:	2b00      	cmp	r3, #0
 800523a:	db0a      	blt.n	8005252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	b2da      	uxtb	r2, r3
 8005240:	490c      	ldr	r1, [pc, #48]	@ (8005274 <__NVIC_SetPriority+0x4c>)
 8005242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005246:	0112      	lsls	r2, r2, #4
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	440b      	add	r3, r1
 800524c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005250:	e00a      	b.n	8005268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	b2da      	uxtb	r2, r3
 8005256:	4908      	ldr	r1, [pc, #32]	@ (8005278 <__NVIC_SetPriority+0x50>)
 8005258:	79fb      	ldrb	r3, [r7, #7]
 800525a:	f003 030f 	and.w	r3, r3, #15
 800525e:	3b04      	subs	r3, #4
 8005260:	0112      	lsls	r2, r2, #4
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	440b      	add	r3, r1
 8005266:	761a      	strb	r2, [r3, #24]
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	e000e100 	.word	0xe000e100
 8005278:	e000ed00 	.word	0xe000ed00

0800527c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800527c:	b480      	push	{r7}
 800527e:	b089      	sub	sp, #36	@ 0x24
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f003 0307 	and.w	r3, r3, #7
 800528e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	f1c3 0307 	rsb	r3, r3, #7
 8005296:	2b04      	cmp	r3, #4
 8005298:	bf28      	it	cs
 800529a:	2304      	movcs	r3, #4
 800529c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3304      	adds	r3, #4
 80052a2:	2b06      	cmp	r3, #6
 80052a4:	d902      	bls.n	80052ac <NVIC_EncodePriority+0x30>
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	3b03      	subs	r3, #3
 80052aa:	e000      	b.n	80052ae <NVIC_EncodePriority+0x32>
 80052ac:	2300      	movs	r3, #0
 80052ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ba:	43da      	mvns	r2, r3
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	401a      	ands	r2, r3
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	fa01 f303 	lsl.w	r3, r1, r3
 80052ce:	43d9      	mvns	r1, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052d4:	4313      	orrs	r3, r2
         );
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3724      	adds	r7, #36	@ 0x24
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
	...

080052e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052f4:	d301      	bcc.n	80052fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052f6:	2301      	movs	r3, #1
 80052f8:	e00f      	b.n	800531a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005324 <SysTick_Config+0x40>)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3b01      	subs	r3, #1
 8005300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005302:	210f      	movs	r1, #15
 8005304:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005308:	f7ff ff8e 	bl	8005228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800530c:	4b05      	ldr	r3, [pc, #20]	@ (8005324 <SysTick_Config+0x40>)
 800530e:	2200      	movs	r2, #0
 8005310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005312:	4b04      	ldr	r3, [pc, #16]	@ (8005324 <SysTick_Config+0x40>)
 8005314:	2207      	movs	r2, #7
 8005316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	e000e010 	.word	0xe000e010

08005328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7ff ff29 	bl	8005188 <__NVIC_SetPriorityGrouping>
}
 8005336:	bf00      	nop
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800533e:	b580      	push	{r7, lr}
 8005340:	b086      	sub	sp, #24
 8005342:	af00      	add	r7, sp, #0
 8005344:	4603      	mov	r3, r0
 8005346:	60b9      	str	r1, [r7, #8]
 8005348:	607a      	str	r2, [r7, #4]
 800534a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800534c:	2300      	movs	r3, #0
 800534e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005350:	f7ff ff3e 	bl	80051d0 <__NVIC_GetPriorityGrouping>
 8005354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	6978      	ldr	r0, [r7, #20]
 800535c:	f7ff ff8e 	bl	800527c <NVIC_EncodePriority>
 8005360:	4602      	mov	r2, r0
 8005362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005366:	4611      	mov	r1, r2
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff ff5d 	bl	8005228 <__NVIC_SetPriority>
}
 800536e:	bf00      	nop
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	4603      	mov	r3, r0
 800537e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff ff31 	bl	80051ec <__NVIC_EnableIRQ>
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b082      	sub	sp, #8
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7ff ffa2 	bl	80052e4 <SysTick_Config>
 80053a0:	4603      	mov	r3, r0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3708      	adds	r7, #8
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b089      	sub	sp, #36	@ 0x24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80053be:	2300      	movs	r3, #0
 80053c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
 80053c6:	e159      	b.n	800567c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80053c8:	2201      	movs	r2, #1
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4013      	ands	r3, r2
 80053da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	f040 8148 	bne.w	8005676 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f003 0303 	and.w	r3, r3, #3
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d005      	beq.n	80053fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d130      	bne.n	8005460 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	2203      	movs	r2, #3
 800540a:	fa02 f303 	lsl.w	r3, r2, r3
 800540e:	43db      	mvns	r3, r3
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	4013      	ands	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	68da      	ldr	r2, [r3, #12]
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	fa02 f303 	lsl.w	r3, r2, r3
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	4313      	orrs	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005434:	2201      	movs	r2, #1
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	43db      	mvns	r3, r3
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	4013      	ands	r3, r2
 8005442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	091b      	lsrs	r3, r3, #4
 800544a:	f003 0201 	and.w	r2, r3, #1
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	fa02 f303 	lsl.w	r3, r2, r3
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	4313      	orrs	r3, r2
 8005458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f003 0303 	and.w	r3, r3, #3
 8005468:	2b03      	cmp	r3, #3
 800546a:	d017      	beq.n	800549c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	005b      	lsls	r3, r3, #1
 8005476:	2203      	movs	r2, #3
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	43db      	mvns	r3, r3
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	4013      	ands	r3, r2
 8005482:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	fa02 f303 	lsl.w	r3, r2, r3
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	4313      	orrs	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d123      	bne.n	80054f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	08da      	lsrs	r2, r3, #3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3208      	adds	r2, #8
 80054b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	220f      	movs	r2, #15
 80054c0:	fa02 f303 	lsl.w	r3, r2, r3
 80054c4:	43db      	mvns	r3, r3
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	4013      	ands	r3, r2
 80054ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	691a      	ldr	r2, [r3, #16]
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	4313      	orrs	r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	08da      	lsrs	r2, r3, #3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3208      	adds	r2, #8
 80054ea:	69b9      	ldr	r1, [r7, #24]
 80054ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	2203      	movs	r2, #3
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43db      	mvns	r3, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4013      	ands	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f003 0203 	and.w	r2, r3, #3
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	4313      	orrs	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 80a2 	beq.w	8005676 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	4b57      	ldr	r3, [pc, #348]	@ (8005694 <HAL_GPIO_Init+0x2e8>)
 8005538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553a:	4a56      	ldr	r2, [pc, #344]	@ (8005694 <HAL_GPIO_Init+0x2e8>)
 800553c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005540:	6453      	str	r3, [r2, #68]	@ 0x44
 8005542:	4b54      	ldr	r3, [pc, #336]	@ (8005694 <HAL_GPIO_Init+0x2e8>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800554e:	4a52      	ldr	r2, [pc, #328]	@ (8005698 <HAL_GPIO_Init+0x2ec>)
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	089b      	lsrs	r3, r3, #2
 8005554:	3302      	adds	r3, #2
 8005556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800555a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0303 	and.w	r3, r3, #3
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	220f      	movs	r2, #15
 8005566:	fa02 f303 	lsl.w	r3, r2, r3
 800556a:	43db      	mvns	r3, r3
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	4013      	ands	r3, r2
 8005570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a49      	ldr	r2, [pc, #292]	@ (800569c <HAL_GPIO_Init+0x2f0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d019      	beq.n	80055ae <HAL_GPIO_Init+0x202>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a48      	ldr	r2, [pc, #288]	@ (80056a0 <HAL_GPIO_Init+0x2f4>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d013      	beq.n	80055aa <HAL_GPIO_Init+0x1fe>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a47      	ldr	r2, [pc, #284]	@ (80056a4 <HAL_GPIO_Init+0x2f8>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00d      	beq.n	80055a6 <HAL_GPIO_Init+0x1fa>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a46      	ldr	r2, [pc, #280]	@ (80056a8 <HAL_GPIO_Init+0x2fc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <HAL_GPIO_Init+0x1f6>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a45      	ldr	r2, [pc, #276]	@ (80056ac <HAL_GPIO_Init+0x300>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d101      	bne.n	800559e <HAL_GPIO_Init+0x1f2>
 800559a:	2304      	movs	r3, #4
 800559c:	e008      	b.n	80055b0 <HAL_GPIO_Init+0x204>
 800559e:	2307      	movs	r3, #7
 80055a0:	e006      	b.n	80055b0 <HAL_GPIO_Init+0x204>
 80055a2:	2303      	movs	r3, #3
 80055a4:	e004      	b.n	80055b0 <HAL_GPIO_Init+0x204>
 80055a6:	2302      	movs	r3, #2
 80055a8:	e002      	b.n	80055b0 <HAL_GPIO_Init+0x204>
 80055aa:	2301      	movs	r3, #1
 80055ac:	e000      	b.n	80055b0 <HAL_GPIO_Init+0x204>
 80055ae:	2300      	movs	r3, #0
 80055b0:	69fa      	ldr	r2, [r7, #28]
 80055b2:	f002 0203 	and.w	r2, r2, #3
 80055b6:	0092      	lsls	r2, r2, #2
 80055b8:	4093      	lsls	r3, r2
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	4313      	orrs	r3, r2
 80055be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055c0:	4935      	ldr	r1, [pc, #212]	@ (8005698 <HAL_GPIO_Init+0x2ec>)
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	089b      	lsrs	r3, r3, #2
 80055c6:	3302      	adds	r3, #2
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055ce:	4b38      	ldr	r3, [pc, #224]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	43db      	mvns	r3, r3
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4013      	ands	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80055ea:	69ba      	ldr	r2, [r7, #24]
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055f2:	4a2f      	ldr	r2, [pc, #188]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055f8:	4b2d      	ldr	r3, [pc, #180]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	43db      	mvns	r3, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4013      	ands	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005614:	69ba      	ldr	r2, [r7, #24]
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800561c:	4a24      	ldr	r2, [pc, #144]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005622:	4b23      	ldr	r3, [pc, #140]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	43db      	mvns	r3, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	4013      	ands	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4313      	orrs	r3, r2
 8005644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005646:	4a1a      	ldr	r2, [pc, #104]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800564c:	4b18      	ldr	r3, [pc, #96]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	43db      	mvns	r3, r3
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	4013      	ands	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	4313      	orrs	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005670:	4a0f      	ldr	r2, [pc, #60]	@ (80056b0 <HAL_GPIO_Init+0x304>)
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	3301      	adds	r3, #1
 800567a:	61fb      	str	r3, [r7, #28]
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	2b0f      	cmp	r3, #15
 8005680:	f67f aea2 	bls.w	80053c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005684:	bf00      	nop
 8005686:	bf00      	nop
 8005688:	3724      	adds	r7, #36	@ 0x24
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	40023800 	.word	0x40023800
 8005698:	40013800 	.word	0x40013800
 800569c:	40020000 	.word	0x40020000
 80056a0:	40020400 	.word	0x40020400
 80056a4:	40020800 	.word	0x40020800
 80056a8:	40020c00 	.word	0x40020c00
 80056ac:	40021000 	.word	0x40021000
 80056b0:	40013c00 	.word	0x40013c00

080056b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	460b      	mov	r3, r1
 80056be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	4013      	ands	r3, r2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d002      	beq.n	80056d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056cc:	2301      	movs	r3, #1
 80056ce:	73fb      	strb	r3, [r7, #15]
 80056d0:	e001      	b.n	80056d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056d2:	2300      	movs	r3, #0
 80056d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	460b      	mov	r3, r1
 80056ee:	807b      	strh	r3, [r7, #2]
 80056f0:	4613      	mov	r3, r2
 80056f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80056f4:	787b      	ldrb	r3, [r7, #1]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056fa:	887a      	ldrh	r2, [r7, #2]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005700:	e003      	b.n	800570a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005702:	887b      	ldrh	r3, [r7, #2]
 8005704:	041a      	lsls	r2, r3, #16
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	619a      	str	r2, [r3, #24]
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
	...

08005718 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e12b      	b.n	8005982 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d106      	bne.n	8005744 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f7ff f98a 	bl	8004a58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2224      	movs	r2, #36	@ 0x24
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0201 	bic.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800576a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800577a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800577c:	f001 f9c8 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 8005780:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	4a81      	ldr	r2, [pc, #516]	@ (800598c <HAL_I2C_Init+0x274>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d807      	bhi.n	800579c <HAL_I2C_Init+0x84>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4a80      	ldr	r2, [pc, #512]	@ (8005990 <HAL_I2C_Init+0x278>)
 8005790:	4293      	cmp	r3, r2
 8005792:	bf94      	ite	ls
 8005794:	2301      	movls	r3, #1
 8005796:	2300      	movhi	r3, #0
 8005798:	b2db      	uxtb	r3, r3
 800579a:	e006      	b.n	80057aa <HAL_I2C_Init+0x92>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4a7d      	ldr	r2, [pc, #500]	@ (8005994 <HAL_I2C_Init+0x27c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	bf94      	ite	ls
 80057a4:	2301      	movls	r3, #1
 80057a6:	2300      	movhi	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e0e7      	b.n	8005982 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4a78      	ldr	r2, [pc, #480]	@ (8005998 <HAL_I2C_Init+0x280>)
 80057b6:	fba2 2303 	umull	r2, r3, r2, r3
 80057ba:	0c9b      	lsrs	r3, r3, #18
 80057bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6a1b      	ldr	r3, [r3, #32]
 80057d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	4a6a      	ldr	r2, [pc, #424]	@ (800598c <HAL_I2C_Init+0x274>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d802      	bhi.n	80057ec <HAL_I2C_Init+0xd4>
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	3301      	adds	r3, #1
 80057ea:	e009      	b.n	8005800 <HAL_I2C_Init+0xe8>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80057f2:	fb02 f303 	mul.w	r3, r2, r3
 80057f6:	4a69      	ldr	r2, [pc, #420]	@ (800599c <HAL_I2C_Init+0x284>)
 80057f8:	fba2 2303 	umull	r2, r3, r2, r3
 80057fc:	099b      	lsrs	r3, r3, #6
 80057fe:	3301      	adds	r3, #1
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	6812      	ldr	r2, [r2, #0]
 8005804:	430b      	orrs	r3, r1
 8005806:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005812:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	495c      	ldr	r1, [pc, #368]	@ (800598c <HAL_I2C_Init+0x274>)
 800581c:	428b      	cmp	r3, r1
 800581e:	d819      	bhi.n	8005854 <HAL_I2C_Init+0x13c>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	1e59      	subs	r1, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	fbb1 f3f3 	udiv	r3, r1, r3
 800582e:	1c59      	adds	r1, r3, #1
 8005830:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005834:	400b      	ands	r3, r1
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <HAL_I2C_Init+0x138>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	1e59      	subs	r1, r3, #1
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	005b      	lsls	r3, r3, #1
 8005844:	fbb1 f3f3 	udiv	r3, r1, r3
 8005848:	3301      	adds	r3, #1
 800584a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800584e:	e051      	b.n	80058f4 <HAL_I2C_Init+0x1dc>
 8005850:	2304      	movs	r3, #4
 8005852:	e04f      	b.n	80058f4 <HAL_I2C_Init+0x1dc>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d111      	bne.n	8005880 <HAL_I2C_Init+0x168>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	1e58      	subs	r0, r3, #1
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6859      	ldr	r1, [r3, #4]
 8005864:	460b      	mov	r3, r1
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	440b      	add	r3, r1
 800586a:	fbb0 f3f3 	udiv	r3, r0, r3
 800586e:	3301      	adds	r3, #1
 8005870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005874:	2b00      	cmp	r3, #0
 8005876:	bf0c      	ite	eq
 8005878:	2301      	moveq	r3, #1
 800587a:	2300      	movne	r3, #0
 800587c:	b2db      	uxtb	r3, r3
 800587e:	e012      	b.n	80058a6 <HAL_I2C_Init+0x18e>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	1e58      	subs	r0, r3, #1
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6859      	ldr	r1, [r3, #4]
 8005888:	460b      	mov	r3, r1
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	440b      	add	r3, r1
 800588e:	0099      	lsls	r1, r3, #2
 8005890:	440b      	add	r3, r1
 8005892:	fbb0 f3f3 	udiv	r3, r0, r3
 8005896:	3301      	adds	r3, #1
 8005898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589c:	2b00      	cmp	r3, #0
 800589e:	bf0c      	ite	eq
 80058a0:	2301      	moveq	r3, #1
 80058a2:	2300      	movne	r3, #0
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <HAL_I2C_Init+0x196>
 80058aa:	2301      	movs	r3, #1
 80058ac:	e022      	b.n	80058f4 <HAL_I2C_Init+0x1dc>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10e      	bne.n	80058d4 <HAL_I2C_Init+0x1bc>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	1e58      	subs	r0, r3, #1
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6859      	ldr	r1, [r3, #4]
 80058be:	460b      	mov	r3, r1
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	440b      	add	r3, r1
 80058c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80058c8:	3301      	adds	r3, #1
 80058ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058d2:	e00f      	b.n	80058f4 <HAL_I2C_Init+0x1dc>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	1e58      	subs	r0, r3, #1
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6859      	ldr	r1, [r3, #4]
 80058dc:	460b      	mov	r3, r1
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	0099      	lsls	r1, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ea:	3301      	adds	r3, #1
 80058ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058f4:	6879      	ldr	r1, [r7, #4]
 80058f6:	6809      	ldr	r1, [r1, #0]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	69da      	ldr	r2, [r3, #28]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005922:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	6911      	ldr	r1, [r2, #16]
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	68d2      	ldr	r2, [r2, #12]
 800592e:	4311      	orrs	r1, r2
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	430b      	orrs	r3, r1
 8005936:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	695a      	ldr	r2, [r3, #20]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0201 	orr.w	r2, r2, #1
 8005962:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2220      	movs	r2, #32
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	000186a0 	.word	0x000186a0
 8005990:	001e847f 	.word	0x001e847f
 8005994:	003d08ff 	.word	0x003d08ff
 8005998:	431bde83 	.word	0x431bde83
 800599c:	10624dd3 	.word	0x10624dd3

080059a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b088      	sub	sp, #32
 80059a4:	af02      	add	r7, sp, #8
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	607a      	str	r2, [r7, #4]
 80059aa:	461a      	mov	r2, r3
 80059ac:	460b      	mov	r3, r1
 80059ae:	817b      	strh	r3, [r7, #10]
 80059b0:	4613      	mov	r3, r2
 80059b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80059b4:	f7ff fbb8 	bl	8005128 <HAL_GetTick>
 80059b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b20      	cmp	r3, #32
 80059c4:	f040 80e0 	bne.w	8005b88 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	2319      	movs	r3, #25
 80059ce:	2201      	movs	r2, #1
 80059d0:	4970      	ldr	r1, [pc, #448]	@ (8005b94 <HAL_I2C_Master_Transmit+0x1f4>)
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 fa92 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80059de:	2302      	movs	r3, #2
 80059e0:	e0d3      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_I2C_Master_Transmit+0x50>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e0cc      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d007      	beq.n	8005a16 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0201 	orr.w	r2, r2, #1
 8005a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2221      	movs	r2, #33	@ 0x21
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2210      	movs	r2, #16
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	893a      	ldrh	r2, [r7, #8]
 8005a46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4a50      	ldr	r2, [pc, #320]	@ (8005b98 <HAL_I2C_Master_Transmit+0x1f8>)
 8005a56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005a58:	8979      	ldrh	r1, [r7, #10]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	6a3a      	ldr	r2, [r7, #32]
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 f9ca 	bl	8005df8 <I2C_MasterRequestWrite>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e08d      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a6e:	2300      	movs	r3, #0
 8005a70:	613b      	str	r3, [r7, #16]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	613b      	str	r3, [r7, #16]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	613b      	str	r3, [r7, #16]
 8005a82:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005a84:	e066      	b.n	8005b54 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	6a39      	ldr	r1, [r7, #32]
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f000 fb50 	bl	8006130 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00d      	beq.n	8005ab2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	d107      	bne.n	8005aae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e06b      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab6:	781a      	ldrb	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	1c5a      	adds	r2, r3, #1
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	b29a      	uxth	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ada:	3b01      	subs	r3, #1
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d11b      	bne.n	8005b28 <HAL_I2C_Master_Transmit+0x188>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d017      	beq.n	8005b28 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	781a      	ldrb	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	6a39      	ldr	r1, [r7, #32]
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 fb47 	bl	80061c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00d      	beq.n	8005b54 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3c:	2b04      	cmp	r3, #4
 8005b3e:	d107      	bne.n	8005b50 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b4e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e01a      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d194      	bne.n	8005a86 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e000      	b.n	8005b8a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005b88:	2302      	movs	r3, #2
  }
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3718      	adds	r7, #24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	00100002 	.word	0x00100002
 8005b98:	ffff0000 	.word	0xffff0000

08005b9c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08a      	sub	sp, #40	@ 0x28
 8005ba0:	af02      	add	r7, sp, #8
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	607a      	str	r2, [r7, #4]
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005bac:	f7ff fabc 	bl	8005128 <HAL_GetTick>
 8005bb0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b20      	cmp	r3, #32
 8005bc0:	f040 8111 	bne.w	8005de6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	2319      	movs	r3, #25
 8005bca:	2201      	movs	r2, #1
 8005bcc:	4988      	ldr	r1, [pc, #544]	@ (8005df0 <HAL_I2C_IsDeviceReady+0x254>)
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f000 f994 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005bda:	2302      	movs	r3, #2
 8005bdc:	e104      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d101      	bne.n	8005bec <HAL_I2C_IsDeviceReady+0x50>
 8005be8:	2302      	movs	r3, #2
 8005bea:	e0fd      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d007      	beq.n	8005c12 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f042 0201 	orr.w	r2, r2, #1
 8005c10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2224      	movs	r2, #36	@ 0x24
 8005c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	4a70      	ldr	r2, [pc, #448]	@ (8005df4 <HAL_I2C_IsDeviceReady+0x258>)
 8005c34:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c44:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 f952 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00d      	beq.n	8005c7a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c6c:	d103      	bne.n	8005c76 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c74:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e0b6      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c7a:	897b      	ldrh	r3, [r7, #10]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	461a      	mov	r2, r3
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c88:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005c8a:	f7ff fa4d 	bl	8005128 <HAL_GetTick>
 8005c8e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	695b      	ldr	r3, [r3, #20]
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	bf0c      	ite	eq
 8005c9e:	2301      	moveq	r3, #1
 8005ca0:	2300      	movne	r3, #0
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cb4:	bf0c      	ite	eq
 8005cb6:	2301      	moveq	r3, #1
 8005cb8:	2300      	movne	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005cbe:	e025      	b.n	8005d0c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005cc0:	f7ff fa32 	bl	8005128 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d302      	bcc.n	8005cd6 <HAL_I2C_IsDeviceReady+0x13a>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d103      	bne.n	8005cde <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	22a0      	movs	r2, #160	@ 0xa0
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	bf0c      	ite	eq
 8005cec:	2301      	moveq	r3, #1
 8005cee:	2300      	movne	r3, #0
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d02:	bf0c      	ite	eq
 8005d04:	2301      	moveq	r3, #1
 8005d06:	2300      	movne	r3, #0
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2ba0      	cmp	r3, #160	@ 0xa0
 8005d16:	d005      	beq.n	8005d24 <HAL_I2C_IsDeviceReady+0x188>
 8005d18:	7dfb      	ldrb	r3, [r7, #23]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d102      	bne.n	8005d24 <HAL_I2C_IsDeviceReady+0x188>
 8005d1e:	7dbb      	ldrb	r3, [r7, #22]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0cd      	beq.n	8005cc0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d129      	bne.n	8005d8e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d48:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	613b      	str	r3, [r7, #16]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	613b      	str	r3, [r7, #16]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	613b      	str	r3, [r7, #16]
 8005d5e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	2319      	movs	r3, #25
 8005d66:	2201      	movs	r2, #1
 8005d68:	4921      	ldr	r1, [pc, #132]	@ (8005df0 <HAL_I2C_IsDeviceReady+0x254>)
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 f8c6 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e036      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e02c      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d9c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005da6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	2319      	movs	r3, #25
 8005dae:	2201      	movs	r2, #1
 8005db0:	490f      	ldr	r1, [pc, #60]	@ (8005df0 <HAL_I2C_IsDeviceReady+0x254>)
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 f8a2 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e012      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	f4ff af32 	bcc.w	8005c36 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e000      	b.n	8005de8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005de6:	2302      	movs	r3, #2
  }
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3720      	adds	r7, #32
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	00100002 	.word	0x00100002
 8005df4:	ffff0000 	.word	0xffff0000

08005df8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	607a      	str	r2, [r7, #4]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	460b      	mov	r3, r1
 8005e06:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2b08      	cmp	r3, #8
 8005e12:	d006      	beq.n	8005e22 <I2C_MasterRequestWrite+0x2a>
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d003      	beq.n	8005e22 <I2C_MasterRequestWrite+0x2a>
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e20:	d108      	bne.n	8005e34 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e30:	601a      	str	r2, [r3, #0]
 8005e32:	e00b      	b.n	8005e4c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e38:	2b12      	cmp	r3, #18
 8005e3a:	d107      	bne.n	8005e4c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e58:	68f8      	ldr	r0, [r7, #12]
 8005e5a:	f000 f84f 	bl	8005efc <I2C_WaitOnFlagUntilTimeout>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00d      	beq.n	8005e80 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e72:	d103      	bne.n	8005e7c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e035      	b.n	8005eec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e88:	d108      	bne.n	8005e9c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e8a:	897b      	ldrh	r3, [r7, #10]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	461a      	mov	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e98:	611a      	str	r2, [r3, #16]
 8005e9a:	e01b      	b.n	8005ed4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e9c:	897b      	ldrh	r3, [r7, #10]
 8005e9e:	11db      	asrs	r3, r3, #7
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	f003 0306 	and.w	r3, r3, #6
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	f063 030f 	orn	r3, r3, #15
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	490e      	ldr	r1, [pc, #56]	@ (8005ef4 <I2C_MasterRequestWrite+0xfc>)
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f000 f898 	bl	8005ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e010      	b.n	8005eec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005eca:	897b      	ldrh	r3, [r7, #10]
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	4907      	ldr	r1, [pc, #28]	@ (8005ef8 <I2C_MasterRequestWrite+0x100>)
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 f888 	bl	8005ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e000      	b.n	8005eec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3718      	adds	r7, #24
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	00010008 	.word	0x00010008
 8005ef8:	00010002 	.word	0x00010002

08005efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f0c:	e048      	b.n	8005fa0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f14:	d044      	beq.n	8005fa0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f16:	f7ff f907 	bl	8005128 <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d302      	bcc.n	8005f2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d139      	bne.n	8005fa0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	0c1b      	lsrs	r3, r3, #16
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d10d      	bne.n	8005f52 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	43da      	mvns	r2, r3
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	4013      	ands	r3, r2
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	bf0c      	ite	eq
 8005f48:	2301      	moveq	r3, #1
 8005f4a:	2300      	movne	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	461a      	mov	r2, r3
 8005f50:	e00c      	b.n	8005f6c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	43da      	mvns	r2, r3
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	bf0c      	ite	eq
 8005f64:	2301      	moveq	r3, #1
 8005f66:	2300      	movne	r3, #0
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	79fb      	ldrb	r3, [r7, #7]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d116      	bne.n	8005fa0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	f043 0220 	orr.w	r2, r3, #32
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e023      	b.n	8005fe8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	0c1b      	lsrs	r3, r3, #16
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d10d      	bne.n	8005fc6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	43da      	mvns	r2, r3
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf0c      	ite	eq
 8005fbc:	2301      	moveq	r3, #1
 8005fbe:	2300      	movne	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	e00c      	b.n	8005fe0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	43da      	mvns	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	bf0c      	ite	eq
 8005fd8:	2301      	moveq	r3, #1
 8005fda:	2300      	movne	r3, #0
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	461a      	mov	r2, r3
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d093      	beq.n	8005f0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
 8005ffc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ffe:	e071      	b.n	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800600a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800600e:	d123      	bne.n	8006058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800601e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006028:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006044:	f043 0204 	orr.w	r2, r3, #4
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e067      	b.n	8006128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800605e:	d041      	beq.n	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006060:	f7ff f862 	bl	8005128 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	429a      	cmp	r2, r3
 800606e:	d302      	bcc.n	8006076 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d136      	bne.n	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	d10c      	bne.n	800609a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	43da      	mvns	r2, r3
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	4013      	ands	r3, r2
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	bf14      	ite	ne
 8006092:	2301      	movne	r3, #1
 8006094:	2300      	moveq	r3, #0
 8006096:	b2db      	uxtb	r3, r3
 8006098:	e00b      	b.n	80060b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	43da      	mvns	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	4013      	ands	r3, r2
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf14      	ite	ne
 80060ac:	2301      	movne	r3, #1
 80060ae:	2300      	moveq	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d016      	beq.n	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d0:	f043 0220 	orr.w	r2, r3, #32
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e021      	b.n	8006128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	0c1b      	lsrs	r3, r3, #16
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d10c      	bne.n	8006108 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	43da      	mvns	r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	4013      	ands	r3, r2
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	bf14      	ite	ne
 8006100:	2301      	movne	r3, #1
 8006102:	2300      	moveq	r3, #0
 8006104:	b2db      	uxtb	r3, r3
 8006106:	e00b      	b.n	8006120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	43da      	mvns	r2, r3
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	4013      	ands	r3, r2
 8006114:	b29b      	uxth	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	bf14      	ite	ne
 800611a:	2301      	movne	r3, #1
 800611c:	2300      	moveq	r3, #0
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	f47f af6d 	bne.w	8006000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800613c:	e034      	b.n	80061a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f886 	bl	8006250 <I2C_IsAcknowledgeFailed>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e034      	b.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006154:	d028      	beq.n	80061a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006156:	f7fe ffe7 	bl	8005128 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	429a      	cmp	r2, r3
 8006164:	d302      	bcc.n	800616c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d11d      	bne.n	80061a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006176:	2b80      	cmp	r3, #128	@ 0x80
 8006178:	d016      	beq.n	80061a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2220      	movs	r2, #32
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006194:	f043 0220 	orr.w	r2, r3, #32
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e007      	b.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b2:	2b80      	cmp	r3, #128	@ 0x80
 80061b4:	d1c3      	bne.n	800613e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061cc:	e034      	b.n	8006238 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f000 f83e 	bl	8006250 <I2C_IsAcknowledgeFailed>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e034      	b.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061e4:	d028      	beq.n	8006238 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e6:	f7fe ff9f 	bl	8005128 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d302      	bcc.n	80061fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d11d      	bne.n	8006238 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	2b04      	cmp	r3, #4
 8006208:	d016      	beq.n	8006238 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2220      	movs	r2, #32
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	f043 0220 	orr.w	r2, r3, #32
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e007      	b.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	2b04      	cmp	r3, #4
 8006244:	d1c3      	bne.n	80061ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006266:	d11b      	bne.n	80062a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006270:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2220      	movs	r2, #32
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628c:	f043 0204 	orr.w	r2, r3, #4
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e000      	b.n	80062a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
	...

080062b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e267      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d075      	beq.n	80063ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062ce:	4b88      	ldr	r3, [pc, #544]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f003 030c 	and.w	r3, r3, #12
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d00c      	beq.n	80062f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062da:	4b85      	ldr	r3, [pc, #532]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d112      	bne.n	800630c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062e6:	4b82      	ldr	r3, [pc, #520]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062f2:	d10b      	bne.n	800630c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f4:	4b7e      	ldr	r3, [pc, #504]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d05b      	beq.n	80063b8 <HAL_RCC_OscConfig+0x108>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d157      	bne.n	80063b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e242      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006314:	d106      	bne.n	8006324 <HAL_RCC_OscConfig+0x74>
 8006316:	4b76      	ldr	r3, [pc, #472]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a75      	ldr	r2, [pc, #468]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800631c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006320:	6013      	str	r3, [r2, #0]
 8006322:	e01d      	b.n	8006360 <HAL_RCC_OscConfig+0xb0>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800632c:	d10c      	bne.n	8006348 <HAL_RCC_OscConfig+0x98>
 800632e:	4b70      	ldr	r3, [pc, #448]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a6f      	ldr	r2, [pc, #444]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006338:	6013      	str	r3, [r2, #0]
 800633a:	4b6d      	ldr	r3, [pc, #436]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a6c      	ldr	r2, [pc, #432]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006344:	6013      	str	r3, [r2, #0]
 8006346:	e00b      	b.n	8006360 <HAL_RCC_OscConfig+0xb0>
 8006348:	4b69      	ldr	r3, [pc, #420]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a68      	ldr	r2, [pc, #416]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800634e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006352:	6013      	str	r3, [r2, #0]
 8006354:	4b66      	ldr	r3, [pc, #408]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a65      	ldr	r2, [pc, #404]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800635a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800635e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d013      	beq.n	8006390 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006368:	f7fe fede 	bl	8005128 <HAL_GetTick>
 800636c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006370:	f7fe feda 	bl	8005128 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b64      	cmp	r3, #100	@ 0x64
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e207      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006382:	4b5b      	ldr	r3, [pc, #364]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d0f0      	beq.n	8006370 <HAL_RCC_OscConfig+0xc0>
 800638e:	e014      	b.n	80063ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006390:	f7fe feca 	bl	8005128 <HAL_GetTick>
 8006394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006398:	f7fe fec6 	bl	8005128 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b64      	cmp	r3, #100	@ 0x64
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e1f3      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063aa:	4b51      	ldr	r3, [pc, #324]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1f0      	bne.n	8006398 <HAL_RCC_OscConfig+0xe8>
 80063b6:	e000      	b.n	80063ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d063      	beq.n	800648e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80063c6:	4b4a      	ldr	r3, [pc, #296]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f003 030c 	and.w	r3, r3, #12
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00b      	beq.n	80063ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063d2:	4b47      	ldr	r3, [pc, #284]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80063da:	2b08      	cmp	r3, #8
 80063dc:	d11c      	bne.n	8006418 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063de:	4b44      	ldr	r3, [pc, #272]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d116      	bne.n	8006418 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ea:	4b41      	ldr	r3, [pc, #260]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d005      	beq.n	8006402 <HAL_RCC_OscConfig+0x152>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d001      	beq.n	8006402 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e1c7      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006402:	4b3b      	ldr	r3, [pc, #236]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	00db      	lsls	r3, r3, #3
 8006410:	4937      	ldr	r1, [pc, #220]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006412:	4313      	orrs	r3, r2
 8006414:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006416:	e03a      	b.n	800648e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d020      	beq.n	8006462 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006420:	4b34      	ldr	r3, [pc, #208]	@ (80064f4 <HAL_RCC_OscConfig+0x244>)
 8006422:	2201      	movs	r2, #1
 8006424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006426:	f7fe fe7f 	bl	8005128 <HAL_GetTick>
 800642a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800642c:	e008      	b.n	8006440 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800642e:	f7fe fe7b 	bl	8005128 <HAL_GetTick>
 8006432:	4602      	mov	r2, r0
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	2b02      	cmp	r3, #2
 800643a:	d901      	bls.n	8006440 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e1a8      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006440:	4b2b      	ldr	r3, [pc, #172]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0f0      	beq.n	800642e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800644c:	4b28      	ldr	r3, [pc, #160]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	4925      	ldr	r1, [pc, #148]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 800645c:	4313      	orrs	r3, r2
 800645e:	600b      	str	r3, [r1, #0]
 8006460:	e015      	b.n	800648e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006462:	4b24      	ldr	r3, [pc, #144]	@ (80064f4 <HAL_RCC_OscConfig+0x244>)
 8006464:	2200      	movs	r2, #0
 8006466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006468:	f7fe fe5e 	bl	8005128 <HAL_GetTick>
 800646c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800646e:	e008      	b.n	8006482 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006470:	f7fe fe5a 	bl	8005128 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b02      	cmp	r3, #2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e187      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006482:	4b1b      	ldr	r3, [pc, #108]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0302 	and.w	r3, r3, #2
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1f0      	bne.n	8006470 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0308 	and.w	r3, r3, #8
 8006496:	2b00      	cmp	r3, #0
 8006498:	d036      	beq.n	8006508 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d016      	beq.n	80064d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064a2:	4b15      	ldr	r3, [pc, #84]	@ (80064f8 <HAL_RCC_OscConfig+0x248>)
 80064a4:	2201      	movs	r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a8:	f7fe fe3e 	bl	8005128 <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064b0:	f7fe fe3a 	bl	8005128 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e167      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064c2:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <HAL_RCC_OscConfig+0x240>)
 80064c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0f0      	beq.n	80064b0 <HAL_RCC_OscConfig+0x200>
 80064ce:	e01b      	b.n	8006508 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064d0:	4b09      	ldr	r3, [pc, #36]	@ (80064f8 <HAL_RCC_OscConfig+0x248>)
 80064d2:	2200      	movs	r2, #0
 80064d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064d6:	f7fe fe27 	bl	8005128 <HAL_GetTick>
 80064da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064dc:	e00e      	b.n	80064fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064de:	f7fe fe23 	bl	8005128 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d907      	bls.n	80064fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e150      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
 80064f0:	40023800 	.word	0x40023800
 80064f4:	42470000 	.word	0x42470000
 80064f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064fc:	4b88      	ldr	r3, [pc, #544]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80064fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1ea      	bne.n	80064de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 8097 	beq.w	8006644 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006516:	2300      	movs	r3, #0
 8006518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800651a:	4b81      	ldr	r3, [pc, #516]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 800651c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800651e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10f      	bne.n	8006546 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]
 800652a:	4b7d      	ldr	r3, [pc, #500]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 800652c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652e:	4a7c      	ldr	r2, [pc, #496]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006534:	6413      	str	r3, [r2, #64]	@ 0x40
 8006536:	4b7a      	ldr	r3, [pc, #488]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800653e:	60bb      	str	r3, [r7, #8]
 8006540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006542:	2301      	movs	r3, #1
 8006544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006546:	4b77      	ldr	r3, [pc, #476]	@ (8006724 <HAL_RCC_OscConfig+0x474>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800654e:	2b00      	cmp	r3, #0
 8006550:	d118      	bne.n	8006584 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006552:	4b74      	ldr	r3, [pc, #464]	@ (8006724 <HAL_RCC_OscConfig+0x474>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a73      	ldr	r2, [pc, #460]	@ (8006724 <HAL_RCC_OscConfig+0x474>)
 8006558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800655c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800655e:	f7fe fde3 	bl	8005128 <HAL_GetTick>
 8006562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006566:	f7fe fddf 	bl	8005128 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e10c      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006578:	4b6a      	ldr	r3, [pc, #424]	@ (8006724 <HAL_RCC_OscConfig+0x474>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006580:	2b00      	cmp	r3, #0
 8006582:	d0f0      	beq.n	8006566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d106      	bne.n	800659a <HAL_RCC_OscConfig+0x2ea>
 800658c:	4b64      	ldr	r3, [pc, #400]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 800658e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006590:	4a63      	ldr	r2, [pc, #396]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006592:	f043 0301 	orr.w	r3, r3, #1
 8006596:	6713      	str	r3, [r2, #112]	@ 0x70
 8006598:	e01c      	b.n	80065d4 <HAL_RCC_OscConfig+0x324>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	2b05      	cmp	r3, #5
 80065a0:	d10c      	bne.n	80065bc <HAL_RCC_OscConfig+0x30c>
 80065a2:	4b5f      	ldr	r3, [pc, #380]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a6:	4a5e      	ldr	r2, [pc, #376]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065a8:	f043 0304 	orr.w	r3, r3, #4
 80065ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80065ae:	4b5c      	ldr	r3, [pc, #368]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b2:	4a5b      	ldr	r2, [pc, #364]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065b4:	f043 0301 	orr.w	r3, r3, #1
 80065b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80065ba:	e00b      	b.n	80065d4 <HAL_RCC_OscConfig+0x324>
 80065bc:	4b58      	ldr	r3, [pc, #352]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c0:	4a57      	ldr	r2, [pc, #348]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065c2:	f023 0301 	bic.w	r3, r3, #1
 80065c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065c8:	4b55      	ldr	r3, [pc, #340]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065cc:	4a54      	ldr	r2, [pc, #336]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065ce:	f023 0304 	bic.w	r3, r3, #4
 80065d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d015      	beq.n	8006608 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065dc:	f7fe fda4 	bl	8005128 <HAL_GetTick>
 80065e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065e2:	e00a      	b.n	80065fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e4:	f7fe fda0 	bl	8005128 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d901      	bls.n	80065fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e0cb      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065fa:	4b49      	ldr	r3, [pc, #292]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0ee      	beq.n	80065e4 <HAL_RCC_OscConfig+0x334>
 8006606:	e014      	b.n	8006632 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006608:	f7fe fd8e 	bl	8005128 <HAL_GetTick>
 800660c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800660e:	e00a      	b.n	8006626 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006610:	f7fe fd8a 	bl	8005128 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800661e:	4293      	cmp	r3, r2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e0b5      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006626:	4b3e      	ldr	r3, [pc, #248]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1ee      	bne.n	8006610 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006632:	7dfb      	ldrb	r3, [r7, #23]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d105      	bne.n	8006644 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006638:	4b39      	ldr	r3, [pc, #228]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 800663a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663c:	4a38      	ldr	r2, [pc, #224]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 800663e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006642:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 80a1 	beq.w	8006790 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800664e:	4b34      	ldr	r3, [pc, #208]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 030c 	and.w	r3, r3, #12
 8006656:	2b08      	cmp	r3, #8
 8006658:	d05c      	beq.n	8006714 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	2b02      	cmp	r3, #2
 8006660:	d141      	bne.n	80066e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006662:	4b31      	ldr	r3, [pc, #196]	@ (8006728 <HAL_RCC_OscConfig+0x478>)
 8006664:	2200      	movs	r2, #0
 8006666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006668:	f7fe fd5e 	bl	8005128 <HAL_GetTick>
 800666c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800666e:	e008      	b.n	8006682 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006670:	f7fe fd5a 	bl	8005128 <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	2b02      	cmp	r3, #2
 800667c:	d901      	bls.n	8006682 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e087      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006682:	4b27      	ldr	r3, [pc, #156]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1f0      	bne.n	8006670 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69da      	ldr	r2, [r3, #28]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	019b      	lsls	r3, r3, #6
 800669e:	431a      	orrs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a4:	085b      	lsrs	r3, r3, #1
 80066a6:	3b01      	subs	r3, #1
 80066a8:	041b      	lsls	r3, r3, #16
 80066aa:	431a      	orrs	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b0:	061b      	lsls	r3, r3, #24
 80066b2:	491b      	ldr	r1, [pc, #108]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006728 <HAL_RCC_OscConfig+0x478>)
 80066ba:	2201      	movs	r2, #1
 80066bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066be:	f7fe fd33 	bl	8005128 <HAL_GetTick>
 80066c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066c4:	e008      	b.n	80066d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066c6:	f7fe fd2f 	bl	8005128 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d901      	bls.n	80066d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e05c      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066d8:	4b11      	ldr	r3, [pc, #68]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d0f0      	beq.n	80066c6 <HAL_RCC_OscConfig+0x416>
 80066e4:	e054      	b.n	8006790 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066e6:	4b10      	ldr	r3, [pc, #64]	@ (8006728 <HAL_RCC_OscConfig+0x478>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ec:	f7fe fd1c 	bl	8005128 <HAL_GetTick>
 80066f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066f2:	e008      	b.n	8006706 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066f4:	f7fe fd18 	bl	8005128 <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d901      	bls.n	8006706 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e045      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006706:	4b06      	ldr	r3, [pc, #24]	@ (8006720 <HAL_RCC_OscConfig+0x470>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1f0      	bne.n	80066f4 <HAL_RCC_OscConfig+0x444>
 8006712:	e03d      	b.n	8006790 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	699b      	ldr	r3, [r3, #24]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d107      	bne.n	800672c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e038      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
 8006720:	40023800 	.word	0x40023800
 8006724:	40007000 	.word	0x40007000
 8006728:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800672c:	4b1b      	ldr	r3, [pc, #108]	@ (800679c <HAL_RCC_OscConfig+0x4ec>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d028      	beq.n	800678c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006744:	429a      	cmp	r2, r3
 8006746:	d121      	bne.n	800678c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006752:	429a      	cmp	r2, r3
 8006754:	d11a      	bne.n	800678c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800675c:	4013      	ands	r3, r2
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006762:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006764:	4293      	cmp	r3, r2
 8006766:	d111      	bne.n	800678c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006772:	085b      	lsrs	r3, r3, #1
 8006774:	3b01      	subs	r3, #1
 8006776:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006778:	429a      	cmp	r2, r3
 800677a:	d107      	bne.n	800678c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006786:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006788:	429a      	cmp	r2, r3
 800678a:	d001      	beq.n	8006790 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e000      	b.n	8006792 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	3718      	adds	r7, #24
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40023800 	.word	0x40023800

080067a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d101      	bne.n	80067b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e0cc      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067b4:	4b68      	ldr	r3, [pc, #416]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d90c      	bls.n	80067dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067c2:	4b65      	ldr	r3, [pc, #404]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ca:	4b63      	ldr	r3, [pc, #396]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0307 	and.w	r3, r3, #7
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d001      	beq.n	80067dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e0b8      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d020      	beq.n	800682a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d005      	beq.n	8006800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067f4:	4b59      	ldr	r3, [pc, #356]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	4a58      	ldr	r2, [pc, #352]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 80067fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80067fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0308 	and.w	r3, r3, #8
 8006808:	2b00      	cmp	r3, #0
 800680a:	d005      	beq.n	8006818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800680c:	4b53      	ldr	r3, [pc, #332]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	4a52      	ldr	r2, [pc, #328]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006812:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006818:	4b50      	ldr	r3, [pc, #320]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	494d      	ldr	r1, [pc, #308]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006826:	4313      	orrs	r3, r2
 8006828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d044      	beq.n	80068c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d107      	bne.n	800684e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800683e:	4b47      	ldr	r3, [pc, #284]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d119      	bne.n	800687e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e07f      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2b02      	cmp	r3, #2
 8006854:	d003      	beq.n	800685e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800685a:	2b03      	cmp	r3, #3
 800685c:	d107      	bne.n	800686e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800685e:	4b3f      	ldr	r3, [pc, #252]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d109      	bne.n	800687e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e06f      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800686e:	4b3b      	ldr	r3, [pc, #236]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e067      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800687e:	4b37      	ldr	r3, [pc, #220]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f023 0203 	bic.w	r2, r3, #3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	4934      	ldr	r1, [pc, #208]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 800688c:	4313      	orrs	r3, r2
 800688e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006890:	f7fe fc4a 	bl	8005128 <HAL_GetTick>
 8006894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006896:	e00a      	b.n	80068ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006898:	f7fe fc46 	bl	8005128 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e04f      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ae:	4b2b      	ldr	r3, [pc, #172]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f003 020c 	and.w	r2, r3, #12
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	429a      	cmp	r2, r3
 80068be:	d1eb      	bne.n	8006898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80068c0:	4b25      	ldr	r3, [pc, #148]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	683a      	ldr	r2, [r7, #0]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d20c      	bcs.n	80068e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068ce:	4b22      	ldr	r3, [pc, #136]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80068d0:	683a      	ldr	r2, [r7, #0]
 80068d2:	b2d2      	uxtb	r2, r2
 80068d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068d6:	4b20      	ldr	r3, [pc, #128]	@ (8006958 <HAL_RCC_ClockConfig+0x1b8>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0307 	and.w	r3, r3, #7
 80068de:	683a      	ldr	r2, [r7, #0]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d001      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e032      	b.n	800694e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0304 	and.w	r3, r3, #4
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d008      	beq.n	8006906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068f4:	4b19      	ldr	r3, [pc, #100]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	4916      	ldr	r1, [pc, #88]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006902:	4313      	orrs	r3, r2
 8006904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0308 	and.w	r3, r3, #8
 800690e:	2b00      	cmp	r3, #0
 8006910:	d009      	beq.n	8006926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006912:	4b12      	ldr	r3, [pc, #72]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	691b      	ldr	r3, [r3, #16]
 800691e:	00db      	lsls	r3, r3, #3
 8006920:	490e      	ldr	r1, [pc, #56]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 8006922:	4313      	orrs	r3, r2
 8006924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006926:	f000 f821 	bl	800696c <HAL_RCC_GetSysClockFreq>
 800692a:	4602      	mov	r2, r0
 800692c:	4b0b      	ldr	r3, [pc, #44]	@ (800695c <HAL_RCC_ClockConfig+0x1bc>)
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	091b      	lsrs	r3, r3, #4
 8006932:	f003 030f 	and.w	r3, r3, #15
 8006936:	490a      	ldr	r1, [pc, #40]	@ (8006960 <HAL_RCC_ClockConfig+0x1c0>)
 8006938:	5ccb      	ldrb	r3, [r1, r3]
 800693a:	fa22 f303 	lsr.w	r3, r2, r3
 800693e:	4a09      	ldr	r2, [pc, #36]	@ (8006964 <HAL_RCC_ClockConfig+0x1c4>)
 8006940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006942:	4b09      	ldr	r3, [pc, #36]	@ (8006968 <HAL_RCC_ClockConfig+0x1c8>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4618      	mov	r0, r3
 8006948:	f7fe fbaa 	bl	80050a0 <HAL_InitTick>

  return HAL_OK;
 800694c:	2300      	movs	r3, #0
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	40023c00 	.word	0x40023c00
 800695c:	40023800 	.word	0x40023800
 8006960:	0800ec20 	.word	0x0800ec20
 8006964:	20000020 	.word	0x20000020
 8006968:	20000024 	.word	0x20000024

0800696c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800696c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006970:	b090      	sub	sp, #64	@ 0x40
 8006972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006978:	2300      	movs	r3, #0
 800697a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800697c:	2300      	movs	r3, #0
 800697e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006980:	2300      	movs	r3, #0
 8006982:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006984:	4b59      	ldr	r3, [pc, #356]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 030c 	and.w	r3, r3, #12
 800698c:	2b08      	cmp	r3, #8
 800698e:	d00d      	beq.n	80069ac <HAL_RCC_GetSysClockFreq+0x40>
 8006990:	2b08      	cmp	r3, #8
 8006992:	f200 80a1 	bhi.w	8006ad8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <HAL_RCC_GetSysClockFreq+0x34>
 800699a:	2b04      	cmp	r3, #4
 800699c:	d003      	beq.n	80069a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800699e:	e09b      	b.n	8006ad8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069a0:	4b53      	ldr	r3, [pc, #332]	@ (8006af0 <HAL_RCC_GetSysClockFreq+0x184>)
 80069a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069a4:	e09b      	b.n	8006ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069a6:	4b53      	ldr	r3, [pc, #332]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80069a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069aa:	e098      	b.n	8006ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80069ac:	4b4f      	ldr	r3, [pc, #316]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80069b6:	4b4d      	ldr	r3, [pc, #308]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d028      	beq.n	8006a14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069c2:	4b4a      	ldr	r3, [pc, #296]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	099b      	lsrs	r3, r3, #6
 80069c8:	2200      	movs	r2, #0
 80069ca:	623b      	str	r3, [r7, #32]
 80069cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80069d4:	2100      	movs	r1, #0
 80069d6:	4b47      	ldr	r3, [pc, #284]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80069d8:	fb03 f201 	mul.w	r2, r3, r1
 80069dc:	2300      	movs	r3, #0
 80069de:	fb00 f303 	mul.w	r3, r0, r3
 80069e2:	4413      	add	r3, r2
 80069e4:	4a43      	ldr	r2, [pc, #268]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80069e6:	fba0 1202 	umull	r1, r2, r0, r2
 80069ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069ec:	460a      	mov	r2, r1
 80069ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 80069f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069f2:	4413      	add	r3, r2
 80069f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069f8:	2200      	movs	r2, #0
 80069fa:	61bb      	str	r3, [r7, #24]
 80069fc:	61fa      	str	r2, [r7, #28]
 80069fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006a06:	f7fa f8e7 	bl	8000bd8 <__aeabi_uldivmod>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	4613      	mov	r3, r2
 8006a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a12:	e053      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a14:	4b35      	ldr	r3, [pc, #212]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	099b      	lsrs	r3, r3, #6
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	613b      	str	r3, [r7, #16]
 8006a1e:	617a      	str	r2, [r7, #20]
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006a26:	f04f 0b00 	mov.w	fp, #0
 8006a2a:	4652      	mov	r2, sl
 8006a2c:	465b      	mov	r3, fp
 8006a2e:	f04f 0000 	mov.w	r0, #0
 8006a32:	f04f 0100 	mov.w	r1, #0
 8006a36:	0159      	lsls	r1, r3, #5
 8006a38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a3c:	0150      	lsls	r0, r2, #5
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	ebb2 080a 	subs.w	r8, r2, sl
 8006a46:	eb63 090b 	sbc.w	r9, r3, fp
 8006a4a:	f04f 0200 	mov.w	r2, #0
 8006a4e:	f04f 0300 	mov.w	r3, #0
 8006a52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006a56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006a5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006a5e:	ebb2 0408 	subs.w	r4, r2, r8
 8006a62:	eb63 0509 	sbc.w	r5, r3, r9
 8006a66:	f04f 0200 	mov.w	r2, #0
 8006a6a:	f04f 0300 	mov.w	r3, #0
 8006a6e:	00eb      	lsls	r3, r5, #3
 8006a70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a74:	00e2      	lsls	r2, r4, #3
 8006a76:	4614      	mov	r4, r2
 8006a78:	461d      	mov	r5, r3
 8006a7a:	eb14 030a 	adds.w	r3, r4, sl
 8006a7e:	603b      	str	r3, [r7, #0]
 8006a80:	eb45 030b 	adc.w	r3, r5, fp
 8006a84:	607b      	str	r3, [r7, #4]
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	f04f 0300 	mov.w	r3, #0
 8006a8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a92:	4629      	mov	r1, r5
 8006a94:	028b      	lsls	r3, r1, #10
 8006a96:	4621      	mov	r1, r4
 8006a98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	028a      	lsls	r2, r1, #10
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	60bb      	str	r3, [r7, #8]
 8006aaa:	60fa      	str	r2, [r7, #12]
 8006aac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ab0:	f7fa f892 	bl	8000bd8 <__aeabi_uldivmod>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4613      	mov	r3, r2
 8006aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006abc:	4b0b      	ldr	r3, [pc, #44]	@ (8006aec <HAL_RCC_GetSysClockFreq+0x180>)
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	0c1b      	lsrs	r3, r3, #16
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006acc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ad6:	e002      	b.n	8006ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006ada:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006adc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3740      	adds	r7, #64	@ 0x40
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aea:	bf00      	nop
 8006aec:	40023800 	.word	0x40023800
 8006af0:	00f42400 	.word	0x00f42400
 8006af4:	017d7840 	.word	0x017d7840

08006af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006afc:	4b03      	ldr	r3, [pc, #12]	@ (8006b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8006afe:	681b      	ldr	r3, [r3, #0]
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	20000020 	.word	0x20000020

08006b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b14:	f7ff fff0 	bl	8006af8 <HAL_RCC_GetHCLKFreq>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	4b05      	ldr	r3, [pc, #20]	@ (8006b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	0a9b      	lsrs	r3, r3, #10
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	4903      	ldr	r1, [pc, #12]	@ (8006b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b26:	5ccb      	ldrb	r3, [r1, r3]
 8006b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	40023800 	.word	0x40023800
 8006b34:	0800ec30 	.word	0x0800ec30

08006b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b3c:	f7ff ffdc 	bl	8006af8 <HAL_RCC_GetHCLKFreq>
 8006b40:	4602      	mov	r2, r0
 8006b42:	4b05      	ldr	r3, [pc, #20]	@ (8006b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	0b5b      	lsrs	r3, r3, #13
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	4903      	ldr	r1, [pc, #12]	@ (8006b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b4e:	5ccb      	ldrb	r3, [r1, r3]
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	40023800 	.word	0x40023800
 8006b5c:	0800ec30 	.word	0x0800ec30

08006b60 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d105      	bne.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d035      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b88:	4b67      	ldr	r3, [pc, #412]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b8e:	f7fe facb 	bl	8005128 <HAL_GetTick>
 8006b92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b94:	e008      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b96:	f7fe fac7 	bl	8005128 <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d901      	bls.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e0ba      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ba8:	4b60      	ldr	r3, [pc, #384]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1f0      	bne.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	019a      	lsls	r2, r3, #6
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	071b      	lsls	r3, r3, #28
 8006bc0:	495a      	ldr	r1, [pc, #360]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006bc8:	4b57      	ldr	r3, [pc, #348]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006bca:	2201      	movs	r2, #1
 8006bcc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006bce:	f7fe faab 	bl	8005128 <HAL_GetTick>
 8006bd2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006bd4:	e008      	b.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006bd6:	f7fe faa7 	bl	8005128 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d901      	bls.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006be4:	2303      	movs	r3, #3
 8006be6:	e09a      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006be8:	4b50      	ldr	r3, [pc, #320]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d0f0      	beq.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0302 	and.w	r3, r3, #2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 8083 	beq.w	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
 8006c06:	4b49      	ldr	r3, [pc, #292]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c0a:	4a48      	ldr	r2, [pc, #288]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c12:	4b46      	ldr	r3, [pc, #280]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c1e:	4b44      	ldr	r3, [pc, #272]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a43      	ldr	r2, [pc, #268]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c28:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c2a:	f7fe fa7d 	bl	8005128 <HAL_GetTick>
 8006c2e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c30:	e008      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c32:	f7fe fa79 	bl	8005128 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e06c      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c44:	4b3a      	ldr	r3, [pc, #232]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c50:	4b36      	ldr	r3, [pc, #216]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c58:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d02f      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d028      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c76:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c78:	4b2e      	ldr	r3, [pc, #184]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c84:	4a29      	ldr	r2, [pc, #164]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c8a:	4b28      	ldr	r3, [pc, #160]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d114      	bne.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c96:	f7fe fa47 	bl	8005128 <HAL_GetTick>
 8006c9a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c9c:	e00a      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c9e:	f7fe fa43 	bl	8005128 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d901      	bls.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e034      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d0ee      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ccc:	d10d      	bne.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006cce:	4b17      	ldr	r3, [pc, #92]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006cde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce2:	4912      	ldr	r1, [pc, #72]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	608b      	str	r3, [r1, #8]
 8006ce8:	e005      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006cea:	4b10      	ldr	r3, [pc, #64]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	4a0f      	ldr	r2, [pc, #60]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cf0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006cf4:	6093      	str	r3, [r2, #8]
 8006cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cf8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d02:	490a      	ldr	r1, [pc, #40]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0308 	and.w	r3, r3, #8
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	7c1a      	ldrb	r2, [r3, #16]
 8006d18:	4b07      	ldr	r3, [pc, #28]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006d1a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3718      	adds	r7, #24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	42470068 	.word	0x42470068
 8006d2c:	40023800 	.word	0x40023800
 8006d30:	40007000 	.word	0x40007000
 8006d34:	42470e40 	.word	0x42470e40
 8006d38:	424711e0 	.word	0x424711e0

08006d3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e073      	b.n	8006e36 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	7f5b      	ldrb	r3, [r3, #29]
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7fd fec2 	bl	8004ae8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2202      	movs	r2, #2
 8006d68:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f003 0310 	and.w	r3, r3, #16
 8006d74:	2b10      	cmp	r3, #16
 8006d76:	d055      	beq.n	8006e24 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	22ca      	movs	r2, #202	@ 0xca
 8006d7e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2253      	movs	r2, #83	@ 0x53
 8006d86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 fb31 	bl	80073f0 <RTC_EnterInitMode>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d12c      	bne.n	8006df2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006daa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6899      	ldr	r1, [r3, #8]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685a      	ldr	r2, [r3, #4]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	430a      	orrs	r2, r1
 8006dc8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	68d2      	ldr	r2, [r2, #12]
 8006dd2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6919      	ldr	r1, [r3, #16]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	041a      	lsls	r2, r3, #16
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fb38 	bl	800745e <RTC_ExitInitMode>
 8006dee:	4603      	mov	r3, r0
 8006df0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006df2:	7bfb      	ldrb	r3, [r7, #15]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d110      	bne.n	8006e1a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006e06:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	699a      	ldr	r2, [r3, #24]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	22ff      	movs	r2, #255	@ 0xff
 8006e20:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e22:	e001      	b.n	8006e28 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d102      	bne.n	8006e34 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e3e:	b590      	push	{r4, r7, lr}
 8006e40:	b087      	sub	sp, #28
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	60f8      	str	r0, [r7, #12]
 8006e46:	60b9      	str	r1, [r7, #8]
 8006e48:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	7f1b      	ldrb	r3, [r3, #28]
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d101      	bne.n	8006e5a <HAL_RTC_SetTime+0x1c>
 8006e56:	2302      	movs	r3, #2
 8006e58:	e087      	b.n	8006f6a <HAL_RTC_SetTime+0x12c>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2202      	movs	r2, #2
 8006e64:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d126      	bne.n	8006eba <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fb0f 	bl	80074a8 <RTC_ByteToBcd2>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	785b      	ldrb	r3, [r3, #1]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 fb08 	bl	80074a8 <RTC_ByteToBcd2>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006e9c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	789b      	ldrb	r3, [r3, #2]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fb00 	bl	80074a8 <RTC_ByteToBcd2>
 8006ea8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006eaa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	78db      	ldrb	r3, [r3, #3]
 8006eb2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	617b      	str	r3, [r7, #20]
 8006eb8:	e018      	b.n	8006eec <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d102      	bne.n	8006ece <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	785b      	ldrb	r3, [r3, #1]
 8006ed8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006eda:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006ee0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	78db      	ldrb	r3, [r3, #3]
 8006ee6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	22ca      	movs	r2, #202	@ 0xca
 8006ef2:	625a      	str	r2, [r3, #36]	@ 0x24
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2253      	movs	r2, #83	@ 0x53
 8006efa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 fa77 	bl	80073f0 <RTC_EnterInitMode>
 8006f02:	4603      	mov	r3, r0
 8006f04:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006f06:	7cfb      	ldrb	r3, [r7, #19]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d120      	bne.n	8006f4e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006f16:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006f1a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689a      	ldr	r2, [r3, #8]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006f2a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6899      	ldr	r1, [r3, #8]
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	68da      	ldr	r2, [r3, #12]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	430a      	orrs	r2, r1
 8006f42:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f000 fa8a 	bl	800745e <RTC_ExitInitMode>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006f4e:	7cfb      	ldrb	r3, [r7, #19]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d102      	bne.n	8006f5a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2201      	movs	r2, #1
 8006f58:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	22ff      	movs	r2, #255	@ 0xff
 8006f60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	771a      	strb	r2, [r3, #28]

  return status;
 8006f68:	7cfb      	ldrb	r3, [r7, #19]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd90      	pop	{r4, r7, pc}

08006f72 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006f72:	b590      	push	{r4, r7, lr}
 8006f74:	b087      	sub	sp, #28
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	60f8      	str	r0, [r7, #12]
 8006f7a:	60b9      	str	r1, [r7, #8]
 8006f7c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	7f1b      	ldrb	r3, [r3, #28]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d101      	bne.n	8006f8e <HAL_RTC_SetDate+0x1c>
 8006f8a:	2302      	movs	r3, #2
 8006f8c:	e071      	b.n	8007072 <HAL_RTC_SetDate+0x100>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2201      	movs	r2, #1
 8006f92:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2202      	movs	r2, #2
 8006f98:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10e      	bne.n	8006fbe <HAL_RTC_SetDate+0x4c>
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	785b      	ldrb	r3, [r3, #1]
 8006fa4:	f003 0310 	and.w	r3, r3, #16
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d008      	beq.n	8006fbe <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	785b      	ldrb	r3, [r3, #1]
 8006fb0:	f023 0310 	bic.w	r3, r3, #16
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	330a      	adds	r3, #10
 8006fb8:	b2da      	uxtb	r2, r3
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d11c      	bne.n	8006ffe <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	78db      	ldrb	r3, [r3, #3]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 fa6d 	bl	80074a8 <RTC_ByteToBcd2>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	785b      	ldrb	r3, [r3, #1]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f000 fa66 	bl	80074a8 <RTC_ByteToBcd2>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006fe0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	789b      	ldrb	r3, [r3, #2]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 fa5e 	bl	80074a8 <RTC_ByteToBcd2>
 8006fec:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006fee:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	e00e      	b.n	800701c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	78db      	ldrb	r3, [r3, #3]
 8007002:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	785b      	ldrb	r3, [r3, #1]
 8007008:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800700a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007010:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007018:	4313      	orrs	r3, r2
 800701a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	22ca      	movs	r2, #202	@ 0xca
 8007022:	625a      	str	r2, [r3, #36]	@ 0x24
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2253      	movs	r2, #83	@ 0x53
 800702a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 f9df 	bl	80073f0 <RTC_EnterInitMode>
 8007032:	4603      	mov	r3, r0
 8007034:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007036:	7cfb      	ldrb	r3, [r7, #19]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10c      	bne.n	8007056 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007046:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800704a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f000 fa06 	bl	800745e <RTC_ExitInitMode>
 8007052:	4603      	mov	r3, r0
 8007054:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007056:	7cfb      	ldrb	r3, [r7, #19]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d102      	bne.n	8007062 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2201      	movs	r2, #1
 8007060:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	22ff      	movs	r2, #255	@ 0xff
 8007068:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	771a      	strb	r2, [r3, #28]

  return status;
 8007070:	7cfb      	ldrb	r3, [r7, #19]
}
 8007072:	4618      	mov	r0, r3
 8007074:	371c      	adds	r7, #28
 8007076:	46bd      	mov	sp, r7
 8007078:	bd90      	pop	{r4, r7, pc}
	...

0800707c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800707c:	b590      	push	{r4, r7, lr}
 800707e:	b089      	sub	sp, #36	@ 0x24
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007088:	4b9b      	ldr	r3, [pc, #620]	@ (80072f8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a9b      	ldr	r2, [pc, #620]	@ (80072fc <HAL_RTC_SetAlarm_IT+0x280>)
 800708e:	fba2 2303 	umull	r2, r3, r2, r3
 8007092:	0adb      	lsrs	r3, r3, #11
 8007094:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007098:	fb02 f303 	mul.w	r3, r2, r3
 800709c:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80070a2:	2300      	movs	r3, #0
 80070a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	7f1b      	ldrb	r3, [r3, #28]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d101      	bne.n	80070b2 <HAL_RTC_SetAlarm_IT+0x36>
 80070ae:	2302      	movs	r3, #2
 80070b0:	e11e      	b.n	80072f0 <HAL_RTC_SetAlarm_IT+0x274>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2202      	movs	r2, #2
 80070bc:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d137      	bne.n	8007134 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2200      	movs	r2, #0
 80070d6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	4618      	mov	r0, r3
 80070de:	f000 f9e3 	bl	80074a8 <RTC_ByteToBcd2>
 80070e2:	4603      	mov	r3, r0
 80070e4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	785b      	ldrb	r3, [r3, #1]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f000 f9dc 	bl	80074a8 <RTC_ByteToBcd2>
 80070f0:	4603      	mov	r3, r0
 80070f2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80070f4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	789b      	ldrb	r3, [r3, #2]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f000 f9d4 	bl	80074a8 <RTC_ByteToBcd2>
 8007100:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007102:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	78db      	ldrb	r3, [r3, #3]
 800710a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800710c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007116:	4618      	mov	r0, r3
 8007118:	f000 f9c6 	bl	80074a8 <RTC_ByteToBcd2>
 800711c:	4603      	mov	r3, r0
 800711e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007120:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007128:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800712e:	4313      	orrs	r3, r2
 8007130:	61fb      	str	r3, [r7, #28]
 8007132:	e023      	b.n	800717c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800713e:	2b00      	cmp	r3, #0
 8007140:	d102      	bne.n	8007148 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	2200      	movs	r2, #0
 8007146:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	785b      	ldrb	r3, [r3, #1]
 8007152:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007154:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800715a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	78db      	ldrb	r3, [r3, #3]
 8007160:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8007162:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800716a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800716c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8007172:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007178:	4313      	orrs	r3, r2
 800717a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8007184:	4313      	orrs	r3, r2
 8007186:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	22ca      	movs	r2, #202	@ 0xca
 800718e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2253      	movs	r2, #83	@ 0x53
 8007196:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071a0:	d142      	bne.n	8007228 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689a      	ldr	r2, [r3, #8]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071b0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	b2da      	uxtb	r2, r3
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80071c2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10b      	bne.n	80071e8 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	22ff      	movs	r2, #255	@ 0xff
 80071d6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2203      	movs	r2, #3
 80071dc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e083      	b.n	80072f0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d0e6      	beq.n	80071c4 <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	69fa      	ldr	r2, [r7, #28]
 80071fc:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689a      	ldr	r2, [r3, #8]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007214:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007224:	609a      	str	r2, [r3, #8]
 8007226:	e04c      	b.n	80072c2 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689a      	ldr	r2, [r3, #8]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007236:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	b2da      	uxtb	r2, r3
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007248:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800724a:	4b2b      	ldr	r3, [pc, #172]	@ (80072f8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a2b      	ldr	r2, [pc, #172]	@ (80072fc <HAL_RTC_SetAlarm_IT+0x280>)
 8007250:	fba2 2303 	umull	r2, r3, r2, r3
 8007254:	0adb      	lsrs	r3, r3, #11
 8007256:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800725a:	fb02 f303 	mul.w	r3, r2, r3
 800725e:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	3b01      	subs	r3, #1
 8007264:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10b      	bne.n	8007284 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	22ff      	movs	r2, #255	@ 0xff
 8007272:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2203      	movs	r2, #3
 8007278:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e035      	b.n	80072f0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0e6      	beq.n	8007260 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69fa      	ldr	r2, [r7, #28]
 8007298:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689a      	ldr	r2, [r3, #8]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072b0:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	689a      	ldr	r2, [r3, #8]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80072c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007300 <HAL_RTC_SetAlarm_IT+0x284>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007300 <HAL_RTC_SetAlarm_IT+0x284>)
 80072c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072cc:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80072ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007300 <HAL_RTC_SetAlarm_IT+0x284>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	4a0b      	ldr	r2, [pc, #44]	@ (8007300 <HAL_RTC_SetAlarm_IT+0x284>)
 80072d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072d8:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	22ff      	movs	r2, #255	@ 0xff
 80072e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3724      	adds	r7, #36	@ 0x24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd90      	pop	{r4, r7, pc}
 80072f8:	20000020 	.word	0x20000020
 80072fc:	10624dd3 	.word	0x10624dd3
 8007300:	40013c00 	.word	0x40013c00

08007304 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800730c:	4b1f      	ldr	r3, [pc, #124]	@ (800738c <HAL_RTC_AlarmIRQHandler+0x88>)
 800730e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007312:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800731e:	2b00      	cmp	r3, #0
 8007320:	d012      	beq.n	8007348 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00b      	beq.n	8007348 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	b2da      	uxtb	r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007340:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f824 	bl	8007390 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d012      	beq.n	800737c <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00b      	beq.n	800737c <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	b2da      	uxtb	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007374:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f8b4 	bl	80074e4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	775a      	strb	r2, [r3, #29]
}
 8007382:	bf00      	nop
 8007384:	3708      	adds	r7, #8
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	40013c00 	.word	0x40013c00

08007390 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073ac:	2300      	movs	r3, #0
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a0d      	ldr	r2, [pc, #52]	@ (80073ec <HAL_RTC_WaitForSynchro+0x48>)
 80073b6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073b8:	f7fd feb6 	bl	8005128 <HAL_GetTick>
 80073bc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073be:	e009      	b.n	80073d4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80073c0:	f7fd feb2 	bl	8005128 <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073ce:	d901      	bls.n	80073d4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e007      	b.n	80073e4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	f003 0320 	and.w	r3, r3, #32
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0ee      	beq.n	80073c0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	00013f5f 	.word	0x00013f5f

080073f0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073f8:	2300      	movs	r3, #0
 80073fa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740a:	2b00      	cmp	r3, #0
 800740c:	d122      	bne.n	8007454 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68da      	ldr	r2, [r3, #12]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800741c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800741e:	f7fd fe83 	bl	8005128 <HAL_GetTick>
 8007422:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007424:	e00c      	b.n	8007440 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007426:	f7fd fe7f 	bl	8005128 <HAL_GetTick>
 800742a:	4602      	mov	r2, r0
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007434:	d904      	bls.n	8007440 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2204      	movs	r2, #4
 800743a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744a:	2b00      	cmp	r3, #0
 800744c:	d102      	bne.n	8007454 <RTC_EnterInitMode+0x64>
 800744e:	7bfb      	ldrb	r3, [r7, #15]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d1e8      	bne.n	8007426 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007454:	7bfb      	ldrb	r3, [r7, #15]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007466:	2300      	movs	r3, #0
 8007468:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68da      	ldr	r2, [r3, #12]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007478:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 0320 	and.w	r3, r3, #32
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10a      	bne.n	800749e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7ff ff8b 	bl	80073a4 <HAL_RTC_WaitForSynchro>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d004      	beq.n	800749e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2204      	movs	r2, #4
 8007498:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800749e:	7bfb      	ldrb	r3, [r7, #15]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	4603      	mov	r3, r0
 80074b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80074b6:	e005      	b.n	80074c4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3301      	adds	r3, #1
 80074bc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80074be:	79fb      	ldrb	r3, [r7, #7]
 80074c0:	3b0a      	subs	r3, #10
 80074c2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80074c4:	79fb      	ldrb	r3, [r7, #7]
 80074c6:	2b09      	cmp	r3, #9
 80074c8:	d8f6      	bhi.n	80074b8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	011b      	lsls	r3, r3, #4
 80074d0:	b2da      	uxtb	r2, r3
 80074d2:	79fb      	ldrb	r3, [r7, #7]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	b2db      	uxtb	r3, r3
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b082      	sub	sp, #8
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e041      	b.n	800758e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d106      	bne.n	8007524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7fd fb16 	bl	8004b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	3304      	adds	r3, #4
 8007534:	4619      	mov	r1, r3
 8007536:	4610      	mov	r0, r2
 8007538:	f000 fe7e 	bl	8008238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3708      	adds	r7, #8
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d001      	beq.n	80075b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e03c      	b.n	800762a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a1e      	ldr	r2, [pc, #120]	@ (8007638 <HAL_TIM_Base_Start+0xa0>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d018      	beq.n	80075f4 <HAL_TIM_Base_Start+0x5c>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ca:	d013      	beq.n	80075f4 <HAL_TIM_Base_Start+0x5c>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a1a      	ldr	r2, [pc, #104]	@ (800763c <HAL_TIM_Base_Start+0xa4>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d00e      	beq.n	80075f4 <HAL_TIM_Base_Start+0x5c>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a19      	ldr	r2, [pc, #100]	@ (8007640 <HAL_TIM_Base_Start+0xa8>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d009      	beq.n	80075f4 <HAL_TIM_Base_Start+0x5c>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a17      	ldr	r2, [pc, #92]	@ (8007644 <HAL_TIM_Base_Start+0xac>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d004      	beq.n	80075f4 <HAL_TIM_Base_Start+0x5c>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a16      	ldr	r2, [pc, #88]	@ (8007648 <HAL_TIM_Base_Start+0xb0>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d111      	bne.n	8007618 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f003 0307 	and.w	r3, r3, #7
 80075fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2b06      	cmp	r3, #6
 8007604:	d010      	beq.n	8007628 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f042 0201 	orr.w	r2, r2, #1
 8007614:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007616:	e007      	b.n	8007628 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f042 0201 	orr.w	r2, r2, #1
 8007626:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3714      	adds	r7, #20
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40010000 	.word	0x40010000
 800763c:	40000400 	.word	0x40000400
 8007640:	40000800 	.word	0x40000800
 8007644:	40000c00 	.word	0x40000c00
 8007648:	40014000 	.word	0x40014000

0800764c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e041      	b.n	80076e2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b00      	cmp	r3, #0
 8007668:	d106      	bne.n	8007678 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7fd fad0 	bl	8004c18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	3304      	adds	r3, #4
 8007688:	4619      	mov	r1, r3
 800768a:	4610      	mov	r0, r2
 800768c:	f000 fdd4 	bl	8008238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3708      	adds	r7, #8
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
	...

080076ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d109      	bne.n	8007710 <HAL_TIM_PWM_Start+0x24>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b01      	cmp	r3, #1
 8007706:	bf14      	ite	ne
 8007708:	2301      	movne	r3, #1
 800770a:	2300      	moveq	r3, #0
 800770c:	b2db      	uxtb	r3, r3
 800770e:	e022      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b04      	cmp	r3, #4
 8007714:	d109      	bne.n	800772a <HAL_TIM_PWM_Start+0x3e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b01      	cmp	r3, #1
 8007720:	bf14      	ite	ne
 8007722:	2301      	movne	r3, #1
 8007724:	2300      	moveq	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	e015      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b08      	cmp	r3, #8
 800772e:	d109      	bne.n	8007744 <HAL_TIM_PWM_Start+0x58>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b01      	cmp	r3, #1
 800773a:	bf14      	ite	ne
 800773c:	2301      	movne	r3, #1
 800773e:	2300      	moveq	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e008      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b01      	cmp	r3, #1
 800774e:	bf14      	ite	ne
 8007750:	2301      	movne	r3, #1
 8007752:	2300      	moveq	r3, #0
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e068      	b.n	8007830 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d104      	bne.n	800776e <HAL_TIM_PWM_Start+0x82>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800776c:	e013      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d104      	bne.n	800777e <HAL_TIM_PWM_Start+0x92>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800777c:	e00b      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	2b08      	cmp	r3, #8
 8007782:	d104      	bne.n	800778e <HAL_TIM_PWM_Start+0xa2>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800778c:	e003      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2202      	movs	r2, #2
 8007792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2201      	movs	r2, #1
 800779c:	6839      	ldr	r1, [r7, #0]
 800779e:	4618      	mov	r0, r3
 80077a0:	f001 f914 	bl	80089cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a23      	ldr	r2, [pc, #140]	@ (8007838 <HAL_TIM_PWM_Start+0x14c>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d107      	bne.n	80077be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007838 <HAL_TIM_PWM_Start+0x14c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d018      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077d0:	d013      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a19      	ldr	r2, [pc, #100]	@ (800783c <HAL_TIM_PWM_Start+0x150>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d00e      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a17      	ldr	r2, [pc, #92]	@ (8007840 <HAL_TIM_PWM_Start+0x154>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d009      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a16      	ldr	r2, [pc, #88]	@ (8007844 <HAL_TIM_PWM_Start+0x158>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d004      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a14      	ldr	r2, [pc, #80]	@ (8007848 <HAL_TIM_PWM_Start+0x15c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d111      	bne.n	800781e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2b06      	cmp	r3, #6
 800780a:	d010      	beq.n	800782e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0201 	orr.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800781c:	e007      	b.n	800782e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f042 0201 	orr.w	r2, r2, #1
 800782c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	40010000 	.word	0x40010000
 800783c:	40000400 	.word	0x40000400
 8007840:	40000800 	.word	0x40000800
 8007844:	40000c00 	.word	0x40000c00
 8007848:	40014000 	.word	0x40014000

0800784c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e041      	b.n	80078e2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d106      	bne.n	8007878 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f839 	bl	80078ea <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3304      	adds	r3, #4
 8007888:	4619      	mov	r1, r3
 800788a:	4610      	mov	r0, r2
 800788c:	f000 fcd4 	bl	8008238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80078f2:	bf00      	nop
 80078f4:	370c      	adds	r7, #12
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
	...

08007900 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <HAL_TIM_IC_Start_IT+0x1e>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800791a:	b2db      	uxtb	r3, r3
 800791c:	e013      	b.n	8007946 <HAL_TIM_IC_Start_IT+0x46>
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	2b04      	cmp	r3, #4
 8007922:	d104      	bne.n	800792e <HAL_TIM_IC_Start_IT+0x2e>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800792a:	b2db      	uxtb	r3, r3
 800792c:	e00b      	b.n	8007946 <HAL_TIM_IC_Start_IT+0x46>
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	2b08      	cmp	r3, #8
 8007932:	d104      	bne.n	800793e <HAL_TIM_IC_Start_IT+0x3e>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800793a:	b2db      	uxtb	r3, r3
 800793c:	e003      	b.n	8007946 <HAL_TIM_IC_Start_IT+0x46>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007944:	b2db      	uxtb	r3, r3
 8007946:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d104      	bne.n	8007958 <HAL_TIM_IC_Start_IT+0x58>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007954:	b2db      	uxtb	r3, r3
 8007956:	e013      	b.n	8007980 <HAL_TIM_IC_Start_IT+0x80>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b04      	cmp	r3, #4
 800795c:	d104      	bne.n	8007968 <HAL_TIM_IC_Start_IT+0x68>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007964:	b2db      	uxtb	r3, r3
 8007966:	e00b      	b.n	8007980 <HAL_TIM_IC_Start_IT+0x80>
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2b08      	cmp	r3, #8
 800796c:	d104      	bne.n	8007978 <HAL_TIM_IC_Start_IT+0x78>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007974:	b2db      	uxtb	r3, r3
 8007976:	e003      	b.n	8007980 <HAL_TIM_IC_Start_IT+0x80>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800797e:	b2db      	uxtb	r3, r3
 8007980:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007982:	7bbb      	ldrb	r3, [r7, #14]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d102      	bne.n	800798e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007988:	7b7b      	ldrb	r3, [r7, #13]
 800798a:	2b01      	cmp	r3, #1
 800798c:	d001      	beq.n	8007992 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	e0c2      	b.n	8007b18 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d104      	bne.n	80079a2 <HAL_TIM_IC_Start_IT+0xa2>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2202      	movs	r2, #2
 800799c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079a0:	e013      	b.n	80079ca <HAL_TIM_IC_Start_IT+0xca>
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b04      	cmp	r3, #4
 80079a6:	d104      	bne.n	80079b2 <HAL_TIM_IC_Start_IT+0xb2>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079b0:	e00b      	b.n	80079ca <HAL_TIM_IC_Start_IT+0xca>
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d104      	bne.n	80079c2 <HAL_TIM_IC_Start_IT+0xc2>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2202      	movs	r2, #2
 80079bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079c0:	e003      	b.n	80079ca <HAL_TIM_IC_Start_IT+0xca>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2202      	movs	r2, #2
 80079c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d104      	bne.n	80079da <HAL_TIM_IC_Start_IT+0xda>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079d8:	e013      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0x102>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b04      	cmp	r3, #4
 80079de:	d104      	bne.n	80079ea <HAL_TIM_IC_Start_IT+0xea>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80079e8:	e00b      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0x102>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d104      	bne.n	80079fa <HAL_TIM_IC_Start_IT+0xfa>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079f8:	e003      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0x102>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2202      	movs	r2, #2
 80079fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b0c      	cmp	r3, #12
 8007a06:	d841      	bhi.n	8007a8c <HAL_TIM_IC_Start_IT+0x18c>
 8007a08:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <HAL_TIM_IC_Start_IT+0x110>)
 8007a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0e:	bf00      	nop
 8007a10:	08007a45 	.word	0x08007a45
 8007a14:	08007a8d 	.word	0x08007a8d
 8007a18:	08007a8d 	.word	0x08007a8d
 8007a1c:	08007a8d 	.word	0x08007a8d
 8007a20:	08007a57 	.word	0x08007a57
 8007a24:	08007a8d 	.word	0x08007a8d
 8007a28:	08007a8d 	.word	0x08007a8d
 8007a2c:	08007a8d 	.word	0x08007a8d
 8007a30:	08007a69 	.word	0x08007a69
 8007a34:	08007a8d 	.word	0x08007a8d
 8007a38:	08007a8d 	.word	0x08007a8d
 8007a3c:	08007a8d 	.word	0x08007a8d
 8007a40:	08007a7b 	.word	0x08007a7b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68da      	ldr	r2, [r3, #12]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f042 0202 	orr.w	r2, r2, #2
 8007a52:	60da      	str	r2, [r3, #12]
      break;
 8007a54:	e01d      	b.n	8007a92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68da      	ldr	r2, [r3, #12]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 0204 	orr.w	r2, r2, #4
 8007a64:	60da      	str	r2, [r3, #12]
      break;
 8007a66:	e014      	b.n	8007a92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68da      	ldr	r2, [r3, #12]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f042 0208 	orr.w	r2, r2, #8
 8007a76:	60da      	str	r2, [r3, #12]
      break;
 8007a78:	e00b      	b.n	8007a92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68da      	ldr	r2, [r3, #12]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f042 0210 	orr.w	r2, r2, #16
 8007a88:	60da      	str	r2, [r3, #12]
      break;
 8007a8a:	e002      	b.n	8007a92 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a90:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a92:	7bfb      	ldrb	r3, [r7, #15]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d13e      	bne.n	8007b16 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	6839      	ldr	r1, [r7, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 ff93 	bl	80089cc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a1d      	ldr	r2, [pc, #116]	@ (8007b20 <HAL_TIM_IC_Start_IT+0x220>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d018      	beq.n	8007ae2 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ab8:	d013      	beq.n	8007ae2 <HAL_TIM_IC_Start_IT+0x1e2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a19      	ldr	r2, [pc, #100]	@ (8007b24 <HAL_TIM_IC_Start_IT+0x224>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d00e      	beq.n	8007ae2 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a17      	ldr	r2, [pc, #92]	@ (8007b28 <HAL_TIM_IC_Start_IT+0x228>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d009      	beq.n	8007ae2 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a16      	ldr	r2, [pc, #88]	@ (8007b2c <HAL_TIM_IC_Start_IT+0x22c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d004      	beq.n	8007ae2 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a14      	ldr	r2, [pc, #80]	@ (8007b30 <HAL_TIM_IC_Start_IT+0x230>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d111      	bne.n	8007b06 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0307 	and.w	r3, r3, #7
 8007aec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b06      	cmp	r3, #6
 8007af2:	d010      	beq.n	8007b16 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f042 0201 	orr.w	r2, r2, #1
 8007b02:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b04:	e007      	b.n	8007b16 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f042 0201 	orr.w	r2, r2, #1
 8007b14:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	40010000 	.word	0x40010000
 8007b24:	40000400 	.word	0x40000400
 8007b28:	40000800 	.word	0x40000800
 8007b2c:	40000c00 	.word	0x40000c00
 8007b30:	40014000 	.word	0x40014000

08007b34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f003 0302 	and.w	r3, r3, #2
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d020      	beq.n	8007b98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f003 0302 	and.w	r3, r3, #2
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d01b      	beq.n	8007b98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f06f 0202 	mvn.w	r2, #2
 8007b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	f003 0303 	and.w	r3, r3, #3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d003      	beq.n	8007b86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7fb f866 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8007b84:	e005      	b.n	8007b92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fb38 	bl	80081fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fb3f 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	f003 0304 	and.w	r3, r3, #4
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d020      	beq.n	8007be4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f003 0304 	and.w	r3, r3, #4
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d01b      	beq.n	8007be4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0204 	mvn.w	r2, #4
 8007bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2202      	movs	r2, #2
 8007bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d003      	beq.n	8007bd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7fb f840 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8007bd0:	e005      	b.n	8007bde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fb12 	bl	80081fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fb19 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	f003 0308 	and.w	r3, r3, #8
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d020      	beq.n	8007c30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f003 0308 	and.w	r3, r3, #8
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d01b      	beq.n	8007c30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f06f 0208 	mvn.w	r2, #8
 8007c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2204      	movs	r2, #4
 8007c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	69db      	ldr	r3, [r3, #28]
 8007c0e:	f003 0303 	and.w	r3, r3, #3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d003      	beq.n	8007c1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fb f81a 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8007c1c:	e005      	b.n	8007c2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 faec 	bl	80081fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 faf3 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f003 0310 	and.w	r3, r3, #16
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d020      	beq.n	8007c7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f003 0310 	and.w	r3, r3, #16
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01b      	beq.n	8007c7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f06f 0210 	mvn.w	r2, #16
 8007c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2208      	movs	r2, #8
 8007c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69db      	ldr	r3, [r3, #28]
 8007c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d003      	beq.n	8007c6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7fa fff4 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8007c68:	e005      	b.n	8007c76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fac6 	bl	80081fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 facd 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00c      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d007      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f06f 0201 	mvn.w	r2, #1
 8007c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 faa4 	bl	80081e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00c      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d007      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 ff22 	bl	8008b08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00c      	beq.n	8007ce8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d007      	beq.n	8007ce8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fa9e 	bl	8008224 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f003 0320 	and.w	r3, r3, #32
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00c      	beq.n	8007d0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f003 0320 	and.w	r3, r3, #32
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d007      	beq.n	8007d0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f06f 0220 	mvn.w	r2, #32
 8007d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fef4 	bl	8008af4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d0c:	bf00      	nop
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d101      	bne.n	8007d32 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007d2e:	2302      	movs	r3, #2
 8007d30:	e088      	b.n	8007e44 <HAL_TIM_IC_ConfigChannel+0x130>
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d11b      	bne.n	8007d78 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007d50:	f000 fc84 	bl	800865c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	699a      	ldr	r2, [r3, #24]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f022 020c 	bic.w	r2, r2, #12
 8007d62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6999      	ldr	r1, [r3, #24]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	689a      	ldr	r2, [r3, #8]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	619a      	str	r2, [r3, #24]
 8007d76:	e060      	b.n	8007e3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	d11c      	bne.n	8007db8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007d8e:	f000 fcfc 	bl	800878a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	699a      	ldr	r2, [r3, #24]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007da0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	6999      	ldr	r1, [r3, #24]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	021a      	lsls	r2, r3, #8
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	430a      	orrs	r2, r1
 8007db4:	619a      	str	r2, [r3, #24]
 8007db6:	e040      	b.n	8007e3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2b08      	cmp	r3, #8
 8007dbc:	d11b      	bne.n	8007df6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007dce:	f000 fd49 	bl	8008864 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	69da      	ldr	r2, [r3, #28]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f022 020c 	bic.w	r2, r2, #12
 8007de0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	69d9      	ldr	r1, [r3, #28]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	689a      	ldr	r2, [r3, #8]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	430a      	orrs	r2, r1
 8007df2:	61da      	str	r2, [r3, #28]
 8007df4:	e021      	b.n	8007e3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b0c      	cmp	r3, #12
 8007dfa:	d11c      	bne.n	8007e36 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007e0c:	f000 fd66 	bl	80088dc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	69da      	ldr	r2, [r3, #28]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007e1e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	69d9      	ldr	r1, [r3, #28]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	021a      	lsls	r2, r3, #8
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	430a      	orrs	r2, r1
 8007e32:	61da      	str	r2, [r3, #28]
 8007e34:	e001      	b.n	8007e3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3718      	adds	r7, #24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d101      	bne.n	8007e6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e66:	2302      	movs	r3, #2
 8007e68:	e0ae      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b0c      	cmp	r3, #12
 8007e76:	f200 809f 	bhi.w	8007fb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e80:	08007eb5 	.word	0x08007eb5
 8007e84:	08007fb9 	.word	0x08007fb9
 8007e88:	08007fb9 	.word	0x08007fb9
 8007e8c:	08007fb9 	.word	0x08007fb9
 8007e90:	08007ef5 	.word	0x08007ef5
 8007e94:	08007fb9 	.word	0x08007fb9
 8007e98:	08007fb9 	.word	0x08007fb9
 8007e9c:	08007fb9 	.word	0x08007fb9
 8007ea0:	08007f37 	.word	0x08007f37
 8007ea4:	08007fb9 	.word	0x08007fb9
 8007ea8:	08007fb9 	.word	0x08007fb9
 8007eac:	08007fb9 	.word	0x08007fb9
 8007eb0:	08007f77 	.word	0x08007f77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68b9      	ldr	r1, [r7, #8]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f000 fa42 	bl	8008344 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	699a      	ldr	r2, [r3, #24]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f042 0208 	orr.w	r2, r2, #8
 8007ece:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f022 0204 	bic.w	r2, r2, #4
 8007ede:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6999      	ldr	r1, [r3, #24]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	691a      	ldr	r2, [r3, #16]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	619a      	str	r2, [r3, #24]
      break;
 8007ef2:	e064      	b.n	8007fbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68b9      	ldr	r1, [r7, #8]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f000 fa88 	bl	8008410 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	699a      	ldr	r2, [r3, #24]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	699a      	ldr	r2, [r3, #24]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6999      	ldr	r1, [r3, #24]
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	021a      	lsls	r2, r3, #8
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	619a      	str	r2, [r3, #24]
      break;
 8007f34:	e043      	b.n	8007fbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68b9      	ldr	r1, [r7, #8]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f000 fad3 	bl	80084e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	69da      	ldr	r2, [r3, #28]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f042 0208 	orr.w	r2, r2, #8
 8007f50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	69da      	ldr	r2, [r3, #28]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f022 0204 	bic.w	r2, r2, #4
 8007f60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	69d9      	ldr	r1, [r3, #28]
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	691a      	ldr	r2, [r3, #16]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	430a      	orrs	r2, r1
 8007f72:	61da      	str	r2, [r3, #28]
      break;
 8007f74:	e023      	b.n	8007fbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68b9      	ldr	r1, [r7, #8]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 fb1d 	bl	80085bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	69da      	ldr	r2, [r3, #28]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	69da      	ldr	r2, [r3, #28]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	69d9      	ldr	r1, [r3, #28]
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	021a      	lsls	r2, r3, #8
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	61da      	str	r2, [r3, #28]
      break;
 8007fb6:	e002      	b.n	8007fbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	75fb      	strb	r3, [r7, #23]
      break;
 8007fbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3718      	adds	r7, #24
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d101      	bne.n	8007fec <HAL_TIM_ConfigClockSource+0x1c>
 8007fe8:	2302      	movs	r3, #2
 8007fea:	e0b4      	b.n	8008156 <HAL_TIM_ConfigClockSource+0x186>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2202      	movs	r2, #2
 8007ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800800a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008012:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008024:	d03e      	beq.n	80080a4 <HAL_TIM_ConfigClockSource+0xd4>
 8008026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800802a:	f200 8087 	bhi.w	800813c <HAL_TIM_ConfigClockSource+0x16c>
 800802e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008032:	f000 8086 	beq.w	8008142 <HAL_TIM_ConfigClockSource+0x172>
 8008036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803a:	d87f      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 800803c:	2b70      	cmp	r3, #112	@ 0x70
 800803e:	d01a      	beq.n	8008076 <HAL_TIM_ConfigClockSource+0xa6>
 8008040:	2b70      	cmp	r3, #112	@ 0x70
 8008042:	d87b      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 8008044:	2b60      	cmp	r3, #96	@ 0x60
 8008046:	d050      	beq.n	80080ea <HAL_TIM_ConfigClockSource+0x11a>
 8008048:	2b60      	cmp	r3, #96	@ 0x60
 800804a:	d877      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 800804c:	2b50      	cmp	r3, #80	@ 0x50
 800804e:	d03c      	beq.n	80080ca <HAL_TIM_ConfigClockSource+0xfa>
 8008050:	2b50      	cmp	r3, #80	@ 0x50
 8008052:	d873      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 8008054:	2b40      	cmp	r3, #64	@ 0x40
 8008056:	d058      	beq.n	800810a <HAL_TIM_ConfigClockSource+0x13a>
 8008058:	2b40      	cmp	r3, #64	@ 0x40
 800805a:	d86f      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 800805c:	2b30      	cmp	r3, #48	@ 0x30
 800805e:	d064      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x15a>
 8008060:	2b30      	cmp	r3, #48	@ 0x30
 8008062:	d86b      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 8008064:	2b20      	cmp	r3, #32
 8008066:	d060      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x15a>
 8008068:	2b20      	cmp	r3, #32
 800806a:	d867      	bhi.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
 800806c:	2b00      	cmp	r3, #0
 800806e:	d05c      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x15a>
 8008070:	2b10      	cmp	r3, #16
 8008072:	d05a      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x15a>
 8008074:	e062      	b.n	800813c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008086:	f000 fc81 	bl	800898c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008098:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	609a      	str	r2, [r3, #8]
      break;
 80080a2:	e04f      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080b4:	f000 fc6a 	bl	800898c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	689a      	ldr	r2, [r3, #8]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080c6:	609a      	str	r2, [r3, #8]
      break;
 80080c8:	e03c      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080d6:	461a      	mov	r2, r3
 80080d8:	f000 fb28 	bl	800872c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2150      	movs	r1, #80	@ 0x50
 80080e2:	4618      	mov	r0, r3
 80080e4:	f000 fc37 	bl	8008956 <TIM_ITRx_SetConfig>
      break;
 80080e8:	e02c      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080f6:	461a      	mov	r2, r3
 80080f8:	f000 fb84 	bl	8008804 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2160      	movs	r1, #96	@ 0x60
 8008102:	4618      	mov	r0, r3
 8008104:	f000 fc27 	bl	8008956 <TIM_ITRx_SetConfig>
      break;
 8008108:	e01c      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008116:	461a      	mov	r2, r3
 8008118:	f000 fb08 	bl	800872c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2140      	movs	r1, #64	@ 0x40
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fc17 	bl	8008956 <TIM_ITRx_SetConfig>
      break;
 8008128:	e00c      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4619      	mov	r1, r3
 8008134:	4610      	mov	r0, r2
 8008136:	f000 fc0e 	bl	8008956 <TIM_ITRx_SetConfig>
      break;
 800813a:	e003      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	73fb      	strb	r3, [r7, #15]
      break;
 8008140:	e000      	b.n	8008144 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008142:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008154:	7bfb      	ldrb	r3, [r7, #15]
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
	...

08008160 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b0c      	cmp	r3, #12
 8008172:	d831      	bhi.n	80081d8 <HAL_TIM_ReadCapturedValue+0x78>
 8008174:	a201      	add	r2, pc, #4	@ (adr r2, 800817c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817a:	bf00      	nop
 800817c:	080081b1 	.word	0x080081b1
 8008180:	080081d9 	.word	0x080081d9
 8008184:	080081d9 	.word	0x080081d9
 8008188:	080081d9 	.word	0x080081d9
 800818c:	080081bb 	.word	0x080081bb
 8008190:	080081d9 	.word	0x080081d9
 8008194:	080081d9 	.word	0x080081d9
 8008198:	080081d9 	.word	0x080081d9
 800819c:	080081c5 	.word	0x080081c5
 80081a0:	080081d9 	.word	0x080081d9
 80081a4:	080081d9 	.word	0x080081d9
 80081a8:	080081d9 	.word	0x080081d9
 80081ac:	080081cf 	.word	0x080081cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081b6:	60fb      	str	r3, [r7, #12]

      break;
 80081b8:	e00f      	b.n	80081da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c0:	60fb      	str	r3, [r7, #12]

      break;
 80081c2:	e00a      	b.n	80081da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ca:	60fb      	str	r3, [r7, #12]

      break;
 80081cc:	e005      	b.n	80081da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d4:	60fb      	str	r3, [r7, #12]

      break;
 80081d6:	e000      	b.n	80081da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80081d8:	bf00      	nop
  }

  return tmpreg;
 80081da:	68fb      	ldr	r3, [r7, #12]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800822c:	bf00      	nop
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008238:	b480      	push	{r7}
 800823a:	b085      	sub	sp, #20
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4a37      	ldr	r2, [pc, #220]	@ (8008328 <TIM_Base_SetConfig+0xf0>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d00f      	beq.n	8008270 <TIM_Base_SetConfig+0x38>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008256:	d00b      	beq.n	8008270 <TIM_Base_SetConfig+0x38>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4a34      	ldr	r2, [pc, #208]	@ (800832c <TIM_Base_SetConfig+0xf4>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d007      	beq.n	8008270 <TIM_Base_SetConfig+0x38>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4a33      	ldr	r2, [pc, #204]	@ (8008330 <TIM_Base_SetConfig+0xf8>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d003      	beq.n	8008270 <TIM_Base_SetConfig+0x38>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4a32      	ldr	r2, [pc, #200]	@ (8008334 <TIM_Base_SetConfig+0xfc>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d108      	bne.n	8008282 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a28      	ldr	r2, [pc, #160]	@ (8008328 <TIM_Base_SetConfig+0xf0>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d01b      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008290:	d017      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a25      	ldr	r2, [pc, #148]	@ (800832c <TIM_Base_SetConfig+0xf4>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d013      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a24      	ldr	r2, [pc, #144]	@ (8008330 <TIM_Base_SetConfig+0xf8>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d00f      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a23      	ldr	r2, [pc, #140]	@ (8008334 <TIM_Base_SetConfig+0xfc>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d00b      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a22      	ldr	r2, [pc, #136]	@ (8008338 <TIM_Base_SetConfig+0x100>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d007      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a21      	ldr	r2, [pc, #132]	@ (800833c <TIM_Base_SetConfig+0x104>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d003      	beq.n	80082c2 <TIM_Base_SetConfig+0x8a>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a20      	ldr	r2, [pc, #128]	@ (8008340 <TIM_Base_SetConfig+0x108>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d108      	bne.n	80082d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	689a      	ldr	r2, [r3, #8]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4a0c      	ldr	r2, [pc, #48]	@ (8008328 <TIM_Base_SetConfig+0xf0>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d103      	bne.n	8008302 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	691a      	ldr	r2, [r3, #16]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f043 0204 	orr.w	r2, r3, #4
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2201      	movs	r2, #1
 8008312:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	601a      	str	r2, [r3, #0]
}
 800831a:	bf00      	nop
 800831c:	3714      	adds	r7, #20
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	40010000 	.word	0x40010000
 800832c:	40000400 	.word	0x40000400
 8008330:	40000800 	.word	0x40000800
 8008334:	40000c00 	.word	0x40000c00
 8008338:	40014000 	.word	0x40014000
 800833c:	40014400 	.word	0x40014400
 8008340:	40014800 	.word	0x40014800

08008344 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008344:	b480      	push	{r7}
 8008346:	b087      	sub	sp, #28
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a1b      	ldr	r3, [r3, #32]
 8008358:	f023 0201 	bic.w	r2, r3, #1
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f023 0303 	bic.w	r3, r3, #3
 800837a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	4313      	orrs	r3, r2
 8008384:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f023 0302 	bic.w	r3, r3, #2
 800838c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	4313      	orrs	r3, r2
 8008396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a1c      	ldr	r2, [pc, #112]	@ (800840c <TIM_OC1_SetConfig+0xc8>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d10c      	bne.n	80083ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	f023 0308 	bic.w	r3, r3, #8
 80083a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f023 0304 	bic.w	r3, r3, #4
 80083b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	4a13      	ldr	r2, [pc, #76]	@ (800840c <TIM_OC1_SetConfig+0xc8>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d111      	bne.n	80083e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	695b      	ldr	r3, [r3, #20]
 80083d6:	693a      	ldr	r2, [r7, #16]
 80083d8:	4313      	orrs	r3, r2
 80083da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	699b      	ldr	r3, [r3, #24]
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	693a      	ldr	r2, [r7, #16]
 80083ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	697a      	ldr	r2, [r7, #20]
 80083fe:	621a      	str	r2, [r3, #32]
}
 8008400:	bf00      	nop
 8008402:	371c      	adds	r7, #28
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr
 800840c:	40010000 	.word	0x40010000

08008410 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6a1b      	ldr	r3, [r3, #32]
 8008424:	f023 0210 	bic.w	r2, r3, #16
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	021b      	lsls	r3, r3, #8
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	4313      	orrs	r3, r2
 8008452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	f023 0320 	bic.w	r3, r3, #32
 800845a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	4313      	orrs	r3, r2
 8008466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a1e      	ldr	r2, [pc, #120]	@ (80084e4 <TIM_OC2_SetConfig+0xd4>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d10d      	bne.n	800848c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	011b      	lsls	r3, r3, #4
 800847e:	697a      	ldr	r2, [r7, #20]
 8008480:	4313      	orrs	r3, r2
 8008482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800848a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a15      	ldr	r2, [pc, #84]	@ (80084e4 <TIM_OC2_SetConfig+0xd4>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d113      	bne.n	80084bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800849a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	685a      	ldr	r2, [r3, #4]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	621a      	str	r2, [r3, #32]
}
 80084d6:	bf00      	nop
 80084d8:	371c      	adds	r7, #28
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	40010000 	.word	0x40010000

080084e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a1b      	ldr	r3, [r3, #32]
 80084fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	4313      	orrs	r3, r2
 800853c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a1d      	ldr	r2, [pc, #116]	@ (80085b8 <TIM_OC3_SetConfig+0xd0>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d10d      	bne.n	8008562 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800854c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	021b      	lsls	r3, r3, #8
 8008554:	697a      	ldr	r2, [r7, #20]
 8008556:	4313      	orrs	r3, r2
 8008558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a14      	ldr	r2, [pc, #80]	@ (80085b8 <TIM_OC3_SetConfig+0xd0>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d113      	bne.n	8008592 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	011b      	lsls	r3, r3, #4
 8008580:	693a      	ldr	r2, [r7, #16]
 8008582:	4313      	orrs	r3, r2
 8008584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	011b      	lsls	r3, r3, #4
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	621a      	str	r2, [r3, #32]
}
 80085ac:	bf00      	nop
 80085ae:	371c      	adds	r7, #28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr
 80085b8:	40010000 	.word	0x40010000

080085bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085bc:	b480      	push	{r7}
 80085be:	b087      	sub	sp, #28
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a1b      	ldr	r3, [r3, #32]
 80085ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	69db      	ldr	r3, [r3, #28]
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	021b      	lsls	r3, r3, #8
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	031b      	lsls	r3, r3, #12
 800860e:	693a      	ldr	r2, [r7, #16]
 8008610:	4313      	orrs	r3, r2
 8008612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a10      	ldr	r2, [pc, #64]	@ (8008658 <TIM_OC4_SetConfig+0x9c>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d109      	bne.n	8008630 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008622:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	695b      	ldr	r3, [r3, #20]
 8008628:	019b      	lsls	r3, r3, #6
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	4313      	orrs	r3, r2
 800862e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	685a      	ldr	r2, [r3, #4]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	621a      	str	r2, [r3, #32]
}
 800864a:	bf00      	nop
 800864c:	371c      	adds	r7, #28
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop
 8008658:	40010000 	.word	0x40010000

0800865c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6a1b      	ldr	r3, [r3, #32]
 800866e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6a1b      	ldr	r3, [r3, #32]
 8008674:	f023 0201 	bic.w	r2, r3, #1
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	4a24      	ldr	r2, [pc, #144]	@ (8008718 <TIM_TI1_SetConfig+0xbc>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d013      	beq.n	80086b2 <TIM_TI1_SetConfig+0x56>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008690:	d00f      	beq.n	80086b2 <TIM_TI1_SetConfig+0x56>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	4a21      	ldr	r2, [pc, #132]	@ (800871c <TIM_TI1_SetConfig+0xc0>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d00b      	beq.n	80086b2 <TIM_TI1_SetConfig+0x56>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	4a20      	ldr	r2, [pc, #128]	@ (8008720 <TIM_TI1_SetConfig+0xc4>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d007      	beq.n	80086b2 <TIM_TI1_SetConfig+0x56>
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008724 <TIM_TI1_SetConfig+0xc8>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d003      	beq.n	80086b2 <TIM_TI1_SetConfig+0x56>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4a1e      	ldr	r2, [pc, #120]	@ (8008728 <TIM_TI1_SetConfig+0xcc>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d101      	bne.n	80086b6 <TIM_TI1_SetConfig+0x5a>
 80086b2:	2301      	movs	r3, #1
 80086b4:	e000      	b.n	80086b8 <TIM_TI1_SetConfig+0x5c>
 80086b6:	2300      	movs	r3, #0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d008      	beq.n	80086ce <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f023 0303 	bic.w	r3, r3, #3
 80086c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	617b      	str	r3, [r7, #20]
 80086cc:	e003      	b.n	80086d6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f043 0301 	orr.w	r3, r3, #1
 80086d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	011b      	lsls	r3, r3, #4
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	f023 030a 	bic.w	r3, r3, #10
 80086f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	f003 030a 	and.w	r3, r3, #10
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	621a      	str	r2, [r3, #32]
}
 800870a:	bf00      	nop
 800870c:	371c      	adds	r7, #28
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	40010000 	.word	0x40010000
 800871c:	40000400 	.word	0x40000400
 8008720:	40000800 	.word	0x40000800
 8008724:	40000c00 	.word	0x40000c00
 8008728:	40014000 	.word	0x40014000

0800872c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800872c:	b480      	push	{r7}
 800872e:	b087      	sub	sp, #28
 8008730:	af00      	add	r7, sp, #0
 8008732:	60f8      	str	r0, [r7, #12]
 8008734:	60b9      	str	r1, [r7, #8]
 8008736:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6a1b      	ldr	r3, [r3, #32]
 800873c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6a1b      	ldr	r3, [r3, #32]
 8008742:	f023 0201 	bic.w	r2, r3, #1
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	011b      	lsls	r3, r3, #4
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	4313      	orrs	r3, r2
 8008760:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	f023 030a 	bic.w	r3, r3, #10
 8008768:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800876a:	697a      	ldr	r2, [r7, #20]
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	697a      	ldr	r2, [r7, #20]
 800877c:	621a      	str	r2, [r3, #32]
}
 800877e:	bf00      	nop
 8008780:	371c      	adds	r7, #28
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800878a:	b480      	push	{r7}
 800878c:	b087      	sub	sp, #28
 800878e:	af00      	add	r7, sp, #0
 8008790:	60f8      	str	r0, [r7, #12]
 8008792:	60b9      	str	r1, [r7, #8]
 8008794:	607a      	str	r2, [r7, #4]
 8008796:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	f023 0210 	bic.w	r2, r3, #16
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	021b      	lsls	r3, r3, #8
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	4313      	orrs	r3, r2
 80087c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80087c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	031b      	lsls	r3, r3, #12
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	693a      	ldr	r2, [r7, #16]
 80087d2:	4313      	orrs	r3, r2
 80087d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80087dc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	011b      	lsls	r3, r3, #4
 80087e2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	621a      	str	r2, [r3, #32]
}
 80087f8:	bf00      	nop
 80087fa:	371c      	adds	r7, #28
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008804:	b480      	push	{r7}
 8008806:	b087      	sub	sp, #28
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6a1b      	ldr	r3, [r3, #32]
 8008814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	f023 0210 	bic.w	r2, r3, #16
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800882e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	031b      	lsls	r3, r3, #12
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	4313      	orrs	r3, r2
 8008838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008840:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	011b      	lsls	r3, r3, #4
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	4313      	orrs	r3, r2
 800884a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	697a      	ldr	r2, [r7, #20]
 8008856:	621a      	str	r2, [r3, #32]
}
 8008858:	bf00      	nop
 800885a:	371c      	adds	r7, #28
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008864:	b480      	push	{r7}
 8008866:	b087      	sub	sp, #28
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	607a      	str	r2, [r7, #4]
 8008870:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6a1b      	ldr	r3, [r3, #32]
 8008876:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6a1b      	ldr	r3, [r3, #32]
 800887c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f023 0303 	bic.w	r3, r3, #3
 8008890:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	4313      	orrs	r3, r2
 8008898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	693a      	ldr	r2, [r7, #16]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80088b4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	021b      	lsls	r3, r3, #8
 80088ba:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80088be:	697a      	ldr	r2, [r7, #20]
 80088c0:	4313      	orrs	r3, r2
 80088c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	621a      	str	r2, [r3, #32]
}
 80088d0:	bf00      	nop
 80088d2:	371c      	adds	r7, #28
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80088dc:	b480      	push	{r7}
 80088de:	b087      	sub	sp, #28
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6a1b      	ldr	r3, [r3, #32]
 80088f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	69db      	ldr	r3, [r3, #28]
 8008900:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008908:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	021b      	lsls	r3, r3, #8
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800891a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	031b      	lsls	r3, r3, #12
 8008920:	b29b      	uxth	r3, r3
 8008922:	693a      	ldr	r2, [r7, #16]
 8008924:	4313      	orrs	r3, r2
 8008926:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800892e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	031b      	lsls	r3, r3, #12
 8008934:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008938:	697a      	ldr	r2, [r7, #20]
 800893a:	4313      	orrs	r3, r2
 800893c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	621a      	str	r2, [r3, #32]
}
 800894a:	bf00      	nop
 800894c:	371c      	adds	r7, #28
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008956:	b480      	push	{r7}
 8008958:	b085      	sub	sp, #20
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800896c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	4313      	orrs	r3, r2
 8008974:	f043 0307 	orr.w	r3, r3, #7
 8008978:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	68fa      	ldr	r2, [r7, #12]
 800897e:	609a      	str	r2, [r3, #8]
}
 8008980:	bf00      	nop
 8008982:	3714      	adds	r7, #20
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800898c:	b480      	push	{r7}
 800898e:	b087      	sub	sp, #28
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
 8008998:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	021a      	lsls	r2, r3, #8
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	431a      	orrs	r2, r3
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	609a      	str	r2, [r3, #8]
}
 80089c0:	bf00      	nop
 80089c2:	371c      	adds	r7, #28
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b087      	sub	sp, #28
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	f003 031f 	and.w	r3, r3, #31
 80089de:	2201      	movs	r2, #1
 80089e0:	fa02 f303 	lsl.w	r3, r2, r3
 80089e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6a1a      	ldr	r2, [r3, #32]
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	43db      	mvns	r3, r3
 80089ee:	401a      	ands	r2, r3
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6a1a      	ldr	r2, [r3, #32]
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	f003 031f 	and.w	r3, r3, #31
 80089fe:	6879      	ldr	r1, [r7, #4]
 8008a00:	fa01 f303 	lsl.w	r3, r1, r3
 8008a04:	431a      	orrs	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	621a      	str	r2, [r3, #32]
}
 8008a0a:	bf00      	nop
 8008a0c:	371c      	adds	r7, #28
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
	...

08008a18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d101      	bne.n	8008a30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	e050      	b.n	8008ad2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ae0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d018      	beq.n	8008aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a7c:	d013      	beq.n	8008aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a18      	ldr	r2, [pc, #96]	@ (8008ae4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d00e      	beq.n	8008aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a16      	ldr	r2, [pc, #88]	@ (8008ae8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d009      	beq.n	8008aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a15      	ldr	r2, [pc, #84]	@ (8008aec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d004      	beq.n	8008aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a13      	ldr	r2, [pc, #76]	@ (8008af0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d10c      	bne.n	8008ac0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008aac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68ba      	ldr	r2, [r7, #8]
 8008abe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3714      	adds	r7, #20
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	40010000 	.word	0x40010000
 8008ae4:	40000400 	.word	0x40000400
 8008ae8:	40000800 	.word	0x40000800
 8008aec:	40000c00 	.word	0x40000c00
 8008af0:	40014000 	.word	0x40014000

08008af4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008afc:	bf00      	nop
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b082      	sub	sp, #8
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e042      	b.n	8008bb4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d106      	bne.n	8008b48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f7fc f8e4 	bl	8004d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2224      	movs	r2, #36	@ 0x24
 8008b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68da      	ldr	r2, [r3, #12]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fa09 	bl	8008f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	691a      	ldr	r2, [r3, #16]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	695a      	ldr	r2, [r3, #20]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	68da      	ldr	r2, [r3, #12]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2220      	movs	r2, #32
 8008ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3708      	adds	r7, #8
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b08a      	sub	sp, #40	@ 0x28
 8008bc0:	af02      	add	r7, sp, #8
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	603b      	str	r3, [r7, #0]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	2b20      	cmp	r3, #32
 8008bda:	d175      	bne.n	8008cc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d002      	beq.n	8008be8 <HAL_UART_Transmit+0x2c>
 8008be2:	88fb      	ldrh	r3, [r7, #6]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d101      	bne.n	8008bec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e06e      	b.n	8008cca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2221      	movs	r2, #33	@ 0x21
 8008bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bfa:	f7fc fa95 	bl	8005128 <HAL_GetTick>
 8008bfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	88fa      	ldrh	r2, [r7, #6]
 8008c04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	88fa      	ldrh	r2, [r7, #6]
 8008c0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c14:	d108      	bne.n	8008c28 <HAL_UART_Transmit+0x6c>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d104      	bne.n	8008c28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	61bb      	str	r3, [r7, #24]
 8008c26:	e003      	b.n	8008c30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c30:	e02e      	b.n	8008c90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2180      	movs	r1, #128	@ 0x80
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	f000 f8df 	bl	8008e00 <UART_WaitOnFlagUntilTimeout>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d005      	beq.n	8008c54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2220      	movs	r2, #32
 8008c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008c50:	2303      	movs	r3, #3
 8008c52:	e03a      	b.n	8008cca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008c54:	69fb      	ldr	r3, [r7, #28]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10b      	bne.n	8008c72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	881b      	ldrh	r3, [r3, #0]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	3302      	adds	r3, #2
 8008c6e:	61bb      	str	r3, [r7, #24]
 8008c70:	e007      	b.n	8008c82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	781a      	ldrb	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1cb      	bne.n	8008c32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	2140      	movs	r1, #64	@ 0x40
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f000 f8ab 	bl	8008e00 <UART_WaitOnFlagUntilTimeout>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d005      	beq.n	8008cbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	e006      	b.n	8008cca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2220      	movs	r2, #32
 8008cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	e000      	b.n	8008cca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008cc8:	2302      	movs	r3, #2
  }
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3720      	adds	r7, #32
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b08a      	sub	sp, #40	@ 0x28
 8008cd6:	af02      	add	r7, sp, #8
 8008cd8:	60f8      	str	r0, [r7, #12]
 8008cda:	60b9      	str	r1, [r7, #8]
 8008cdc:	603b      	str	r3, [r7, #0]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	2b20      	cmp	r3, #32
 8008cf0:	f040 8081 	bne.w	8008df6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d002      	beq.n	8008d00 <HAL_UART_Receive+0x2e>
 8008cfa:	88fb      	ldrh	r3, [r7, #6]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e079      	b.n	8008df8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2200      	movs	r2, #0
 8008d08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2222      	movs	r2, #34	@ 0x22
 8008d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2200      	movs	r2, #0
 8008d16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d18:	f7fc fa06 	bl	8005128 <HAL_GetTick>
 8008d1c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	88fa      	ldrh	r2, [r7, #6]
 8008d22:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	88fa      	ldrh	r2, [r7, #6]
 8008d28:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d32:	d108      	bne.n	8008d46 <HAL_UART_Receive+0x74>
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	691b      	ldr	r3, [r3, #16]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d104      	bne.n	8008d46 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	61bb      	str	r3, [r7, #24]
 8008d44:	e003      	b.n	8008d4e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008d4e:	e047      	b.n	8008de0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2200      	movs	r2, #0
 8008d58:	2120      	movs	r1, #32
 8008d5a:	68f8      	ldr	r0, [r7, #12]
 8008d5c:	f000 f850 	bl	8008e00 <UART_WaitOnFlagUntilTimeout>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d005      	beq.n	8008d72 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008d6e:	2303      	movs	r3, #3
 8008d70:	e042      	b.n	8008df8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d10c      	bne.n	8008d92 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d84:	b29a      	uxth	r2, r3
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	3302      	adds	r3, #2
 8008d8e:	61bb      	str	r3, [r7, #24]
 8008d90:	e01f      	b.n	8008dd2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d9a:	d007      	beq.n	8008dac <HAL_UART_Receive+0xda>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10a      	bne.n	8008dba <HAL_UART_Receive+0xe8>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	691b      	ldr	r3, [r3, #16]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d106      	bne.n	8008dba <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	b2da      	uxtb	r2, r3
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	701a      	strb	r2, [r3, #0]
 8008db8:	e008      	b.n	8008dcc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1b2      	bne.n	8008d50 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2220      	movs	r2, #32
 8008dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008df2:	2300      	movs	r3, #0
 8008df4:	e000      	b.n	8008df8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008df6:	2302      	movs	r3, #2
  }
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3720      	adds	r7, #32
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b086      	sub	sp, #24
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	4613      	mov	r3, r2
 8008e0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e10:	e03b      	b.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e12:	6a3b      	ldr	r3, [r7, #32]
 8008e14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e18:	d037      	beq.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e1a:	f7fc f985 	bl	8005128 <HAL_GetTick>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	6a3a      	ldr	r2, [r7, #32]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d302      	bcc.n	8008e30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e30:	2303      	movs	r3, #3
 8008e32:	e03a      	b.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	68db      	ldr	r3, [r3, #12]
 8008e3a:	f003 0304 	and.w	r3, r3, #4
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d023      	beq.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	2b80      	cmp	r3, #128	@ 0x80
 8008e46:	d020      	beq.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	2b40      	cmp	r3, #64	@ 0x40
 8008e4c:	d01d      	beq.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f003 0308 	and.w	r3, r3, #8
 8008e58:	2b08      	cmp	r3, #8
 8008e5a:	d116      	bne.n	8008e8a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	617b      	str	r3, [r7, #20]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	617b      	str	r3, [r7, #20]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	617b      	str	r3, [r7, #20]
 8008e70:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e72:	68f8      	ldr	r0, [r7, #12]
 8008e74:	f000 f81d 	bl	8008eb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2208      	movs	r2, #8
 8008e7c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e00f      	b.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	4013      	ands	r3, r2
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	bf0c      	ite	eq
 8008e9a:	2301      	moveq	r3, #1
 8008e9c:	2300      	movne	r3, #0
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	79fb      	ldrb	r3, [r7, #7]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d0b4      	beq.n	8008e12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ea8:	2300      	movs	r3, #0
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3718      	adds	r7, #24
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eb2:	b480      	push	{r7}
 8008eb4:	b095      	sub	sp, #84	@ 0x54
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ecc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	330c      	adds	r3, #12
 8008ed8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008eda:	643a      	str	r2, [r7, #64]	@ 0x40
 8008edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ede:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ee0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ee2:	e841 2300 	strex	r3, r2, [r1]
 8008ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1e5      	bne.n	8008eba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3314      	adds	r3, #20
 8008ef4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	e853 3f00 	ldrex	r3, [r3]
 8008efc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	f023 0301 	bic.w	r3, r3, #1
 8008f04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	3314      	adds	r3, #20
 8008f0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f16:	e841 2300 	strex	r3, r2, [r1]
 8008f1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d1e5      	bne.n	8008eee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d119      	bne.n	8008f5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	330c      	adds	r3, #12
 8008f30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f023 0310 	bic.w	r3, r3, #16
 8008f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	330c      	adds	r3, #12
 8008f48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f4a:	61ba      	str	r2, [r7, #24]
 8008f4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4e:	6979      	ldr	r1, [r7, #20]
 8008f50:	69ba      	ldr	r2, [r7, #24]
 8008f52:	e841 2300 	strex	r3, r2, [r1]
 8008f56:	613b      	str	r3, [r7, #16]
   return(result);
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e5      	bne.n	8008f2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2220      	movs	r2, #32
 8008f62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008f6c:	bf00      	nop
 8008f6e:	3754      	adds	r7, #84	@ 0x54
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f7c:	b0c0      	sub	sp, #256	@ 0x100
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f94:	68d9      	ldr	r1, [r3, #12]
 8008f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	ea40 0301 	orr.w	r3, r0, r1
 8008fa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa6:	689a      	ldr	r2, [r3, #8]
 8008fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	431a      	orrs	r2, r3
 8008fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fb4:	695b      	ldr	r3, [r3, #20]
 8008fb6:	431a      	orrs	r2, r3
 8008fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fbc:	69db      	ldr	r3, [r3, #28]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68db      	ldr	r3, [r3, #12]
 8008fcc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008fd0:	f021 010c 	bic.w	r1, r1, #12
 8008fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008fde:	430b      	orrs	r3, r1
 8008fe0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	695b      	ldr	r3, [r3, #20]
 8008fea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff2:	6999      	ldr	r1, [r3, #24]
 8008ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	ea40 0301 	orr.w	r3, r0, r1
 8008ffe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	4b8f      	ldr	r3, [pc, #572]	@ (8009244 <UART_SetConfig+0x2cc>)
 8009008:	429a      	cmp	r2, r3
 800900a:	d005      	beq.n	8009018 <UART_SetConfig+0xa0>
 800900c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	4b8d      	ldr	r3, [pc, #564]	@ (8009248 <UART_SetConfig+0x2d0>)
 8009014:	429a      	cmp	r2, r3
 8009016:	d104      	bne.n	8009022 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009018:	f7fd fd8e 	bl	8006b38 <HAL_RCC_GetPCLK2Freq>
 800901c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009020:	e003      	b.n	800902a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009022:	f7fd fd75 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 8009026:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800902a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800902e:	69db      	ldr	r3, [r3, #28]
 8009030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009034:	f040 810c 	bne.w	8009250 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009038:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800903c:	2200      	movs	r2, #0
 800903e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009042:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009046:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800904a:	4622      	mov	r2, r4
 800904c:	462b      	mov	r3, r5
 800904e:	1891      	adds	r1, r2, r2
 8009050:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009052:	415b      	adcs	r3, r3
 8009054:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009056:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800905a:	4621      	mov	r1, r4
 800905c:	eb12 0801 	adds.w	r8, r2, r1
 8009060:	4629      	mov	r1, r5
 8009062:	eb43 0901 	adc.w	r9, r3, r1
 8009066:	f04f 0200 	mov.w	r2, #0
 800906a:	f04f 0300 	mov.w	r3, #0
 800906e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009072:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009076:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800907a:	4690      	mov	r8, r2
 800907c:	4699      	mov	r9, r3
 800907e:	4623      	mov	r3, r4
 8009080:	eb18 0303 	adds.w	r3, r8, r3
 8009084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009088:	462b      	mov	r3, r5
 800908a:	eb49 0303 	adc.w	r3, r9, r3
 800908e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800909e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80090a6:	460b      	mov	r3, r1
 80090a8:	18db      	adds	r3, r3, r3
 80090aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80090ac:	4613      	mov	r3, r2
 80090ae:	eb42 0303 	adc.w	r3, r2, r3
 80090b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80090b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80090bc:	f7f7 fd8c 	bl	8000bd8 <__aeabi_uldivmod>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	4b61      	ldr	r3, [pc, #388]	@ (800924c <UART_SetConfig+0x2d4>)
 80090c6:	fba3 2302 	umull	r2, r3, r3, r2
 80090ca:	095b      	lsrs	r3, r3, #5
 80090cc:	011c      	lsls	r4, r3, #4
 80090ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80090dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80090e0:	4642      	mov	r2, r8
 80090e2:	464b      	mov	r3, r9
 80090e4:	1891      	adds	r1, r2, r2
 80090e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80090e8:	415b      	adcs	r3, r3
 80090ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80090f0:	4641      	mov	r1, r8
 80090f2:	eb12 0a01 	adds.w	sl, r2, r1
 80090f6:	4649      	mov	r1, r9
 80090f8:	eb43 0b01 	adc.w	fp, r3, r1
 80090fc:	f04f 0200 	mov.w	r2, #0
 8009100:	f04f 0300 	mov.w	r3, #0
 8009104:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009108:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800910c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009110:	4692      	mov	sl, r2
 8009112:	469b      	mov	fp, r3
 8009114:	4643      	mov	r3, r8
 8009116:	eb1a 0303 	adds.w	r3, sl, r3
 800911a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800911e:	464b      	mov	r3, r9
 8009120:	eb4b 0303 	adc.w	r3, fp, r3
 8009124:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009134:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009138:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800913c:	460b      	mov	r3, r1
 800913e:	18db      	adds	r3, r3, r3
 8009140:	643b      	str	r3, [r7, #64]	@ 0x40
 8009142:	4613      	mov	r3, r2
 8009144:	eb42 0303 	adc.w	r3, r2, r3
 8009148:	647b      	str	r3, [r7, #68]	@ 0x44
 800914a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800914e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009152:	f7f7 fd41 	bl	8000bd8 <__aeabi_uldivmod>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4611      	mov	r1, r2
 800915c:	4b3b      	ldr	r3, [pc, #236]	@ (800924c <UART_SetConfig+0x2d4>)
 800915e:	fba3 2301 	umull	r2, r3, r3, r1
 8009162:	095b      	lsrs	r3, r3, #5
 8009164:	2264      	movs	r2, #100	@ 0x64
 8009166:	fb02 f303 	mul.w	r3, r2, r3
 800916a:	1acb      	subs	r3, r1, r3
 800916c:	00db      	lsls	r3, r3, #3
 800916e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009172:	4b36      	ldr	r3, [pc, #216]	@ (800924c <UART_SetConfig+0x2d4>)
 8009174:	fba3 2302 	umull	r2, r3, r3, r2
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	005b      	lsls	r3, r3, #1
 800917c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009180:	441c      	add	r4, r3
 8009182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009186:	2200      	movs	r2, #0
 8009188:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800918c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009190:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009194:	4642      	mov	r2, r8
 8009196:	464b      	mov	r3, r9
 8009198:	1891      	adds	r1, r2, r2
 800919a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800919c:	415b      	adcs	r3, r3
 800919e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80091a4:	4641      	mov	r1, r8
 80091a6:	1851      	adds	r1, r2, r1
 80091a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80091aa:	4649      	mov	r1, r9
 80091ac:	414b      	adcs	r3, r1
 80091ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80091b0:	f04f 0200 	mov.w	r2, #0
 80091b4:	f04f 0300 	mov.w	r3, #0
 80091b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80091bc:	4659      	mov	r1, fp
 80091be:	00cb      	lsls	r3, r1, #3
 80091c0:	4651      	mov	r1, sl
 80091c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091c6:	4651      	mov	r1, sl
 80091c8:	00ca      	lsls	r2, r1, #3
 80091ca:	4610      	mov	r0, r2
 80091cc:	4619      	mov	r1, r3
 80091ce:	4603      	mov	r3, r0
 80091d0:	4642      	mov	r2, r8
 80091d2:	189b      	adds	r3, r3, r2
 80091d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091d8:	464b      	mov	r3, r9
 80091da:	460a      	mov	r2, r1
 80091dc:	eb42 0303 	adc.w	r3, r2, r3
 80091e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80091f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80091f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80091f8:	460b      	mov	r3, r1
 80091fa:	18db      	adds	r3, r3, r3
 80091fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091fe:	4613      	mov	r3, r2
 8009200:	eb42 0303 	adc.w	r3, r2, r3
 8009204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009206:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800920a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800920e:	f7f7 fce3 	bl	8000bd8 <__aeabi_uldivmod>
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	4b0d      	ldr	r3, [pc, #52]	@ (800924c <UART_SetConfig+0x2d4>)
 8009218:	fba3 1302 	umull	r1, r3, r3, r2
 800921c:	095b      	lsrs	r3, r3, #5
 800921e:	2164      	movs	r1, #100	@ 0x64
 8009220:	fb01 f303 	mul.w	r3, r1, r3
 8009224:	1ad3      	subs	r3, r2, r3
 8009226:	00db      	lsls	r3, r3, #3
 8009228:	3332      	adds	r3, #50	@ 0x32
 800922a:	4a08      	ldr	r2, [pc, #32]	@ (800924c <UART_SetConfig+0x2d4>)
 800922c:	fba2 2303 	umull	r2, r3, r2, r3
 8009230:	095b      	lsrs	r3, r3, #5
 8009232:	f003 0207 	and.w	r2, r3, #7
 8009236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4422      	add	r2, r4
 800923e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009240:	e106      	b.n	8009450 <UART_SetConfig+0x4d8>
 8009242:	bf00      	nop
 8009244:	40011000 	.word	0x40011000
 8009248:	40011400 	.word	0x40011400
 800924c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009254:	2200      	movs	r2, #0
 8009256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800925a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800925e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009262:	4642      	mov	r2, r8
 8009264:	464b      	mov	r3, r9
 8009266:	1891      	adds	r1, r2, r2
 8009268:	6239      	str	r1, [r7, #32]
 800926a:	415b      	adcs	r3, r3
 800926c:	627b      	str	r3, [r7, #36]	@ 0x24
 800926e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009272:	4641      	mov	r1, r8
 8009274:	1854      	adds	r4, r2, r1
 8009276:	4649      	mov	r1, r9
 8009278:	eb43 0501 	adc.w	r5, r3, r1
 800927c:	f04f 0200 	mov.w	r2, #0
 8009280:	f04f 0300 	mov.w	r3, #0
 8009284:	00eb      	lsls	r3, r5, #3
 8009286:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800928a:	00e2      	lsls	r2, r4, #3
 800928c:	4614      	mov	r4, r2
 800928e:	461d      	mov	r5, r3
 8009290:	4643      	mov	r3, r8
 8009292:	18e3      	adds	r3, r4, r3
 8009294:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009298:	464b      	mov	r3, r9
 800929a:	eb45 0303 	adc.w	r3, r5, r3
 800929e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80092ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092b2:	f04f 0200 	mov.w	r2, #0
 80092b6:	f04f 0300 	mov.w	r3, #0
 80092ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80092be:	4629      	mov	r1, r5
 80092c0:	008b      	lsls	r3, r1, #2
 80092c2:	4621      	mov	r1, r4
 80092c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092c8:	4621      	mov	r1, r4
 80092ca:	008a      	lsls	r2, r1, #2
 80092cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80092d0:	f7f7 fc82 	bl	8000bd8 <__aeabi_uldivmod>
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4b60      	ldr	r3, [pc, #384]	@ (800945c <UART_SetConfig+0x4e4>)
 80092da:	fba3 2302 	umull	r2, r3, r3, r2
 80092de:	095b      	lsrs	r3, r3, #5
 80092e0:	011c      	lsls	r4, r3, #4
 80092e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092e6:	2200      	movs	r2, #0
 80092e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80092f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80092f4:	4642      	mov	r2, r8
 80092f6:	464b      	mov	r3, r9
 80092f8:	1891      	adds	r1, r2, r2
 80092fa:	61b9      	str	r1, [r7, #24]
 80092fc:	415b      	adcs	r3, r3
 80092fe:	61fb      	str	r3, [r7, #28]
 8009300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009304:	4641      	mov	r1, r8
 8009306:	1851      	adds	r1, r2, r1
 8009308:	6139      	str	r1, [r7, #16]
 800930a:	4649      	mov	r1, r9
 800930c:	414b      	adcs	r3, r1
 800930e:	617b      	str	r3, [r7, #20]
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	f04f 0300 	mov.w	r3, #0
 8009318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800931c:	4659      	mov	r1, fp
 800931e:	00cb      	lsls	r3, r1, #3
 8009320:	4651      	mov	r1, sl
 8009322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009326:	4651      	mov	r1, sl
 8009328:	00ca      	lsls	r2, r1, #3
 800932a:	4610      	mov	r0, r2
 800932c:	4619      	mov	r1, r3
 800932e:	4603      	mov	r3, r0
 8009330:	4642      	mov	r2, r8
 8009332:	189b      	adds	r3, r3, r2
 8009334:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009338:	464b      	mov	r3, r9
 800933a:	460a      	mov	r2, r1
 800933c:	eb42 0303 	adc.w	r3, r2, r3
 8009340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800934e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009350:	f04f 0200 	mov.w	r2, #0
 8009354:	f04f 0300 	mov.w	r3, #0
 8009358:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800935c:	4649      	mov	r1, r9
 800935e:	008b      	lsls	r3, r1, #2
 8009360:	4641      	mov	r1, r8
 8009362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009366:	4641      	mov	r1, r8
 8009368:	008a      	lsls	r2, r1, #2
 800936a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800936e:	f7f7 fc33 	bl	8000bd8 <__aeabi_uldivmod>
 8009372:	4602      	mov	r2, r0
 8009374:	460b      	mov	r3, r1
 8009376:	4611      	mov	r1, r2
 8009378:	4b38      	ldr	r3, [pc, #224]	@ (800945c <UART_SetConfig+0x4e4>)
 800937a:	fba3 2301 	umull	r2, r3, r3, r1
 800937e:	095b      	lsrs	r3, r3, #5
 8009380:	2264      	movs	r2, #100	@ 0x64
 8009382:	fb02 f303 	mul.w	r3, r2, r3
 8009386:	1acb      	subs	r3, r1, r3
 8009388:	011b      	lsls	r3, r3, #4
 800938a:	3332      	adds	r3, #50	@ 0x32
 800938c:	4a33      	ldr	r2, [pc, #204]	@ (800945c <UART_SetConfig+0x4e4>)
 800938e:	fba2 2303 	umull	r2, r3, r2, r3
 8009392:	095b      	lsrs	r3, r3, #5
 8009394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009398:	441c      	add	r4, r3
 800939a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800939e:	2200      	movs	r2, #0
 80093a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80093a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80093a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80093a8:	4642      	mov	r2, r8
 80093aa:	464b      	mov	r3, r9
 80093ac:	1891      	adds	r1, r2, r2
 80093ae:	60b9      	str	r1, [r7, #8]
 80093b0:	415b      	adcs	r3, r3
 80093b2:	60fb      	str	r3, [r7, #12]
 80093b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093b8:	4641      	mov	r1, r8
 80093ba:	1851      	adds	r1, r2, r1
 80093bc:	6039      	str	r1, [r7, #0]
 80093be:	4649      	mov	r1, r9
 80093c0:	414b      	adcs	r3, r1
 80093c2:	607b      	str	r3, [r7, #4]
 80093c4:	f04f 0200 	mov.w	r2, #0
 80093c8:	f04f 0300 	mov.w	r3, #0
 80093cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093d0:	4659      	mov	r1, fp
 80093d2:	00cb      	lsls	r3, r1, #3
 80093d4:	4651      	mov	r1, sl
 80093d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093da:	4651      	mov	r1, sl
 80093dc:	00ca      	lsls	r2, r1, #3
 80093de:	4610      	mov	r0, r2
 80093e0:	4619      	mov	r1, r3
 80093e2:	4603      	mov	r3, r0
 80093e4:	4642      	mov	r2, r8
 80093e6:	189b      	adds	r3, r3, r2
 80093e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093ea:	464b      	mov	r3, r9
 80093ec:	460a      	mov	r2, r1
 80093ee:	eb42 0303 	adc.w	r3, r2, r3
 80093f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80093fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8009400:	f04f 0200 	mov.w	r2, #0
 8009404:	f04f 0300 	mov.w	r3, #0
 8009408:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800940c:	4649      	mov	r1, r9
 800940e:	008b      	lsls	r3, r1, #2
 8009410:	4641      	mov	r1, r8
 8009412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009416:	4641      	mov	r1, r8
 8009418:	008a      	lsls	r2, r1, #2
 800941a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800941e:	f7f7 fbdb 	bl	8000bd8 <__aeabi_uldivmod>
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	4b0d      	ldr	r3, [pc, #52]	@ (800945c <UART_SetConfig+0x4e4>)
 8009428:	fba3 1302 	umull	r1, r3, r3, r2
 800942c:	095b      	lsrs	r3, r3, #5
 800942e:	2164      	movs	r1, #100	@ 0x64
 8009430:	fb01 f303 	mul.w	r3, r1, r3
 8009434:	1ad3      	subs	r3, r2, r3
 8009436:	011b      	lsls	r3, r3, #4
 8009438:	3332      	adds	r3, #50	@ 0x32
 800943a:	4a08      	ldr	r2, [pc, #32]	@ (800945c <UART_SetConfig+0x4e4>)
 800943c:	fba2 2303 	umull	r2, r3, r2, r3
 8009440:	095b      	lsrs	r3, r3, #5
 8009442:	f003 020f 	and.w	r2, r3, #15
 8009446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4422      	add	r2, r4
 800944e:	609a      	str	r2, [r3, #8]
}
 8009450:	bf00      	nop
 8009452:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009456:	46bd      	mov	sp, r7
 8009458:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800945c:	51eb851f 	.word	0x51eb851f

08009460 <malloc>:
 8009460:	4b02      	ldr	r3, [pc, #8]	@ (800946c <malloc+0xc>)
 8009462:	4601      	mov	r1, r0
 8009464:	6818      	ldr	r0, [r3, #0]
 8009466:	f000 b82d 	b.w	80094c4 <_malloc_r>
 800946a:	bf00      	nop
 800946c:	200001a4 	.word	0x200001a4

08009470 <free>:
 8009470:	4b02      	ldr	r3, [pc, #8]	@ (800947c <free+0xc>)
 8009472:	4601      	mov	r1, r0
 8009474:	6818      	ldr	r0, [r3, #0]
 8009476:	f001 befb 	b.w	800b270 <_free_r>
 800947a:	bf00      	nop
 800947c:	200001a4 	.word	0x200001a4

08009480 <sbrk_aligned>:
 8009480:	b570      	push	{r4, r5, r6, lr}
 8009482:	4e0f      	ldr	r6, [pc, #60]	@ (80094c0 <sbrk_aligned+0x40>)
 8009484:	460c      	mov	r4, r1
 8009486:	6831      	ldr	r1, [r6, #0]
 8009488:	4605      	mov	r5, r0
 800948a:	b911      	cbnz	r1, 8009492 <sbrk_aligned+0x12>
 800948c:	f001 f838 	bl	800a500 <_sbrk_r>
 8009490:	6030      	str	r0, [r6, #0]
 8009492:	4621      	mov	r1, r4
 8009494:	4628      	mov	r0, r5
 8009496:	f001 f833 	bl	800a500 <_sbrk_r>
 800949a:	1c43      	adds	r3, r0, #1
 800949c:	d103      	bne.n	80094a6 <sbrk_aligned+0x26>
 800949e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80094a2:	4620      	mov	r0, r4
 80094a4:	bd70      	pop	{r4, r5, r6, pc}
 80094a6:	1cc4      	adds	r4, r0, #3
 80094a8:	f024 0403 	bic.w	r4, r4, #3
 80094ac:	42a0      	cmp	r0, r4
 80094ae:	d0f8      	beq.n	80094a2 <sbrk_aligned+0x22>
 80094b0:	1a21      	subs	r1, r4, r0
 80094b2:	4628      	mov	r0, r5
 80094b4:	f001 f824 	bl	800a500 <_sbrk_r>
 80094b8:	3001      	adds	r0, #1
 80094ba:	d1f2      	bne.n	80094a2 <sbrk_aligned+0x22>
 80094bc:	e7ef      	b.n	800949e <sbrk_aligned+0x1e>
 80094be:	bf00      	nop
 80094c0:	200012ec 	.word	0x200012ec

080094c4 <_malloc_r>:
 80094c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094c8:	1ccd      	adds	r5, r1, #3
 80094ca:	f025 0503 	bic.w	r5, r5, #3
 80094ce:	3508      	adds	r5, #8
 80094d0:	2d0c      	cmp	r5, #12
 80094d2:	bf38      	it	cc
 80094d4:	250c      	movcc	r5, #12
 80094d6:	2d00      	cmp	r5, #0
 80094d8:	4606      	mov	r6, r0
 80094da:	db01      	blt.n	80094e0 <_malloc_r+0x1c>
 80094dc:	42a9      	cmp	r1, r5
 80094de:	d904      	bls.n	80094ea <_malloc_r+0x26>
 80094e0:	230c      	movs	r3, #12
 80094e2:	6033      	str	r3, [r6, #0]
 80094e4:	2000      	movs	r0, #0
 80094e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095c0 <_malloc_r+0xfc>
 80094ee:	f000 f869 	bl	80095c4 <__malloc_lock>
 80094f2:	f8d8 3000 	ldr.w	r3, [r8]
 80094f6:	461c      	mov	r4, r3
 80094f8:	bb44      	cbnz	r4, 800954c <_malloc_r+0x88>
 80094fa:	4629      	mov	r1, r5
 80094fc:	4630      	mov	r0, r6
 80094fe:	f7ff ffbf 	bl	8009480 <sbrk_aligned>
 8009502:	1c43      	adds	r3, r0, #1
 8009504:	4604      	mov	r4, r0
 8009506:	d158      	bne.n	80095ba <_malloc_r+0xf6>
 8009508:	f8d8 4000 	ldr.w	r4, [r8]
 800950c:	4627      	mov	r7, r4
 800950e:	2f00      	cmp	r7, #0
 8009510:	d143      	bne.n	800959a <_malloc_r+0xd6>
 8009512:	2c00      	cmp	r4, #0
 8009514:	d04b      	beq.n	80095ae <_malloc_r+0xea>
 8009516:	6823      	ldr	r3, [r4, #0]
 8009518:	4639      	mov	r1, r7
 800951a:	4630      	mov	r0, r6
 800951c:	eb04 0903 	add.w	r9, r4, r3
 8009520:	f000 ffee 	bl	800a500 <_sbrk_r>
 8009524:	4581      	cmp	r9, r0
 8009526:	d142      	bne.n	80095ae <_malloc_r+0xea>
 8009528:	6821      	ldr	r1, [r4, #0]
 800952a:	1a6d      	subs	r5, r5, r1
 800952c:	4629      	mov	r1, r5
 800952e:	4630      	mov	r0, r6
 8009530:	f7ff ffa6 	bl	8009480 <sbrk_aligned>
 8009534:	3001      	adds	r0, #1
 8009536:	d03a      	beq.n	80095ae <_malloc_r+0xea>
 8009538:	6823      	ldr	r3, [r4, #0]
 800953a:	442b      	add	r3, r5
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	f8d8 3000 	ldr.w	r3, [r8]
 8009542:	685a      	ldr	r2, [r3, #4]
 8009544:	bb62      	cbnz	r2, 80095a0 <_malloc_r+0xdc>
 8009546:	f8c8 7000 	str.w	r7, [r8]
 800954a:	e00f      	b.n	800956c <_malloc_r+0xa8>
 800954c:	6822      	ldr	r2, [r4, #0]
 800954e:	1b52      	subs	r2, r2, r5
 8009550:	d420      	bmi.n	8009594 <_malloc_r+0xd0>
 8009552:	2a0b      	cmp	r2, #11
 8009554:	d917      	bls.n	8009586 <_malloc_r+0xc2>
 8009556:	1961      	adds	r1, r4, r5
 8009558:	42a3      	cmp	r3, r4
 800955a:	6025      	str	r5, [r4, #0]
 800955c:	bf18      	it	ne
 800955e:	6059      	strne	r1, [r3, #4]
 8009560:	6863      	ldr	r3, [r4, #4]
 8009562:	bf08      	it	eq
 8009564:	f8c8 1000 	streq.w	r1, [r8]
 8009568:	5162      	str	r2, [r4, r5]
 800956a:	604b      	str	r3, [r1, #4]
 800956c:	4630      	mov	r0, r6
 800956e:	f000 f82f 	bl	80095d0 <__malloc_unlock>
 8009572:	f104 000b 	add.w	r0, r4, #11
 8009576:	1d23      	adds	r3, r4, #4
 8009578:	f020 0007 	bic.w	r0, r0, #7
 800957c:	1ac2      	subs	r2, r0, r3
 800957e:	bf1c      	itt	ne
 8009580:	1a1b      	subne	r3, r3, r0
 8009582:	50a3      	strne	r3, [r4, r2]
 8009584:	e7af      	b.n	80094e6 <_malloc_r+0x22>
 8009586:	6862      	ldr	r2, [r4, #4]
 8009588:	42a3      	cmp	r3, r4
 800958a:	bf0c      	ite	eq
 800958c:	f8c8 2000 	streq.w	r2, [r8]
 8009590:	605a      	strne	r2, [r3, #4]
 8009592:	e7eb      	b.n	800956c <_malloc_r+0xa8>
 8009594:	4623      	mov	r3, r4
 8009596:	6864      	ldr	r4, [r4, #4]
 8009598:	e7ae      	b.n	80094f8 <_malloc_r+0x34>
 800959a:	463c      	mov	r4, r7
 800959c:	687f      	ldr	r7, [r7, #4]
 800959e:	e7b6      	b.n	800950e <_malloc_r+0x4a>
 80095a0:	461a      	mov	r2, r3
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	42a3      	cmp	r3, r4
 80095a6:	d1fb      	bne.n	80095a0 <_malloc_r+0xdc>
 80095a8:	2300      	movs	r3, #0
 80095aa:	6053      	str	r3, [r2, #4]
 80095ac:	e7de      	b.n	800956c <_malloc_r+0xa8>
 80095ae:	230c      	movs	r3, #12
 80095b0:	6033      	str	r3, [r6, #0]
 80095b2:	4630      	mov	r0, r6
 80095b4:	f000 f80c 	bl	80095d0 <__malloc_unlock>
 80095b8:	e794      	b.n	80094e4 <_malloc_r+0x20>
 80095ba:	6005      	str	r5, [r0, #0]
 80095bc:	e7d6      	b.n	800956c <_malloc_r+0xa8>
 80095be:	bf00      	nop
 80095c0:	200012f0 	.word	0x200012f0

080095c4 <__malloc_lock>:
 80095c4:	4801      	ldr	r0, [pc, #4]	@ (80095cc <__malloc_lock+0x8>)
 80095c6:	f000 bfe8 	b.w	800a59a <__retarget_lock_acquire_recursive>
 80095ca:	bf00      	nop
 80095cc:	20001434 	.word	0x20001434

080095d0 <__malloc_unlock>:
 80095d0:	4801      	ldr	r0, [pc, #4]	@ (80095d8 <__malloc_unlock+0x8>)
 80095d2:	f000 bfe3 	b.w	800a59c <__retarget_lock_release_recursive>
 80095d6:	bf00      	nop
 80095d8:	20001434 	.word	0x20001434

080095dc <realloc>:
 80095dc:	4b02      	ldr	r3, [pc, #8]	@ (80095e8 <realloc+0xc>)
 80095de:	460a      	mov	r2, r1
 80095e0:	4601      	mov	r1, r0
 80095e2:	6818      	ldr	r0, [r3, #0]
 80095e4:	f000 b802 	b.w	80095ec <_realloc_r>
 80095e8:	200001a4 	.word	0x200001a4

080095ec <_realloc_r>:
 80095ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095f0:	4607      	mov	r7, r0
 80095f2:	4614      	mov	r4, r2
 80095f4:	460d      	mov	r5, r1
 80095f6:	b921      	cbnz	r1, 8009602 <_realloc_r+0x16>
 80095f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095fc:	4611      	mov	r1, r2
 80095fe:	f7ff bf61 	b.w	80094c4 <_malloc_r>
 8009602:	b92a      	cbnz	r2, 8009610 <_realloc_r+0x24>
 8009604:	f001 fe34 	bl	800b270 <_free_r>
 8009608:	4625      	mov	r5, r4
 800960a:	4628      	mov	r0, r5
 800960c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009610:	f002 fa04 	bl	800ba1c <_malloc_usable_size_r>
 8009614:	4284      	cmp	r4, r0
 8009616:	4606      	mov	r6, r0
 8009618:	d802      	bhi.n	8009620 <_realloc_r+0x34>
 800961a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800961e:	d8f4      	bhi.n	800960a <_realloc_r+0x1e>
 8009620:	4621      	mov	r1, r4
 8009622:	4638      	mov	r0, r7
 8009624:	f7ff ff4e 	bl	80094c4 <_malloc_r>
 8009628:	4680      	mov	r8, r0
 800962a:	b908      	cbnz	r0, 8009630 <_realloc_r+0x44>
 800962c:	4645      	mov	r5, r8
 800962e:	e7ec      	b.n	800960a <_realloc_r+0x1e>
 8009630:	42b4      	cmp	r4, r6
 8009632:	4622      	mov	r2, r4
 8009634:	4629      	mov	r1, r5
 8009636:	bf28      	it	cs
 8009638:	4632      	movcs	r2, r6
 800963a:	f000 ffb0 	bl	800a59e <memcpy>
 800963e:	4629      	mov	r1, r5
 8009640:	4638      	mov	r0, r7
 8009642:	f001 fe15 	bl	800b270 <_free_r>
 8009646:	e7f1      	b.n	800962c <_realloc_r+0x40>

08009648 <__cvt>:
 8009648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800964c:	ec57 6b10 	vmov	r6, r7, d0
 8009650:	2f00      	cmp	r7, #0
 8009652:	460c      	mov	r4, r1
 8009654:	4619      	mov	r1, r3
 8009656:	463b      	mov	r3, r7
 8009658:	bfbb      	ittet	lt
 800965a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800965e:	461f      	movlt	r7, r3
 8009660:	2300      	movge	r3, #0
 8009662:	232d      	movlt	r3, #45	@ 0x2d
 8009664:	700b      	strb	r3, [r1, #0]
 8009666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009668:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800966c:	4691      	mov	r9, r2
 800966e:	f023 0820 	bic.w	r8, r3, #32
 8009672:	bfbc      	itt	lt
 8009674:	4632      	movlt	r2, r6
 8009676:	4616      	movlt	r6, r2
 8009678:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800967c:	d005      	beq.n	800968a <__cvt+0x42>
 800967e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009682:	d100      	bne.n	8009686 <__cvt+0x3e>
 8009684:	3401      	adds	r4, #1
 8009686:	2102      	movs	r1, #2
 8009688:	e000      	b.n	800968c <__cvt+0x44>
 800968a:	2103      	movs	r1, #3
 800968c:	ab03      	add	r3, sp, #12
 800968e:	9301      	str	r3, [sp, #4]
 8009690:	ab02      	add	r3, sp, #8
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	ec47 6b10 	vmov	d0, r6, r7
 8009698:	4653      	mov	r3, sl
 800969a:	4622      	mov	r2, r4
 800969c:	f001 f818 	bl	800a6d0 <_dtoa_r>
 80096a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80096a4:	4605      	mov	r5, r0
 80096a6:	d119      	bne.n	80096dc <__cvt+0x94>
 80096a8:	f019 0f01 	tst.w	r9, #1
 80096ac:	d00e      	beq.n	80096cc <__cvt+0x84>
 80096ae:	eb00 0904 	add.w	r9, r0, r4
 80096b2:	2200      	movs	r2, #0
 80096b4:	2300      	movs	r3, #0
 80096b6:	4630      	mov	r0, r6
 80096b8:	4639      	mov	r1, r7
 80096ba:	f7f7 fa1d 	bl	8000af8 <__aeabi_dcmpeq>
 80096be:	b108      	cbz	r0, 80096c4 <__cvt+0x7c>
 80096c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80096c4:	2230      	movs	r2, #48	@ 0x30
 80096c6:	9b03      	ldr	r3, [sp, #12]
 80096c8:	454b      	cmp	r3, r9
 80096ca:	d31e      	bcc.n	800970a <__cvt+0xc2>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096d0:	1b5b      	subs	r3, r3, r5
 80096d2:	4628      	mov	r0, r5
 80096d4:	6013      	str	r3, [r2, #0]
 80096d6:	b004      	add	sp, #16
 80096d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80096e0:	eb00 0904 	add.w	r9, r0, r4
 80096e4:	d1e5      	bne.n	80096b2 <__cvt+0x6a>
 80096e6:	7803      	ldrb	r3, [r0, #0]
 80096e8:	2b30      	cmp	r3, #48	@ 0x30
 80096ea:	d10a      	bne.n	8009702 <__cvt+0xba>
 80096ec:	2200      	movs	r2, #0
 80096ee:	2300      	movs	r3, #0
 80096f0:	4630      	mov	r0, r6
 80096f2:	4639      	mov	r1, r7
 80096f4:	f7f7 fa00 	bl	8000af8 <__aeabi_dcmpeq>
 80096f8:	b918      	cbnz	r0, 8009702 <__cvt+0xba>
 80096fa:	f1c4 0401 	rsb	r4, r4, #1
 80096fe:	f8ca 4000 	str.w	r4, [sl]
 8009702:	f8da 3000 	ldr.w	r3, [sl]
 8009706:	4499      	add	r9, r3
 8009708:	e7d3      	b.n	80096b2 <__cvt+0x6a>
 800970a:	1c59      	adds	r1, r3, #1
 800970c:	9103      	str	r1, [sp, #12]
 800970e:	701a      	strb	r2, [r3, #0]
 8009710:	e7d9      	b.n	80096c6 <__cvt+0x7e>

08009712 <__exponent>:
 8009712:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009714:	2900      	cmp	r1, #0
 8009716:	bfba      	itte	lt
 8009718:	4249      	neglt	r1, r1
 800971a:	232d      	movlt	r3, #45	@ 0x2d
 800971c:	232b      	movge	r3, #43	@ 0x2b
 800971e:	2909      	cmp	r1, #9
 8009720:	7002      	strb	r2, [r0, #0]
 8009722:	7043      	strb	r3, [r0, #1]
 8009724:	dd29      	ble.n	800977a <__exponent+0x68>
 8009726:	f10d 0307 	add.w	r3, sp, #7
 800972a:	461d      	mov	r5, r3
 800972c:	270a      	movs	r7, #10
 800972e:	461a      	mov	r2, r3
 8009730:	fbb1 f6f7 	udiv	r6, r1, r7
 8009734:	fb07 1416 	mls	r4, r7, r6, r1
 8009738:	3430      	adds	r4, #48	@ 0x30
 800973a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800973e:	460c      	mov	r4, r1
 8009740:	2c63      	cmp	r4, #99	@ 0x63
 8009742:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009746:	4631      	mov	r1, r6
 8009748:	dcf1      	bgt.n	800972e <__exponent+0x1c>
 800974a:	3130      	adds	r1, #48	@ 0x30
 800974c:	1e94      	subs	r4, r2, #2
 800974e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009752:	1c41      	adds	r1, r0, #1
 8009754:	4623      	mov	r3, r4
 8009756:	42ab      	cmp	r3, r5
 8009758:	d30a      	bcc.n	8009770 <__exponent+0x5e>
 800975a:	f10d 0309 	add.w	r3, sp, #9
 800975e:	1a9b      	subs	r3, r3, r2
 8009760:	42ac      	cmp	r4, r5
 8009762:	bf88      	it	hi
 8009764:	2300      	movhi	r3, #0
 8009766:	3302      	adds	r3, #2
 8009768:	4403      	add	r3, r0
 800976a:	1a18      	subs	r0, r3, r0
 800976c:	b003      	add	sp, #12
 800976e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009770:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009774:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009778:	e7ed      	b.n	8009756 <__exponent+0x44>
 800977a:	2330      	movs	r3, #48	@ 0x30
 800977c:	3130      	adds	r1, #48	@ 0x30
 800977e:	7083      	strb	r3, [r0, #2]
 8009780:	70c1      	strb	r1, [r0, #3]
 8009782:	1d03      	adds	r3, r0, #4
 8009784:	e7f1      	b.n	800976a <__exponent+0x58>
	...

08009788 <_printf_float>:
 8009788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800978c:	b08d      	sub	sp, #52	@ 0x34
 800978e:	460c      	mov	r4, r1
 8009790:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009794:	4616      	mov	r6, r2
 8009796:	461f      	mov	r7, r3
 8009798:	4605      	mov	r5, r0
 800979a:	f000 fe79 	bl	800a490 <_localeconv_r>
 800979e:	6803      	ldr	r3, [r0, #0]
 80097a0:	9304      	str	r3, [sp, #16]
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7f6 fd7c 	bl	80002a0 <strlen>
 80097a8:	2300      	movs	r3, #0
 80097aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80097ac:	f8d8 3000 	ldr.w	r3, [r8]
 80097b0:	9005      	str	r0, [sp, #20]
 80097b2:	3307      	adds	r3, #7
 80097b4:	f023 0307 	bic.w	r3, r3, #7
 80097b8:	f103 0208 	add.w	r2, r3, #8
 80097bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80097c0:	f8d4 b000 	ldr.w	fp, [r4]
 80097c4:	f8c8 2000 	str.w	r2, [r8]
 80097c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80097d0:	9307      	str	r3, [sp, #28]
 80097d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80097d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80097da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097de:	4b9c      	ldr	r3, [pc, #624]	@ (8009a50 <_printf_float+0x2c8>)
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097e4:	f7f7 f9ba 	bl	8000b5c <__aeabi_dcmpun>
 80097e8:	bb70      	cbnz	r0, 8009848 <_printf_float+0xc0>
 80097ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097ee:	4b98      	ldr	r3, [pc, #608]	@ (8009a50 <_printf_float+0x2c8>)
 80097f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097f4:	f7f7 f994 	bl	8000b20 <__aeabi_dcmple>
 80097f8:	bb30      	cbnz	r0, 8009848 <_printf_float+0xc0>
 80097fa:	2200      	movs	r2, #0
 80097fc:	2300      	movs	r3, #0
 80097fe:	4640      	mov	r0, r8
 8009800:	4649      	mov	r1, r9
 8009802:	f7f7 f983 	bl	8000b0c <__aeabi_dcmplt>
 8009806:	b110      	cbz	r0, 800980e <_printf_float+0x86>
 8009808:	232d      	movs	r3, #45	@ 0x2d
 800980a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800980e:	4a91      	ldr	r2, [pc, #580]	@ (8009a54 <_printf_float+0x2cc>)
 8009810:	4b91      	ldr	r3, [pc, #580]	@ (8009a58 <_printf_float+0x2d0>)
 8009812:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009816:	bf8c      	ite	hi
 8009818:	4690      	movhi	r8, r2
 800981a:	4698      	movls	r8, r3
 800981c:	2303      	movs	r3, #3
 800981e:	6123      	str	r3, [r4, #16]
 8009820:	f02b 0304 	bic.w	r3, fp, #4
 8009824:	6023      	str	r3, [r4, #0]
 8009826:	f04f 0900 	mov.w	r9, #0
 800982a:	9700      	str	r7, [sp, #0]
 800982c:	4633      	mov	r3, r6
 800982e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009830:	4621      	mov	r1, r4
 8009832:	4628      	mov	r0, r5
 8009834:	f000 f9d2 	bl	8009bdc <_printf_common>
 8009838:	3001      	adds	r0, #1
 800983a:	f040 808d 	bne.w	8009958 <_printf_float+0x1d0>
 800983e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009842:	b00d      	add	sp, #52	@ 0x34
 8009844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009848:	4642      	mov	r2, r8
 800984a:	464b      	mov	r3, r9
 800984c:	4640      	mov	r0, r8
 800984e:	4649      	mov	r1, r9
 8009850:	f7f7 f984 	bl	8000b5c <__aeabi_dcmpun>
 8009854:	b140      	cbz	r0, 8009868 <_printf_float+0xe0>
 8009856:	464b      	mov	r3, r9
 8009858:	2b00      	cmp	r3, #0
 800985a:	bfbc      	itt	lt
 800985c:	232d      	movlt	r3, #45	@ 0x2d
 800985e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009862:	4a7e      	ldr	r2, [pc, #504]	@ (8009a5c <_printf_float+0x2d4>)
 8009864:	4b7e      	ldr	r3, [pc, #504]	@ (8009a60 <_printf_float+0x2d8>)
 8009866:	e7d4      	b.n	8009812 <_printf_float+0x8a>
 8009868:	6863      	ldr	r3, [r4, #4]
 800986a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800986e:	9206      	str	r2, [sp, #24]
 8009870:	1c5a      	adds	r2, r3, #1
 8009872:	d13b      	bne.n	80098ec <_printf_float+0x164>
 8009874:	2306      	movs	r3, #6
 8009876:	6063      	str	r3, [r4, #4]
 8009878:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800987c:	2300      	movs	r3, #0
 800987e:	6022      	str	r2, [r4, #0]
 8009880:	9303      	str	r3, [sp, #12]
 8009882:	ab0a      	add	r3, sp, #40	@ 0x28
 8009884:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009888:	ab09      	add	r3, sp, #36	@ 0x24
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	6861      	ldr	r1, [r4, #4]
 800988e:	ec49 8b10 	vmov	d0, r8, r9
 8009892:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009896:	4628      	mov	r0, r5
 8009898:	f7ff fed6 	bl	8009648 <__cvt>
 800989c:	9b06      	ldr	r3, [sp, #24]
 800989e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80098a0:	2b47      	cmp	r3, #71	@ 0x47
 80098a2:	4680      	mov	r8, r0
 80098a4:	d129      	bne.n	80098fa <_printf_float+0x172>
 80098a6:	1cc8      	adds	r0, r1, #3
 80098a8:	db02      	blt.n	80098b0 <_printf_float+0x128>
 80098aa:	6863      	ldr	r3, [r4, #4]
 80098ac:	4299      	cmp	r1, r3
 80098ae:	dd41      	ble.n	8009934 <_printf_float+0x1ac>
 80098b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80098b4:	fa5f fa8a 	uxtb.w	sl, sl
 80098b8:	3901      	subs	r1, #1
 80098ba:	4652      	mov	r2, sl
 80098bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80098c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80098c2:	f7ff ff26 	bl	8009712 <__exponent>
 80098c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098c8:	1813      	adds	r3, r2, r0
 80098ca:	2a01      	cmp	r2, #1
 80098cc:	4681      	mov	r9, r0
 80098ce:	6123      	str	r3, [r4, #16]
 80098d0:	dc02      	bgt.n	80098d8 <_printf_float+0x150>
 80098d2:	6822      	ldr	r2, [r4, #0]
 80098d4:	07d2      	lsls	r2, r2, #31
 80098d6:	d501      	bpl.n	80098dc <_printf_float+0x154>
 80098d8:	3301      	adds	r3, #1
 80098da:	6123      	str	r3, [r4, #16]
 80098dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d0a2      	beq.n	800982a <_printf_float+0xa2>
 80098e4:	232d      	movs	r3, #45	@ 0x2d
 80098e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098ea:	e79e      	b.n	800982a <_printf_float+0xa2>
 80098ec:	9a06      	ldr	r2, [sp, #24]
 80098ee:	2a47      	cmp	r2, #71	@ 0x47
 80098f0:	d1c2      	bne.n	8009878 <_printf_float+0xf0>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1c0      	bne.n	8009878 <_printf_float+0xf0>
 80098f6:	2301      	movs	r3, #1
 80098f8:	e7bd      	b.n	8009876 <_printf_float+0xee>
 80098fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80098fe:	d9db      	bls.n	80098b8 <_printf_float+0x130>
 8009900:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009904:	d118      	bne.n	8009938 <_printf_float+0x1b0>
 8009906:	2900      	cmp	r1, #0
 8009908:	6863      	ldr	r3, [r4, #4]
 800990a:	dd0b      	ble.n	8009924 <_printf_float+0x19c>
 800990c:	6121      	str	r1, [r4, #16]
 800990e:	b913      	cbnz	r3, 8009916 <_printf_float+0x18e>
 8009910:	6822      	ldr	r2, [r4, #0]
 8009912:	07d0      	lsls	r0, r2, #31
 8009914:	d502      	bpl.n	800991c <_printf_float+0x194>
 8009916:	3301      	adds	r3, #1
 8009918:	440b      	add	r3, r1
 800991a:	6123      	str	r3, [r4, #16]
 800991c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800991e:	f04f 0900 	mov.w	r9, #0
 8009922:	e7db      	b.n	80098dc <_printf_float+0x154>
 8009924:	b913      	cbnz	r3, 800992c <_printf_float+0x1a4>
 8009926:	6822      	ldr	r2, [r4, #0]
 8009928:	07d2      	lsls	r2, r2, #31
 800992a:	d501      	bpl.n	8009930 <_printf_float+0x1a8>
 800992c:	3302      	adds	r3, #2
 800992e:	e7f4      	b.n	800991a <_printf_float+0x192>
 8009930:	2301      	movs	r3, #1
 8009932:	e7f2      	b.n	800991a <_printf_float+0x192>
 8009934:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800993a:	4299      	cmp	r1, r3
 800993c:	db05      	blt.n	800994a <_printf_float+0x1c2>
 800993e:	6823      	ldr	r3, [r4, #0]
 8009940:	6121      	str	r1, [r4, #16]
 8009942:	07d8      	lsls	r0, r3, #31
 8009944:	d5ea      	bpl.n	800991c <_printf_float+0x194>
 8009946:	1c4b      	adds	r3, r1, #1
 8009948:	e7e7      	b.n	800991a <_printf_float+0x192>
 800994a:	2900      	cmp	r1, #0
 800994c:	bfd4      	ite	le
 800994e:	f1c1 0202 	rsble	r2, r1, #2
 8009952:	2201      	movgt	r2, #1
 8009954:	4413      	add	r3, r2
 8009956:	e7e0      	b.n	800991a <_printf_float+0x192>
 8009958:	6823      	ldr	r3, [r4, #0]
 800995a:	055a      	lsls	r2, r3, #21
 800995c:	d407      	bmi.n	800996e <_printf_float+0x1e6>
 800995e:	6923      	ldr	r3, [r4, #16]
 8009960:	4642      	mov	r2, r8
 8009962:	4631      	mov	r1, r6
 8009964:	4628      	mov	r0, r5
 8009966:	47b8      	blx	r7
 8009968:	3001      	adds	r0, #1
 800996a:	d12b      	bne.n	80099c4 <_printf_float+0x23c>
 800996c:	e767      	b.n	800983e <_printf_float+0xb6>
 800996e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009972:	f240 80dd 	bls.w	8009b30 <_printf_float+0x3a8>
 8009976:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800997a:	2200      	movs	r2, #0
 800997c:	2300      	movs	r3, #0
 800997e:	f7f7 f8bb 	bl	8000af8 <__aeabi_dcmpeq>
 8009982:	2800      	cmp	r0, #0
 8009984:	d033      	beq.n	80099ee <_printf_float+0x266>
 8009986:	4a37      	ldr	r2, [pc, #220]	@ (8009a64 <_printf_float+0x2dc>)
 8009988:	2301      	movs	r3, #1
 800998a:	4631      	mov	r1, r6
 800998c:	4628      	mov	r0, r5
 800998e:	47b8      	blx	r7
 8009990:	3001      	adds	r0, #1
 8009992:	f43f af54 	beq.w	800983e <_printf_float+0xb6>
 8009996:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800999a:	4543      	cmp	r3, r8
 800999c:	db02      	blt.n	80099a4 <_printf_float+0x21c>
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	07d8      	lsls	r0, r3, #31
 80099a2:	d50f      	bpl.n	80099c4 <_printf_float+0x23c>
 80099a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099a8:	4631      	mov	r1, r6
 80099aa:	4628      	mov	r0, r5
 80099ac:	47b8      	blx	r7
 80099ae:	3001      	adds	r0, #1
 80099b0:	f43f af45 	beq.w	800983e <_printf_float+0xb6>
 80099b4:	f04f 0900 	mov.w	r9, #0
 80099b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80099bc:	f104 0a1a 	add.w	sl, r4, #26
 80099c0:	45c8      	cmp	r8, r9
 80099c2:	dc09      	bgt.n	80099d8 <_printf_float+0x250>
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	079b      	lsls	r3, r3, #30
 80099c8:	f100 8103 	bmi.w	8009bd2 <_printf_float+0x44a>
 80099cc:	68e0      	ldr	r0, [r4, #12]
 80099ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d0:	4298      	cmp	r0, r3
 80099d2:	bfb8      	it	lt
 80099d4:	4618      	movlt	r0, r3
 80099d6:	e734      	b.n	8009842 <_printf_float+0xba>
 80099d8:	2301      	movs	r3, #1
 80099da:	4652      	mov	r2, sl
 80099dc:	4631      	mov	r1, r6
 80099de:	4628      	mov	r0, r5
 80099e0:	47b8      	blx	r7
 80099e2:	3001      	adds	r0, #1
 80099e4:	f43f af2b 	beq.w	800983e <_printf_float+0xb6>
 80099e8:	f109 0901 	add.w	r9, r9, #1
 80099ec:	e7e8      	b.n	80099c0 <_printf_float+0x238>
 80099ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	dc39      	bgt.n	8009a68 <_printf_float+0x2e0>
 80099f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009a64 <_printf_float+0x2dc>)
 80099f6:	2301      	movs	r3, #1
 80099f8:	4631      	mov	r1, r6
 80099fa:	4628      	mov	r0, r5
 80099fc:	47b8      	blx	r7
 80099fe:	3001      	adds	r0, #1
 8009a00:	f43f af1d 	beq.w	800983e <_printf_float+0xb6>
 8009a04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a08:	ea59 0303 	orrs.w	r3, r9, r3
 8009a0c:	d102      	bne.n	8009a14 <_printf_float+0x28c>
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	07d9      	lsls	r1, r3, #31
 8009a12:	d5d7      	bpl.n	80099c4 <_printf_float+0x23c>
 8009a14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a18:	4631      	mov	r1, r6
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	47b8      	blx	r7
 8009a1e:	3001      	adds	r0, #1
 8009a20:	f43f af0d 	beq.w	800983e <_printf_float+0xb6>
 8009a24:	f04f 0a00 	mov.w	sl, #0
 8009a28:	f104 0b1a 	add.w	fp, r4, #26
 8009a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a2e:	425b      	negs	r3, r3
 8009a30:	4553      	cmp	r3, sl
 8009a32:	dc01      	bgt.n	8009a38 <_printf_float+0x2b0>
 8009a34:	464b      	mov	r3, r9
 8009a36:	e793      	b.n	8009960 <_printf_float+0x1d8>
 8009a38:	2301      	movs	r3, #1
 8009a3a:	465a      	mov	r2, fp
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	4628      	mov	r0, r5
 8009a40:	47b8      	blx	r7
 8009a42:	3001      	adds	r0, #1
 8009a44:	f43f aefb 	beq.w	800983e <_printf_float+0xb6>
 8009a48:	f10a 0a01 	add.w	sl, sl, #1
 8009a4c:	e7ee      	b.n	8009a2c <_printf_float+0x2a4>
 8009a4e:	bf00      	nop
 8009a50:	7fefffff 	.word	0x7fefffff
 8009a54:	0800ed3d 	.word	0x0800ed3d
 8009a58:	0800ed39 	.word	0x0800ed39
 8009a5c:	0800ed45 	.word	0x0800ed45
 8009a60:	0800ed41 	.word	0x0800ed41
 8009a64:	0800ee82 	.word	0x0800ee82
 8009a68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009a6e:	4553      	cmp	r3, sl
 8009a70:	bfa8      	it	ge
 8009a72:	4653      	movge	r3, sl
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	4699      	mov	r9, r3
 8009a78:	dc36      	bgt.n	8009ae8 <_printf_float+0x360>
 8009a7a:	f04f 0b00 	mov.w	fp, #0
 8009a7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a82:	f104 021a 	add.w	r2, r4, #26
 8009a86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a88:	9306      	str	r3, [sp, #24]
 8009a8a:	eba3 0309 	sub.w	r3, r3, r9
 8009a8e:	455b      	cmp	r3, fp
 8009a90:	dc31      	bgt.n	8009af6 <_printf_float+0x36e>
 8009a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a94:	459a      	cmp	sl, r3
 8009a96:	dc3a      	bgt.n	8009b0e <_printf_float+0x386>
 8009a98:	6823      	ldr	r3, [r4, #0]
 8009a9a:	07da      	lsls	r2, r3, #31
 8009a9c:	d437      	bmi.n	8009b0e <_printf_float+0x386>
 8009a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa0:	ebaa 0903 	sub.w	r9, sl, r3
 8009aa4:	9b06      	ldr	r3, [sp, #24]
 8009aa6:	ebaa 0303 	sub.w	r3, sl, r3
 8009aaa:	4599      	cmp	r9, r3
 8009aac:	bfa8      	it	ge
 8009aae:	4699      	movge	r9, r3
 8009ab0:	f1b9 0f00 	cmp.w	r9, #0
 8009ab4:	dc33      	bgt.n	8009b1e <_printf_float+0x396>
 8009ab6:	f04f 0800 	mov.w	r8, #0
 8009aba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009abe:	f104 0b1a 	add.w	fp, r4, #26
 8009ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac4:	ebaa 0303 	sub.w	r3, sl, r3
 8009ac8:	eba3 0309 	sub.w	r3, r3, r9
 8009acc:	4543      	cmp	r3, r8
 8009ace:	f77f af79 	ble.w	80099c4 <_printf_float+0x23c>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	465a      	mov	r2, fp
 8009ad6:	4631      	mov	r1, r6
 8009ad8:	4628      	mov	r0, r5
 8009ada:	47b8      	blx	r7
 8009adc:	3001      	adds	r0, #1
 8009ade:	f43f aeae 	beq.w	800983e <_printf_float+0xb6>
 8009ae2:	f108 0801 	add.w	r8, r8, #1
 8009ae6:	e7ec      	b.n	8009ac2 <_printf_float+0x33a>
 8009ae8:	4642      	mov	r2, r8
 8009aea:	4631      	mov	r1, r6
 8009aec:	4628      	mov	r0, r5
 8009aee:	47b8      	blx	r7
 8009af0:	3001      	adds	r0, #1
 8009af2:	d1c2      	bne.n	8009a7a <_printf_float+0x2f2>
 8009af4:	e6a3      	b.n	800983e <_printf_float+0xb6>
 8009af6:	2301      	movs	r3, #1
 8009af8:	4631      	mov	r1, r6
 8009afa:	4628      	mov	r0, r5
 8009afc:	9206      	str	r2, [sp, #24]
 8009afe:	47b8      	blx	r7
 8009b00:	3001      	adds	r0, #1
 8009b02:	f43f ae9c 	beq.w	800983e <_printf_float+0xb6>
 8009b06:	9a06      	ldr	r2, [sp, #24]
 8009b08:	f10b 0b01 	add.w	fp, fp, #1
 8009b0c:	e7bb      	b.n	8009a86 <_printf_float+0x2fe>
 8009b0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b12:	4631      	mov	r1, r6
 8009b14:	4628      	mov	r0, r5
 8009b16:	47b8      	blx	r7
 8009b18:	3001      	adds	r0, #1
 8009b1a:	d1c0      	bne.n	8009a9e <_printf_float+0x316>
 8009b1c:	e68f      	b.n	800983e <_printf_float+0xb6>
 8009b1e:	9a06      	ldr	r2, [sp, #24]
 8009b20:	464b      	mov	r3, r9
 8009b22:	4442      	add	r2, r8
 8009b24:	4631      	mov	r1, r6
 8009b26:	4628      	mov	r0, r5
 8009b28:	47b8      	blx	r7
 8009b2a:	3001      	adds	r0, #1
 8009b2c:	d1c3      	bne.n	8009ab6 <_printf_float+0x32e>
 8009b2e:	e686      	b.n	800983e <_printf_float+0xb6>
 8009b30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009b34:	f1ba 0f01 	cmp.w	sl, #1
 8009b38:	dc01      	bgt.n	8009b3e <_printf_float+0x3b6>
 8009b3a:	07db      	lsls	r3, r3, #31
 8009b3c:	d536      	bpl.n	8009bac <_printf_float+0x424>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	4642      	mov	r2, r8
 8009b42:	4631      	mov	r1, r6
 8009b44:	4628      	mov	r0, r5
 8009b46:	47b8      	blx	r7
 8009b48:	3001      	adds	r0, #1
 8009b4a:	f43f ae78 	beq.w	800983e <_printf_float+0xb6>
 8009b4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b52:	4631      	mov	r1, r6
 8009b54:	4628      	mov	r0, r5
 8009b56:	47b8      	blx	r7
 8009b58:	3001      	adds	r0, #1
 8009b5a:	f43f ae70 	beq.w	800983e <_printf_float+0xb6>
 8009b5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b62:	2200      	movs	r2, #0
 8009b64:	2300      	movs	r3, #0
 8009b66:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009b6a:	f7f6 ffc5 	bl	8000af8 <__aeabi_dcmpeq>
 8009b6e:	b9c0      	cbnz	r0, 8009ba2 <_printf_float+0x41a>
 8009b70:	4653      	mov	r3, sl
 8009b72:	f108 0201 	add.w	r2, r8, #1
 8009b76:	4631      	mov	r1, r6
 8009b78:	4628      	mov	r0, r5
 8009b7a:	47b8      	blx	r7
 8009b7c:	3001      	adds	r0, #1
 8009b7e:	d10c      	bne.n	8009b9a <_printf_float+0x412>
 8009b80:	e65d      	b.n	800983e <_printf_float+0xb6>
 8009b82:	2301      	movs	r3, #1
 8009b84:	465a      	mov	r2, fp
 8009b86:	4631      	mov	r1, r6
 8009b88:	4628      	mov	r0, r5
 8009b8a:	47b8      	blx	r7
 8009b8c:	3001      	adds	r0, #1
 8009b8e:	f43f ae56 	beq.w	800983e <_printf_float+0xb6>
 8009b92:	f108 0801 	add.w	r8, r8, #1
 8009b96:	45d0      	cmp	r8, sl
 8009b98:	dbf3      	blt.n	8009b82 <_printf_float+0x3fa>
 8009b9a:	464b      	mov	r3, r9
 8009b9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ba0:	e6df      	b.n	8009962 <_printf_float+0x1da>
 8009ba2:	f04f 0800 	mov.w	r8, #0
 8009ba6:	f104 0b1a 	add.w	fp, r4, #26
 8009baa:	e7f4      	b.n	8009b96 <_printf_float+0x40e>
 8009bac:	2301      	movs	r3, #1
 8009bae:	4642      	mov	r2, r8
 8009bb0:	e7e1      	b.n	8009b76 <_printf_float+0x3ee>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	464a      	mov	r2, r9
 8009bb6:	4631      	mov	r1, r6
 8009bb8:	4628      	mov	r0, r5
 8009bba:	47b8      	blx	r7
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	f43f ae3e 	beq.w	800983e <_printf_float+0xb6>
 8009bc2:	f108 0801 	add.w	r8, r8, #1
 8009bc6:	68e3      	ldr	r3, [r4, #12]
 8009bc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009bca:	1a5b      	subs	r3, r3, r1
 8009bcc:	4543      	cmp	r3, r8
 8009bce:	dcf0      	bgt.n	8009bb2 <_printf_float+0x42a>
 8009bd0:	e6fc      	b.n	80099cc <_printf_float+0x244>
 8009bd2:	f04f 0800 	mov.w	r8, #0
 8009bd6:	f104 0919 	add.w	r9, r4, #25
 8009bda:	e7f4      	b.n	8009bc6 <_printf_float+0x43e>

08009bdc <_printf_common>:
 8009bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be0:	4616      	mov	r6, r2
 8009be2:	4698      	mov	r8, r3
 8009be4:	688a      	ldr	r2, [r1, #8]
 8009be6:	690b      	ldr	r3, [r1, #16]
 8009be8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009bec:	4293      	cmp	r3, r2
 8009bee:	bfb8      	it	lt
 8009bf0:	4613      	movlt	r3, r2
 8009bf2:	6033      	str	r3, [r6, #0]
 8009bf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009bf8:	4607      	mov	r7, r0
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	b10a      	cbz	r2, 8009c02 <_printf_common+0x26>
 8009bfe:	3301      	adds	r3, #1
 8009c00:	6033      	str	r3, [r6, #0]
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	0699      	lsls	r1, r3, #26
 8009c06:	bf42      	ittt	mi
 8009c08:	6833      	ldrmi	r3, [r6, #0]
 8009c0a:	3302      	addmi	r3, #2
 8009c0c:	6033      	strmi	r3, [r6, #0]
 8009c0e:	6825      	ldr	r5, [r4, #0]
 8009c10:	f015 0506 	ands.w	r5, r5, #6
 8009c14:	d106      	bne.n	8009c24 <_printf_common+0x48>
 8009c16:	f104 0a19 	add.w	sl, r4, #25
 8009c1a:	68e3      	ldr	r3, [r4, #12]
 8009c1c:	6832      	ldr	r2, [r6, #0]
 8009c1e:	1a9b      	subs	r3, r3, r2
 8009c20:	42ab      	cmp	r3, r5
 8009c22:	dc26      	bgt.n	8009c72 <_printf_common+0x96>
 8009c24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009c28:	6822      	ldr	r2, [r4, #0]
 8009c2a:	3b00      	subs	r3, #0
 8009c2c:	bf18      	it	ne
 8009c2e:	2301      	movne	r3, #1
 8009c30:	0692      	lsls	r2, r2, #26
 8009c32:	d42b      	bmi.n	8009c8c <_printf_common+0xb0>
 8009c34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009c38:	4641      	mov	r1, r8
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	47c8      	blx	r9
 8009c3e:	3001      	adds	r0, #1
 8009c40:	d01e      	beq.n	8009c80 <_printf_common+0xa4>
 8009c42:	6823      	ldr	r3, [r4, #0]
 8009c44:	6922      	ldr	r2, [r4, #16]
 8009c46:	f003 0306 	and.w	r3, r3, #6
 8009c4a:	2b04      	cmp	r3, #4
 8009c4c:	bf02      	ittt	eq
 8009c4e:	68e5      	ldreq	r5, [r4, #12]
 8009c50:	6833      	ldreq	r3, [r6, #0]
 8009c52:	1aed      	subeq	r5, r5, r3
 8009c54:	68a3      	ldr	r3, [r4, #8]
 8009c56:	bf0c      	ite	eq
 8009c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c5c:	2500      	movne	r5, #0
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	bfc4      	itt	gt
 8009c62:	1a9b      	subgt	r3, r3, r2
 8009c64:	18ed      	addgt	r5, r5, r3
 8009c66:	2600      	movs	r6, #0
 8009c68:	341a      	adds	r4, #26
 8009c6a:	42b5      	cmp	r5, r6
 8009c6c:	d11a      	bne.n	8009ca4 <_printf_common+0xc8>
 8009c6e:	2000      	movs	r0, #0
 8009c70:	e008      	b.n	8009c84 <_printf_common+0xa8>
 8009c72:	2301      	movs	r3, #1
 8009c74:	4652      	mov	r2, sl
 8009c76:	4641      	mov	r1, r8
 8009c78:	4638      	mov	r0, r7
 8009c7a:	47c8      	blx	r9
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	d103      	bne.n	8009c88 <_printf_common+0xac>
 8009c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c88:	3501      	adds	r5, #1
 8009c8a:	e7c6      	b.n	8009c1a <_printf_common+0x3e>
 8009c8c:	18e1      	adds	r1, r4, r3
 8009c8e:	1c5a      	adds	r2, r3, #1
 8009c90:	2030      	movs	r0, #48	@ 0x30
 8009c92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c96:	4422      	add	r2, r4
 8009c98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ca0:	3302      	adds	r3, #2
 8009ca2:	e7c7      	b.n	8009c34 <_printf_common+0x58>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	4622      	mov	r2, r4
 8009ca8:	4641      	mov	r1, r8
 8009caa:	4638      	mov	r0, r7
 8009cac:	47c8      	blx	r9
 8009cae:	3001      	adds	r0, #1
 8009cb0:	d0e6      	beq.n	8009c80 <_printf_common+0xa4>
 8009cb2:	3601      	adds	r6, #1
 8009cb4:	e7d9      	b.n	8009c6a <_printf_common+0x8e>
	...

08009cb8 <_printf_i>:
 8009cb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cbc:	7e0f      	ldrb	r7, [r1, #24]
 8009cbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009cc0:	2f78      	cmp	r7, #120	@ 0x78
 8009cc2:	4691      	mov	r9, r2
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	460c      	mov	r4, r1
 8009cc8:	469a      	mov	sl, r3
 8009cca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009cce:	d807      	bhi.n	8009ce0 <_printf_i+0x28>
 8009cd0:	2f62      	cmp	r7, #98	@ 0x62
 8009cd2:	d80a      	bhi.n	8009cea <_printf_i+0x32>
 8009cd4:	2f00      	cmp	r7, #0
 8009cd6:	f000 80d1 	beq.w	8009e7c <_printf_i+0x1c4>
 8009cda:	2f58      	cmp	r7, #88	@ 0x58
 8009cdc:	f000 80b8 	beq.w	8009e50 <_printf_i+0x198>
 8009ce0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ce4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ce8:	e03a      	b.n	8009d60 <_printf_i+0xa8>
 8009cea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009cee:	2b15      	cmp	r3, #21
 8009cf0:	d8f6      	bhi.n	8009ce0 <_printf_i+0x28>
 8009cf2:	a101      	add	r1, pc, #4	@ (adr r1, 8009cf8 <_printf_i+0x40>)
 8009cf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009cf8:	08009d51 	.word	0x08009d51
 8009cfc:	08009d65 	.word	0x08009d65
 8009d00:	08009ce1 	.word	0x08009ce1
 8009d04:	08009ce1 	.word	0x08009ce1
 8009d08:	08009ce1 	.word	0x08009ce1
 8009d0c:	08009ce1 	.word	0x08009ce1
 8009d10:	08009d65 	.word	0x08009d65
 8009d14:	08009ce1 	.word	0x08009ce1
 8009d18:	08009ce1 	.word	0x08009ce1
 8009d1c:	08009ce1 	.word	0x08009ce1
 8009d20:	08009ce1 	.word	0x08009ce1
 8009d24:	08009e63 	.word	0x08009e63
 8009d28:	08009d8f 	.word	0x08009d8f
 8009d2c:	08009e1d 	.word	0x08009e1d
 8009d30:	08009ce1 	.word	0x08009ce1
 8009d34:	08009ce1 	.word	0x08009ce1
 8009d38:	08009e85 	.word	0x08009e85
 8009d3c:	08009ce1 	.word	0x08009ce1
 8009d40:	08009d8f 	.word	0x08009d8f
 8009d44:	08009ce1 	.word	0x08009ce1
 8009d48:	08009ce1 	.word	0x08009ce1
 8009d4c:	08009e25 	.word	0x08009e25
 8009d50:	6833      	ldr	r3, [r6, #0]
 8009d52:	1d1a      	adds	r2, r3, #4
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	6032      	str	r2, [r6, #0]
 8009d58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d60:	2301      	movs	r3, #1
 8009d62:	e09c      	b.n	8009e9e <_printf_i+0x1e6>
 8009d64:	6833      	ldr	r3, [r6, #0]
 8009d66:	6820      	ldr	r0, [r4, #0]
 8009d68:	1d19      	adds	r1, r3, #4
 8009d6a:	6031      	str	r1, [r6, #0]
 8009d6c:	0606      	lsls	r6, r0, #24
 8009d6e:	d501      	bpl.n	8009d74 <_printf_i+0xbc>
 8009d70:	681d      	ldr	r5, [r3, #0]
 8009d72:	e003      	b.n	8009d7c <_printf_i+0xc4>
 8009d74:	0645      	lsls	r5, r0, #25
 8009d76:	d5fb      	bpl.n	8009d70 <_printf_i+0xb8>
 8009d78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d7c:	2d00      	cmp	r5, #0
 8009d7e:	da03      	bge.n	8009d88 <_printf_i+0xd0>
 8009d80:	232d      	movs	r3, #45	@ 0x2d
 8009d82:	426d      	negs	r5, r5
 8009d84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d88:	4858      	ldr	r0, [pc, #352]	@ (8009eec <_printf_i+0x234>)
 8009d8a:	230a      	movs	r3, #10
 8009d8c:	e011      	b.n	8009db2 <_printf_i+0xfa>
 8009d8e:	6821      	ldr	r1, [r4, #0]
 8009d90:	6833      	ldr	r3, [r6, #0]
 8009d92:	0608      	lsls	r0, r1, #24
 8009d94:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d98:	d402      	bmi.n	8009da0 <_printf_i+0xe8>
 8009d9a:	0649      	lsls	r1, r1, #25
 8009d9c:	bf48      	it	mi
 8009d9e:	b2ad      	uxthmi	r5, r5
 8009da0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009da2:	4852      	ldr	r0, [pc, #328]	@ (8009eec <_printf_i+0x234>)
 8009da4:	6033      	str	r3, [r6, #0]
 8009da6:	bf14      	ite	ne
 8009da8:	230a      	movne	r3, #10
 8009daa:	2308      	moveq	r3, #8
 8009dac:	2100      	movs	r1, #0
 8009dae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009db2:	6866      	ldr	r6, [r4, #4]
 8009db4:	60a6      	str	r6, [r4, #8]
 8009db6:	2e00      	cmp	r6, #0
 8009db8:	db05      	blt.n	8009dc6 <_printf_i+0x10e>
 8009dba:	6821      	ldr	r1, [r4, #0]
 8009dbc:	432e      	orrs	r6, r5
 8009dbe:	f021 0104 	bic.w	r1, r1, #4
 8009dc2:	6021      	str	r1, [r4, #0]
 8009dc4:	d04b      	beq.n	8009e5e <_printf_i+0x1a6>
 8009dc6:	4616      	mov	r6, r2
 8009dc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009dcc:	fb03 5711 	mls	r7, r3, r1, r5
 8009dd0:	5dc7      	ldrb	r7, [r0, r7]
 8009dd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009dd6:	462f      	mov	r7, r5
 8009dd8:	42bb      	cmp	r3, r7
 8009dda:	460d      	mov	r5, r1
 8009ddc:	d9f4      	bls.n	8009dc8 <_printf_i+0x110>
 8009dde:	2b08      	cmp	r3, #8
 8009de0:	d10b      	bne.n	8009dfa <_printf_i+0x142>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	07df      	lsls	r7, r3, #31
 8009de6:	d508      	bpl.n	8009dfa <_printf_i+0x142>
 8009de8:	6923      	ldr	r3, [r4, #16]
 8009dea:	6861      	ldr	r1, [r4, #4]
 8009dec:	4299      	cmp	r1, r3
 8009dee:	bfde      	ittt	le
 8009df0:	2330      	movle	r3, #48	@ 0x30
 8009df2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009df6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009dfa:	1b92      	subs	r2, r2, r6
 8009dfc:	6122      	str	r2, [r4, #16]
 8009dfe:	f8cd a000 	str.w	sl, [sp]
 8009e02:	464b      	mov	r3, r9
 8009e04:	aa03      	add	r2, sp, #12
 8009e06:	4621      	mov	r1, r4
 8009e08:	4640      	mov	r0, r8
 8009e0a:	f7ff fee7 	bl	8009bdc <_printf_common>
 8009e0e:	3001      	adds	r0, #1
 8009e10:	d14a      	bne.n	8009ea8 <_printf_i+0x1f0>
 8009e12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e16:	b004      	add	sp, #16
 8009e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e1c:	6823      	ldr	r3, [r4, #0]
 8009e1e:	f043 0320 	orr.w	r3, r3, #32
 8009e22:	6023      	str	r3, [r4, #0]
 8009e24:	4832      	ldr	r0, [pc, #200]	@ (8009ef0 <_printf_i+0x238>)
 8009e26:	2778      	movs	r7, #120	@ 0x78
 8009e28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009e2c:	6823      	ldr	r3, [r4, #0]
 8009e2e:	6831      	ldr	r1, [r6, #0]
 8009e30:	061f      	lsls	r7, r3, #24
 8009e32:	f851 5b04 	ldr.w	r5, [r1], #4
 8009e36:	d402      	bmi.n	8009e3e <_printf_i+0x186>
 8009e38:	065f      	lsls	r7, r3, #25
 8009e3a:	bf48      	it	mi
 8009e3c:	b2ad      	uxthmi	r5, r5
 8009e3e:	6031      	str	r1, [r6, #0]
 8009e40:	07d9      	lsls	r1, r3, #31
 8009e42:	bf44      	itt	mi
 8009e44:	f043 0320 	orrmi.w	r3, r3, #32
 8009e48:	6023      	strmi	r3, [r4, #0]
 8009e4a:	b11d      	cbz	r5, 8009e54 <_printf_i+0x19c>
 8009e4c:	2310      	movs	r3, #16
 8009e4e:	e7ad      	b.n	8009dac <_printf_i+0xf4>
 8009e50:	4826      	ldr	r0, [pc, #152]	@ (8009eec <_printf_i+0x234>)
 8009e52:	e7e9      	b.n	8009e28 <_printf_i+0x170>
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	f023 0320 	bic.w	r3, r3, #32
 8009e5a:	6023      	str	r3, [r4, #0]
 8009e5c:	e7f6      	b.n	8009e4c <_printf_i+0x194>
 8009e5e:	4616      	mov	r6, r2
 8009e60:	e7bd      	b.n	8009dde <_printf_i+0x126>
 8009e62:	6833      	ldr	r3, [r6, #0]
 8009e64:	6825      	ldr	r5, [r4, #0]
 8009e66:	6961      	ldr	r1, [r4, #20]
 8009e68:	1d18      	adds	r0, r3, #4
 8009e6a:	6030      	str	r0, [r6, #0]
 8009e6c:	062e      	lsls	r6, r5, #24
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	d501      	bpl.n	8009e76 <_printf_i+0x1be>
 8009e72:	6019      	str	r1, [r3, #0]
 8009e74:	e002      	b.n	8009e7c <_printf_i+0x1c4>
 8009e76:	0668      	lsls	r0, r5, #25
 8009e78:	d5fb      	bpl.n	8009e72 <_printf_i+0x1ba>
 8009e7a:	8019      	strh	r1, [r3, #0]
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	4616      	mov	r6, r2
 8009e82:	e7bc      	b.n	8009dfe <_printf_i+0x146>
 8009e84:	6833      	ldr	r3, [r6, #0]
 8009e86:	1d1a      	adds	r2, r3, #4
 8009e88:	6032      	str	r2, [r6, #0]
 8009e8a:	681e      	ldr	r6, [r3, #0]
 8009e8c:	6862      	ldr	r2, [r4, #4]
 8009e8e:	2100      	movs	r1, #0
 8009e90:	4630      	mov	r0, r6
 8009e92:	f7f6 f9b5 	bl	8000200 <memchr>
 8009e96:	b108      	cbz	r0, 8009e9c <_printf_i+0x1e4>
 8009e98:	1b80      	subs	r0, r0, r6
 8009e9a:	6060      	str	r0, [r4, #4]
 8009e9c:	6863      	ldr	r3, [r4, #4]
 8009e9e:	6123      	str	r3, [r4, #16]
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ea6:	e7aa      	b.n	8009dfe <_printf_i+0x146>
 8009ea8:	6923      	ldr	r3, [r4, #16]
 8009eaa:	4632      	mov	r2, r6
 8009eac:	4649      	mov	r1, r9
 8009eae:	4640      	mov	r0, r8
 8009eb0:	47d0      	blx	sl
 8009eb2:	3001      	adds	r0, #1
 8009eb4:	d0ad      	beq.n	8009e12 <_printf_i+0x15a>
 8009eb6:	6823      	ldr	r3, [r4, #0]
 8009eb8:	079b      	lsls	r3, r3, #30
 8009eba:	d413      	bmi.n	8009ee4 <_printf_i+0x22c>
 8009ebc:	68e0      	ldr	r0, [r4, #12]
 8009ebe:	9b03      	ldr	r3, [sp, #12]
 8009ec0:	4298      	cmp	r0, r3
 8009ec2:	bfb8      	it	lt
 8009ec4:	4618      	movlt	r0, r3
 8009ec6:	e7a6      	b.n	8009e16 <_printf_i+0x15e>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	4632      	mov	r2, r6
 8009ecc:	4649      	mov	r1, r9
 8009ece:	4640      	mov	r0, r8
 8009ed0:	47d0      	blx	sl
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	d09d      	beq.n	8009e12 <_printf_i+0x15a>
 8009ed6:	3501      	adds	r5, #1
 8009ed8:	68e3      	ldr	r3, [r4, #12]
 8009eda:	9903      	ldr	r1, [sp, #12]
 8009edc:	1a5b      	subs	r3, r3, r1
 8009ede:	42ab      	cmp	r3, r5
 8009ee0:	dcf2      	bgt.n	8009ec8 <_printf_i+0x210>
 8009ee2:	e7eb      	b.n	8009ebc <_printf_i+0x204>
 8009ee4:	2500      	movs	r5, #0
 8009ee6:	f104 0619 	add.w	r6, r4, #25
 8009eea:	e7f5      	b.n	8009ed8 <_printf_i+0x220>
 8009eec:	0800ed49 	.word	0x0800ed49
 8009ef0:	0800ed5a 	.word	0x0800ed5a

08009ef4 <std>:
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	b510      	push	{r4, lr}
 8009ef8:	4604      	mov	r4, r0
 8009efa:	e9c0 3300 	strd	r3, r3, [r0]
 8009efe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f02:	6083      	str	r3, [r0, #8]
 8009f04:	8181      	strh	r1, [r0, #12]
 8009f06:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f08:	81c2      	strh	r2, [r0, #14]
 8009f0a:	6183      	str	r3, [r0, #24]
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	2208      	movs	r2, #8
 8009f10:	305c      	adds	r0, #92	@ 0x5c
 8009f12:	f000 fa7f 	bl	800a414 <memset>
 8009f16:	4b0d      	ldr	r3, [pc, #52]	@ (8009f4c <std+0x58>)
 8009f18:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f50 <std+0x5c>)
 8009f1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f54 <std+0x60>)
 8009f20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009f22:	4b0d      	ldr	r3, [pc, #52]	@ (8009f58 <std+0x64>)
 8009f24:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f26:	4b0d      	ldr	r3, [pc, #52]	@ (8009f5c <std+0x68>)
 8009f28:	6224      	str	r4, [r4, #32]
 8009f2a:	429c      	cmp	r4, r3
 8009f2c:	d006      	beq.n	8009f3c <std+0x48>
 8009f2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009f32:	4294      	cmp	r4, r2
 8009f34:	d002      	beq.n	8009f3c <std+0x48>
 8009f36:	33d0      	adds	r3, #208	@ 0xd0
 8009f38:	429c      	cmp	r4, r3
 8009f3a:	d105      	bne.n	8009f48 <std+0x54>
 8009f3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f44:	f000 bb28 	b.w	800a598 <__retarget_lock_init_recursive>
 8009f48:	bd10      	pop	{r4, pc}
 8009f4a:	bf00      	nop
 8009f4c:	0800a261 	.word	0x0800a261
 8009f50:	0800a287 	.word	0x0800a287
 8009f54:	0800a2bf 	.word	0x0800a2bf
 8009f58:	0800a2e3 	.word	0x0800a2e3
 8009f5c:	200012f4 	.word	0x200012f4

08009f60 <stdio_exit_handler>:
 8009f60:	4a02      	ldr	r2, [pc, #8]	@ (8009f6c <stdio_exit_handler+0xc>)
 8009f62:	4903      	ldr	r1, [pc, #12]	@ (8009f70 <stdio_exit_handler+0x10>)
 8009f64:	4803      	ldr	r0, [pc, #12]	@ (8009f74 <stdio_exit_handler+0x14>)
 8009f66:	f000 b869 	b.w	800a03c <_fwalk_sglue>
 8009f6a:	bf00      	nop
 8009f6c:	2000002c 	.word	0x2000002c
 8009f70:	0800c6bd 	.word	0x0800c6bd
 8009f74:	200001a8 	.word	0x200001a8

08009f78 <cleanup_stdio>:
 8009f78:	6841      	ldr	r1, [r0, #4]
 8009f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009fac <cleanup_stdio+0x34>)
 8009f7c:	4299      	cmp	r1, r3
 8009f7e:	b510      	push	{r4, lr}
 8009f80:	4604      	mov	r4, r0
 8009f82:	d001      	beq.n	8009f88 <cleanup_stdio+0x10>
 8009f84:	f002 fb9a 	bl	800c6bc <_fflush_r>
 8009f88:	68a1      	ldr	r1, [r4, #8]
 8009f8a:	4b09      	ldr	r3, [pc, #36]	@ (8009fb0 <cleanup_stdio+0x38>)
 8009f8c:	4299      	cmp	r1, r3
 8009f8e:	d002      	beq.n	8009f96 <cleanup_stdio+0x1e>
 8009f90:	4620      	mov	r0, r4
 8009f92:	f002 fb93 	bl	800c6bc <_fflush_r>
 8009f96:	68e1      	ldr	r1, [r4, #12]
 8009f98:	4b06      	ldr	r3, [pc, #24]	@ (8009fb4 <cleanup_stdio+0x3c>)
 8009f9a:	4299      	cmp	r1, r3
 8009f9c:	d004      	beq.n	8009fa8 <cleanup_stdio+0x30>
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fa4:	f002 bb8a 	b.w	800c6bc <_fflush_r>
 8009fa8:	bd10      	pop	{r4, pc}
 8009faa:	bf00      	nop
 8009fac:	200012f4 	.word	0x200012f4
 8009fb0:	2000135c 	.word	0x2000135c
 8009fb4:	200013c4 	.word	0x200013c4

08009fb8 <global_stdio_init.part.0>:
 8009fb8:	b510      	push	{r4, lr}
 8009fba:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe8 <global_stdio_init.part.0+0x30>)
 8009fbc:	4c0b      	ldr	r4, [pc, #44]	@ (8009fec <global_stdio_init.part.0+0x34>)
 8009fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8009ff0 <global_stdio_init.part.0+0x38>)
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	2104      	movs	r1, #4
 8009fc8:	f7ff ff94 	bl	8009ef4 <std>
 8009fcc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	2109      	movs	r1, #9
 8009fd4:	f7ff ff8e 	bl	8009ef4 <std>
 8009fd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009fdc:	2202      	movs	r2, #2
 8009fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fe2:	2112      	movs	r1, #18
 8009fe4:	f7ff bf86 	b.w	8009ef4 <std>
 8009fe8:	2000142c 	.word	0x2000142c
 8009fec:	200012f4 	.word	0x200012f4
 8009ff0:	08009f61 	.word	0x08009f61

08009ff4 <__sfp_lock_acquire>:
 8009ff4:	4801      	ldr	r0, [pc, #4]	@ (8009ffc <__sfp_lock_acquire+0x8>)
 8009ff6:	f000 bad0 	b.w	800a59a <__retarget_lock_acquire_recursive>
 8009ffa:	bf00      	nop
 8009ffc:	20001435 	.word	0x20001435

0800a000 <__sfp_lock_release>:
 800a000:	4801      	ldr	r0, [pc, #4]	@ (800a008 <__sfp_lock_release+0x8>)
 800a002:	f000 bacb 	b.w	800a59c <__retarget_lock_release_recursive>
 800a006:	bf00      	nop
 800a008:	20001435 	.word	0x20001435

0800a00c <__sinit>:
 800a00c:	b510      	push	{r4, lr}
 800a00e:	4604      	mov	r4, r0
 800a010:	f7ff fff0 	bl	8009ff4 <__sfp_lock_acquire>
 800a014:	6a23      	ldr	r3, [r4, #32]
 800a016:	b11b      	cbz	r3, 800a020 <__sinit+0x14>
 800a018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a01c:	f7ff bff0 	b.w	800a000 <__sfp_lock_release>
 800a020:	4b04      	ldr	r3, [pc, #16]	@ (800a034 <__sinit+0x28>)
 800a022:	6223      	str	r3, [r4, #32]
 800a024:	4b04      	ldr	r3, [pc, #16]	@ (800a038 <__sinit+0x2c>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d1f5      	bne.n	800a018 <__sinit+0xc>
 800a02c:	f7ff ffc4 	bl	8009fb8 <global_stdio_init.part.0>
 800a030:	e7f2      	b.n	800a018 <__sinit+0xc>
 800a032:	bf00      	nop
 800a034:	08009f79 	.word	0x08009f79
 800a038:	2000142c 	.word	0x2000142c

0800a03c <_fwalk_sglue>:
 800a03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a040:	4607      	mov	r7, r0
 800a042:	4688      	mov	r8, r1
 800a044:	4614      	mov	r4, r2
 800a046:	2600      	movs	r6, #0
 800a048:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a04c:	f1b9 0901 	subs.w	r9, r9, #1
 800a050:	d505      	bpl.n	800a05e <_fwalk_sglue+0x22>
 800a052:	6824      	ldr	r4, [r4, #0]
 800a054:	2c00      	cmp	r4, #0
 800a056:	d1f7      	bne.n	800a048 <_fwalk_sglue+0xc>
 800a058:	4630      	mov	r0, r6
 800a05a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a05e:	89ab      	ldrh	r3, [r5, #12]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d907      	bls.n	800a074 <_fwalk_sglue+0x38>
 800a064:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a068:	3301      	adds	r3, #1
 800a06a:	d003      	beq.n	800a074 <_fwalk_sglue+0x38>
 800a06c:	4629      	mov	r1, r5
 800a06e:	4638      	mov	r0, r7
 800a070:	47c0      	blx	r8
 800a072:	4306      	orrs	r6, r0
 800a074:	3568      	adds	r5, #104	@ 0x68
 800a076:	e7e9      	b.n	800a04c <_fwalk_sglue+0x10>

0800a078 <iprintf>:
 800a078:	b40f      	push	{r0, r1, r2, r3}
 800a07a:	b507      	push	{r0, r1, r2, lr}
 800a07c:	4906      	ldr	r1, [pc, #24]	@ (800a098 <iprintf+0x20>)
 800a07e:	ab04      	add	r3, sp, #16
 800a080:	6808      	ldr	r0, [r1, #0]
 800a082:	f853 2b04 	ldr.w	r2, [r3], #4
 800a086:	6881      	ldr	r1, [r0, #8]
 800a088:	9301      	str	r3, [sp, #4]
 800a08a:	f002 f82d 	bl	800c0e8 <_vfiprintf_r>
 800a08e:	b003      	add	sp, #12
 800a090:	f85d eb04 	ldr.w	lr, [sp], #4
 800a094:	b004      	add	sp, #16
 800a096:	4770      	bx	lr
 800a098:	200001a4 	.word	0x200001a4

0800a09c <_puts_r>:
 800a09c:	6a03      	ldr	r3, [r0, #32]
 800a09e:	b570      	push	{r4, r5, r6, lr}
 800a0a0:	6884      	ldr	r4, [r0, #8]
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	460e      	mov	r6, r1
 800a0a6:	b90b      	cbnz	r3, 800a0ac <_puts_r+0x10>
 800a0a8:	f7ff ffb0 	bl	800a00c <__sinit>
 800a0ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0ae:	07db      	lsls	r3, r3, #31
 800a0b0:	d405      	bmi.n	800a0be <_puts_r+0x22>
 800a0b2:	89a3      	ldrh	r3, [r4, #12]
 800a0b4:	0598      	lsls	r0, r3, #22
 800a0b6:	d402      	bmi.n	800a0be <_puts_r+0x22>
 800a0b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ba:	f000 fa6e 	bl	800a59a <__retarget_lock_acquire_recursive>
 800a0be:	89a3      	ldrh	r3, [r4, #12]
 800a0c0:	0719      	lsls	r1, r3, #28
 800a0c2:	d502      	bpl.n	800a0ca <_puts_r+0x2e>
 800a0c4:	6923      	ldr	r3, [r4, #16]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d135      	bne.n	800a136 <_puts_r+0x9a>
 800a0ca:	4621      	mov	r1, r4
 800a0cc:	4628      	mov	r0, r5
 800a0ce:	f000 f94b 	bl	800a368 <__swsetup_r>
 800a0d2:	b380      	cbz	r0, 800a136 <_puts_r+0x9a>
 800a0d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a0d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0da:	07da      	lsls	r2, r3, #31
 800a0dc:	d405      	bmi.n	800a0ea <_puts_r+0x4e>
 800a0de:	89a3      	ldrh	r3, [r4, #12]
 800a0e0:	059b      	lsls	r3, r3, #22
 800a0e2:	d402      	bmi.n	800a0ea <_puts_r+0x4e>
 800a0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0e6:	f000 fa59 	bl	800a59c <__retarget_lock_release_recursive>
 800a0ea:	4628      	mov	r0, r5
 800a0ec:	bd70      	pop	{r4, r5, r6, pc}
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	da04      	bge.n	800a0fc <_puts_r+0x60>
 800a0f2:	69a2      	ldr	r2, [r4, #24]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	dc17      	bgt.n	800a128 <_puts_r+0x8c>
 800a0f8:	290a      	cmp	r1, #10
 800a0fa:	d015      	beq.n	800a128 <_puts_r+0x8c>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	1c5a      	adds	r2, r3, #1
 800a100:	6022      	str	r2, [r4, #0]
 800a102:	7019      	strb	r1, [r3, #0]
 800a104:	68a3      	ldr	r3, [r4, #8]
 800a106:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a10a:	3b01      	subs	r3, #1
 800a10c:	60a3      	str	r3, [r4, #8]
 800a10e:	2900      	cmp	r1, #0
 800a110:	d1ed      	bne.n	800a0ee <_puts_r+0x52>
 800a112:	2b00      	cmp	r3, #0
 800a114:	da11      	bge.n	800a13a <_puts_r+0x9e>
 800a116:	4622      	mov	r2, r4
 800a118:	210a      	movs	r1, #10
 800a11a:	4628      	mov	r0, r5
 800a11c:	f000 f8e5 	bl	800a2ea <__swbuf_r>
 800a120:	3001      	adds	r0, #1
 800a122:	d0d7      	beq.n	800a0d4 <_puts_r+0x38>
 800a124:	250a      	movs	r5, #10
 800a126:	e7d7      	b.n	800a0d8 <_puts_r+0x3c>
 800a128:	4622      	mov	r2, r4
 800a12a:	4628      	mov	r0, r5
 800a12c:	f000 f8dd 	bl	800a2ea <__swbuf_r>
 800a130:	3001      	adds	r0, #1
 800a132:	d1e7      	bne.n	800a104 <_puts_r+0x68>
 800a134:	e7ce      	b.n	800a0d4 <_puts_r+0x38>
 800a136:	3e01      	subs	r6, #1
 800a138:	e7e4      	b.n	800a104 <_puts_r+0x68>
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	1c5a      	adds	r2, r3, #1
 800a13e:	6022      	str	r2, [r4, #0]
 800a140:	220a      	movs	r2, #10
 800a142:	701a      	strb	r2, [r3, #0]
 800a144:	e7ee      	b.n	800a124 <_puts_r+0x88>
	...

0800a148 <puts>:
 800a148:	4b02      	ldr	r3, [pc, #8]	@ (800a154 <puts+0xc>)
 800a14a:	4601      	mov	r1, r0
 800a14c:	6818      	ldr	r0, [r3, #0]
 800a14e:	f7ff bfa5 	b.w	800a09c <_puts_r>
 800a152:	bf00      	nop
 800a154:	200001a4 	.word	0x200001a4

0800a158 <sniprintf>:
 800a158:	b40c      	push	{r2, r3}
 800a15a:	b530      	push	{r4, r5, lr}
 800a15c:	4b18      	ldr	r3, [pc, #96]	@ (800a1c0 <sniprintf+0x68>)
 800a15e:	1e0c      	subs	r4, r1, #0
 800a160:	681d      	ldr	r5, [r3, #0]
 800a162:	b09d      	sub	sp, #116	@ 0x74
 800a164:	da08      	bge.n	800a178 <sniprintf+0x20>
 800a166:	238b      	movs	r3, #139	@ 0x8b
 800a168:	602b      	str	r3, [r5, #0]
 800a16a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a16e:	b01d      	add	sp, #116	@ 0x74
 800a170:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a174:	b002      	add	sp, #8
 800a176:	4770      	bx	lr
 800a178:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a17c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a180:	f04f 0300 	mov.w	r3, #0
 800a184:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a186:	bf14      	ite	ne
 800a188:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a18c:	4623      	moveq	r3, r4
 800a18e:	9304      	str	r3, [sp, #16]
 800a190:	9307      	str	r3, [sp, #28]
 800a192:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a196:	9002      	str	r0, [sp, #8]
 800a198:	9006      	str	r0, [sp, #24]
 800a19a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a19e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1a0:	ab21      	add	r3, sp, #132	@ 0x84
 800a1a2:	a902      	add	r1, sp, #8
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	9301      	str	r3, [sp, #4]
 800a1a8:	f001 fca8 	bl	800bafc <_svfiprintf_r>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	bfbc      	itt	lt
 800a1b0:	238b      	movlt	r3, #139	@ 0x8b
 800a1b2:	602b      	strlt	r3, [r5, #0]
 800a1b4:	2c00      	cmp	r4, #0
 800a1b6:	d0da      	beq.n	800a16e <sniprintf+0x16>
 800a1b8:	9b02      	ldr	r3, [sp, #8]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	701a      	strb	r2, [r3, #0]
 800a1be:	e7d6      	b.n	800a16e <sniprintf+0x16>
 800a1c0:	200001a4 	.word	0x200001a4

0800a1c4 <siprintf>:
 800a1c4:	b40e      	push	{r1, r2, r3}
 800a1c6:	b510      	push	{r4, lr}
 800a1c8:	b09d      	sub	sp, #116	@ 0x74
 800a1ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a1cc:	9002      	str	r0, [sp, #8]
 800a1ce:	9006      	str	r0, [sp, #24]
 800a1d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a1d4:	480a      	ldr	r0, [pc, #40]	@ (800a200 <siprintf+0x3c>)
 800a1d6:	9107      	str	r1, [sp, #28]
 800a1d8:	9104      	str	r1, [sp, #16]
 800a1da:	490a      	ldr	r1, [pc, #40]	@ (800a204 <siprintf+0x40>)
 800a1dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1e0:	9105      	str	r1, [sp, #20]
 800a1e2:	2400      	movs	r4, #0
 800a1e4:	a902      	add	r1, sp, #8
 800a1e6:	6800      	ldr	r0, [r0, #0]
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a1ec:	f001 fc86 	bl	800bafc <_svfiprintf_r>
 800a1f0:	9b02      	ldr	r3, [sp, #8]
 800a1f2:	701c      	strb	r4, [r3, #0]
 800a1f4:	b01d      	add	sp, #116	@ 0x74
 800a1f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1fa:	b003      	add	sp, #12
 800a1fc:	4770      	bx	lr
 800a1fe:	bf00      	nop
 800a200:	200001a4 	.word	0x200001a4
 800a204:	ffff0208 	.word	0xffff0208

0800a208 <siscanf>:
 800a208:	b40e      	push	{r1, r2, r3}
 800a20a:	b570      	push	{r4, r5, r6, lr}
 800a20c:	b09d      	sub	sp, #116	@ 0x74
 800a20e:	ac21      	add	r4, sp, #132	@ 0x84
 800a210:	2500      	movs	r5, #0
 800a212:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a216:	f854 6b04 	ldr.w	r6, [r4], #4
 800a21a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a21e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a220:	9002      	str	r0, [sp, #8]
 800a222:	9006      	str	r0, [sp, #24]
 800a224:	f7f6 f83c 	bl	80002a0 <strlen>
 800a228:	4b0b      	ldr	r3, [pc, #44]	@ (800a258 <siscanf+0x50>)
 800a22a:	9003      	str	r0, [sp, #12]
 800a22c:	9007      	str	r0, [sp, #28]
 800a22e:	480b      	ldr	r0, [pc, #44]	@ (800a25c <siscanf+0x54>)
 800a230:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a232:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a236:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a23a:	4632      	mov	r2, r6
 800a23c:	4623      	mov	r3, r4
 800a23e:	a902      	add	r1, sp, #8
 800a240:	6800      	ldr	r0, [r0, #0]
 800a242:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a244:	9514      	str	r5, [sp, #80]	@ 0x50
 800a246:	9401      	str	r4, [sp, #4]
 800a248:	f001 fdae 	bl	800bda8 <__ssvfiscanf_r>
 800a24c:	b01d      	add	sp, #116	@ 0x74
 800a24e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a252:	b003      	add	sp, #12
 800a254:	4770      	bx	lr
 800a256:	bf00      	nop
 800a258:	0800a283 	.word	0x0800a283
 800a25c:	200001a4 	.word	0x200001a4

0800a260 <__sread>:
 800a260:	b510      	push	{r4, lr}
 800a262:	460c      	mov	r4, r1
 800a264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a268:	f000 f938 	bl	800a4dc <_read_r>
 800a26c:	2800      	cmp	r0, #0
 800a26e:	bfab      	itete	ge
 800a270:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a272:	89a3      	ldrhlt	r3, [r4, #12]
 800a274:	181b      	addge	r3, r3, r0
 800a276:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a27a:	bfac      	ite	ge
 800a27c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a27e:	81a3      	strhlt	r3, [r4, #12]
 800a280:	bd10      	pop	{r4, pc}

0800a282 <__seofread>:
 800a282:	2000      	movs	r0, #0
 800a284:	4770      	bx	lr

0800a286 <__swrite>:
 800a286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a28a:	461f      	mov	r7, r3
 800a28c:	898b      	ldrh	r3, [r1, #12]
 800a28e:	05db      	lsls	r3, r3, #23
 800a290:	4605      	mov	r5, r0
 800a292:	460c      	mov	r4, r1
 800a294:	4616      	mov	r6, r2
 800a296:	d505      	bpl.n	800a2a4 <__swrite+0x1e>
 800a298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a29c:	2302      	movs	r3, #2
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f000 f90a 	bl	800a4b8 <_lseek_r>
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2ae:	81a3      	strh	r3, [r4, #12]
 800a2b0:	4632      	mov	r2, r6
 800a2b2:	463b      	mov	r3, r7
 800a2b4:	4628      	mov	r0, r5
 800a2b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ba:	f000 b931 	b.w	800a520 <_write_r>

0800a2be <__sseek>:
 800a2be:	b510      	push	{r4, lr}
 800a2c0:	460c      	mov	r4, r1
 800a2c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c6:	f000 f8f7 	bl	800a4b8 <_lseek_r>
 800a2ca:	1c43      	adds	r3, r0, #1
 800a2cc:	89a3      	ldrh	r3, [r4, #12]
 800a2ce:	bf15      	itete	ne
 800a2d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a2d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a2d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a2da:	81a3      	strheq	r3, [r4, #12]
 800a2dc:	bf18      	it	ne
 800a2de:	81a3      	strhne	r3, [r4, #12]
 800a2e0:	bd10      	pop	{r4, pc}

0800a2e2 <__sclose>:
 800a2e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2e6:	f000 b8d7 	b.w	800a498 <_close_r>

0800a2ea <__swbuf_r>:
 800a2ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ec:	460e      	mov	r6, r1
 800a2ee:	4614      	mov	r4, r2
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	b118      	cbz	r0, 800a2fc <__swbuf_r+0x12>
 800a2f4:	6a03      	ldr	r3, [r0, #32]
 800a2f6:	b90b      	cbnz	r3, 800a2fc <__swbuf_r+0x12>
 800a2f8:	f7ff fe88 	bl	800a00c <__sinit>
 800a2fc:	69a3      	ldr	r3, [r4, #24]
 800a2fe:	60a3      	str	r3, [r4, #8]
 800a300:	89a3      	ldrh	r3, [r4, #12]
 800a302:	071a      	lsls	r2, r3, #28
 800a304:	d501      	bpl.n	800a30a <__swbuf_r+0x20>
 800a306:	6923      	ldr	r3, [r4, #16]
 800a308:	b943      	cbnz	r3, 800a31c <__swbuf_r+0x32>
 800a30a:	4621      	mov	r1, r4
 800a30c:	4628      	mov	r0, r5
 800a30e:	f000 f82b 	bl	800a368 <__swsetup_r>
 800a312:	b118      	cbz	r0, 800a31c <__swbuf_r+0x32>
 800a314:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a318:	4638      	mov	r0, r7
 800a31a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a31c:	6823      	ldr	r3, [r4, #0]
 800a31e:	6922      	ldr	r2, [r4, #16]
 800a320:	1a98      	subs	r0, r3, r2
 800a322:	6963      	ldr	r3, [r4, #20]
 800a324:	b2f6      	uxtb	r6, r6
 800a326:	4283      	cmp	r3, r0
 800a328:	4637      	mov	r7, r6
 800a32a:	dc05      	bgt.n	800a338 <__swbuf_r+0x4e>
 800a32c:	4621      	mov	r1, r4
 800a32e:	4628      	mov	r0, r5
 800a330:	f002 f9c4 	bl	800c6bc <_fflush_r>
 800a334:	2800      	cmp	r0, #0
 800a336:	d1ed      	bne.n	800a314 <__swbuf_r+0x2a>
 800a338:	68a3      	ldr	r3, [r4, #8]
 800a33a:	3b01      	subs	r3, #1
 800a33c:	60a3      	str	r3, [r4, #8]
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	1c5a      	adds	r2, r3, #1
 800a342:	6022      	str	r2, [r4, #0]
 800a344:	701e      	strb	r6, [r3, #0]
 800a346:	6962      	ldr	r2, [r4, #20]
 800a348:	1c43      	adds	r3, r0, #1
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d004      	beq.n	800a358 <__swbuf_r+0x6e>
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	07db      	lsls	r3, r3, #31
 800a352:	d5e1      	bpl.n	800a318 <__swbuf_r+0x2e>
 800a354:	2e0a      	cmp	r6, #10
 800a356:	d1df      	bne.n	800a318 <__swbuf_r+0x2e>
 800a358:	4621      	mov	r1, r4
 800a35a:	4628      	mov	r0, r5
 800a35c:	f002 f9ae 	bl	800c6bc <_fflush_r>
 800a360:	2800      	cmp	r0, #0
 800a362:	d0d9      	beq.n	800a318 <__swbuf_r+0x2e>
 800a364:	e7d6      	b.n	800a314 <__swbuf_r+0x2a>
	...

0800a368 <__swsetup_r>:
 800a368:	b538      	push	{r3, r4, r5, lr}
 800a36a:	4b29      	ldr	r3, [pc, #164]	@ (800a410 <__swsetup_r+0xa8>)
 800a36c:	4605      	mov	r5, r0
 800a36e:	6818      	ldr	r0, [r3, #0]
 800a370:	460c      	mov	r4, r1
 800a372:	b118      	cbz	r0, 800a37c <__swsetup_r+0x14>
 800a374:	6a03      	ldr	r3, [r0, #32]
 800a376:	b90b      	cbnz	r3, 800a37c <__swsetup_r+0x14>
 800a378:	f7ff fe48 	bl	800a00c <__sinit>
 800a37c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a380:	0719      	lsls	r1, r3, #28
 800a382:	d422      	bmi.n	800a3ca <__swsetup_r+0x62>
 800a384:	06da      	lsls	r2, r3, #27
 800a386:	d407      	bmi.n	800a398 <__swsetup_r+0x30>
 800a388:	2209      	movs	r2, #9
 800a38a:	602a      	str	r2, [r5, #0]
 800a38c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a390:	81a3      	strh	r3, [r4, #12]
 800a392:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a396:	e033      	b.n	800a400 <__swsetup_r+0x98>
 800a398:	0758      	lsls	r0, r3, #29
 800a39a:	d512      	bpl.n	800a3c2 <__swsetup_r+0x5a>
 800a39c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a39e:	b141      	cbz	r1, 800a3b2 <__swsetup_r+0x4a>
 800a3a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3a4:	4299      	cmp	r1, r3
 800a3a6:	d002      	beq.n	800a3ae <__swsetup_r+0x46>
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f000 ff61 	bl	800b270 <_free_r>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6063      	str	r3, [r4, #4]
 800a3be:	6923      	ldr	r3, [r4, #16]
 800a3c0:	6023      	str	r3, [r4, #0]
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	f043 0308 	orr.w	r3, r3, #8
 800a3c8:	81a3      	strh	r3, [r4, #12]
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	b94b      	cbnz	r3, 800a3e2 <__swsetup_r+0x7a>
 800a3ce:	89a3      	ldrh	r3, [r4, #12]
 800a3d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a3d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3d8:	d003      	beq.n	800a3e2 <__swsetup_r+0x7a>
 800a3da:	4621      	mov	r1, r4
 800a3dc:	4628      	mov	r0, r5
 800a3de:	f002 f9bb 	bl	800c758 <__smakebuf_r>
 800a3e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3e6:	f013 0201 	ands.w	r2, r3, #1
 800a3ea:	d00a      	beq.n	800a402 <__swsetup_r+0x9a>
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	60a2      	str	r2, [r4, #8]
 800a3f0:	6962      	ldr	r2, [r4, #20]
 800a3f2:	4252      	negs	r2, r2
 800a3f4:	61a2      	str	r2, [r4, #24]
 800a3f6:	6922      	ldr	r2, [r4, #16]
 800a3f8:	b942      	cbnz	r2, 800a40c <__swsetup_r+0xa4>
 800a3fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3fe:	d1c5      	bne.n	800a38c <__swsetup_r+0x24>
 800a400:	bd38      	pop	{r3, r4, r5, pc}
 800a402:	0799      	lsls	r1, r3, #30
 800a404:	bf58      	it	pl
 800a406:	6962      	ldrpl	r2, [r4, #20]
 800a408:	60a2      	str	r2, [r4, #8]
 800a40a:	e7f4      	b.n	800a3f6 <__swsetup_r+0x8e>
 800a40c:	2000      	movs	r0, #0
 800a40e:	e7f7      	b.n	800a400 <__swsetup_r+0x98>
 800a410:	200001a4 	.word	0x200001a4

0800a414 <memset>:
 800a414:	4402      	add	r2, r0
 800a416:	4603      	mov	r3, r0
 800a418:	4293      	cmp	r3, r2
 800a41a:	d100      	bne.n	800a41e <memset+0xa>
 800a41c:	4770      	bx	lr
 800a41e:	f803 1b01 	strb.w	r1, [r3], #1
 800a422:	e7f9      	b.n	800a418 <memset+0x4>

0800a424 <strchr>:
 800a424:	b2c9      	uxtb	r1, r1
 800a426:	4603      	mov	r3, r0
 800a428:	4618      	mov	r0, r3
 800a42a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42e:	b112      	cbz	r2, 800a436 <strchr+0x12>
 800a430:	428a      	cmp	r2, r1
 800a432:	d1f9      	bne.n	800a428 <strchr+0x4>
 800a434:	4770      	bx	lr
 800a436:	2900      	cmp	r1, #0
 800a438:	bf18      	it	ne
 800a43a:	2000      	movne	r0, #0
 800a43c:	4770      	bx	lr

0800a43e <strncpy>:
 800a43e:	b510      	push	{r4, lr}
 800a440:	3901      	subs	r1, #1
 800a442:	4603      	mov	r3, r0
 800a444:	b132      	cbz	r2, 800a454 <strncpy+0x16>
 800a446:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a44a:	f803 4b01 	strb.w	r4, [r3], #1
 800a44e:	3a01      	subs	r2, #1
 800a450:	2c00      	cmp	r4, #0
 800a452:	d1f7      	bne.n	800a444 <strncpy+0x6>
 800a454:	441a      	add	r2, r3
 800a456:	2100      	movs	r1, #0
 800a458:	4293      	cmp	r3, r2
 800a45a:	d100      	bne.n	800a45e <strncpy+0x20>
 800a45c:	bd10      	pop	{r4, pc}
 800a45e:	f803 1b01 	strb.w	r1, [r3], #1
 800a462:	e7f9      	b.n	800a458 <strncpy+0x1a>

0800a464 <strstr>:
 800a464:	780a      	ldrb	r2, [r1, #0]
 800a466:	b570      	push	{r4, r5, r6, lr}
 800a468:	b96a      	cbnz	r2, 800a486 <strstr+0x22>
 800a46a:	bd70      	pop	{r4, r5, r6, pc}
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d109      	bne.n	800a484 <strstr+0x20>
 800a470:	460c      	mov	r4, r1
 800a472:	4605      	mov	r5, r0
 800a474:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d0f6      	beq.n	800a46a <strstr+0x6>
 800a47c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a480:	429e      	cmp	r6, r3
 800a482:	d0f7      	beq.n	800a474 <strstr+0x10>
 800a484:	3001      	adds	r0, #1
 800a486:	7803      	ldrb	r3, [r0, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1ef      	bne.n	800a46c <strstr+0x8>
 800a48c:	4618      	mov	r0, r3
 800a48e:	e7ec      	b.n	800a46a <strstr+0x6>

0800a490 <_localeconv_r>:
 800a490:	4800      	ldr	r0, [pc, #0]	@ (800a494 <_localeconv_r+0x4>)
 800a492:	4770      	bx	lr
 800a494:	20000128 	.word	0x20000128

0800a498 <_close_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	4d06      	ldr	r5, [pc, #24]	@ (800a4b4 <_close_r+0x1c>)
 800a49c:	2300      	movs	r3, #0
 800a49e:	4604      	mov	r4, r0
 800a4a0:	4608      	mov	r0, r1
 800a4a2:	602b      	str	r3, [r5, #0]
 800a4a4:	f7fa fd34 	bl	8004f10 <_close>
 800a4a8:	1c43      	adds	r3, r0, #1
 800a4aa:	d102      	bne.n	800a4b2 <_close_r+0x1a>
 800a4ac:	682b      	ldr	r3, [r5, #0]
 800a4ae:	b103      	cbz	r3, 800a4b2 <_close_r+0x1a>
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	bd38      	pop	{r3, r4, r5, pc}
 800a4b4:	20001430 	.word	0x20001430

0800a4b8 <_lseek_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	4d07      	ldr	r5, [pc, #28]	@ (800a4d8 <_lseek_r+0x20>)
 800a4bc:	4604      	mov	r4, r0
 800a4be:	4608      	mov	r0, r1
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	602a      	str	r2, [r5, #0]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	f7fa fd49 	bl	8004f5e <_lseek>
 800a4cc:	1c43      	adds	r3, r0, #1
 800a4ce:	d102      	bne.n	800a4d6 <_lseek_r+0x1e>
 800a4d0:	682b      	ldr	r3, [r5, #0]
 800a4d2:	b103      	cbz	r3, 800a4d6 <_lseek_r+0x1e>
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	bd38      	pop	{r3, r4, r5, pc}
 800a4d8:	20001430 	.word	0x20001430

0800a4dc <_read_r>:
 800a4dc:	b538      	push	{r3, r4, r5, lr}
 800a4de:	4d07      	ldr	r5, [pc, #28]	@ (800a4fc <_read_r+0x20>)
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	4608      	mov	r0, r1
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	602a      	str	r2, [r5, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	f7fa fcf3 	bl	8004ed6 <_read>
 800a4f0:	1c43      	adds	r3, r0, #1
 800a4f2:	d102      	bne.n	800a4fa <_read_r+0x1e>
 800a4f4:	682b      	ldr	r3, [r5, #0]
 800a4f6:	b103      	cbz	r3, 800a4fa <_read_r+0x1e>
 800a4f8:	6023      	str	r3, [r4, #0]
 800a4fa:	bd38      	pop	{r3, r4, r5, pc}
 800a4fc:	20001430 	.word	0x20001430

0800a500 <_sbrk_r>:
 800a500:	b538      	push	{r3, r4, r5, lr}
 800a502:	4d06      	ldr	r5, [pc, #24]	@ (800a51c <_sbrk_r+0x1c>)
 800a504:	2300      	movs	r3, #0
 800a506:	4604      	mov	r4, r0
 800a508:	4608      	mov	r0, r1
 800a50a:	602b      	str	r3, [r5, #0]
 800a50c:	f7fa fd34 	bl	8004f78 <_sbrk>
 800a510:	1c43      	adds	r3, r0, #1
 800a512:	d102      	bne.n	800a51a <_sbrk_r+0x1a>
 800a514:	682b      	ldr	r3, [r5, #0]
 800a516:	b103      	cbz	r3, 800a51a <_sbrk_r+0x1a>
 800a518:	6023      	str	r3, [r4, #0]
 800a51a:	bd38      	pop	{r3, r4, r5, pc}
 800a51c:	20001430 	.word	0x20001430

0800a520 <_write_r>:
 800a520:	b538      	push	{r3, r4, r5, lr}
 800a522:	4d07      	ldr	r5, [pc, #28]	@ (800a540 <_write_r+0x20>)
 800a524:	4604      	mov	r4, r0
 800a526:	4608      	mov	r0, r1
 800a528:	4611      	mov	r1, r2
 800a52a:	2200      	movs	r2, #0
 800a52c:	602a      	str	r2, [r5, #0]
 800a52e:	461a      	mov	r2, r3
 800a530:	f7f8 f9b2 	bl	8002898 <_write>
 800a534:	1c43      	adds	r3, r0, #1
 800a536:	d102      	bne.n	800a53e <_write_r+0x1e>
 800a538:	682b      	ldr	r3, [r5, #0]
 800a53a:	b103      	cbz	r3, 800a53e <_write_r+0x1e>
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	bd38      	pop	{r3, r4, r5, pc}
 800a540:	20001430 	.word	0x20001430

0800a544 <__errno>:
 800a544:	4b01      	ldr	r3, [pc, #4]	@ (800a54c <__errno+0x8>)
 800a546:	6818      	ldr	r0, [r3, #0]
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	200001a4 	.word	0x200001a4

0800a550 <__libc_init_array>:
 800a550:	b570      	push	{r4, r5, r6, lr}
 800a552:	4d0d      	ldr	r5, [pc, #52]	@ (800a588 <__libc_init_array+0x38>)
 800a554:	4c0d      	ldr	r4, [pc, #52]	@ (800a58c <__libc_init_array+0x3c>)
 800a556:	1b64      	subs	r4, r4, r5
 800a558:	10a4      	asrs	r4, r4, #2
 800a55a:	2600      	movs	r6, #0
 800a55c:	42a6      	cmp	r6, r4
 800a55e:	d109      	bne.n	800a574 <__libc_init_array+0x24>
 800a560:	4d0b      	ldr	r5, [pc, #44]	@ (800a590 <__libc_init_array+0x40>)
 800a562:	4c0c      	ldr	r4, [pc, #48]	@ (800a594 <__libc_init_array+0x44>)
 800a564:	f002 fb60 	bl	800cc28 <_init>
 800a568:	1b64      	subs	r4, r4, r5
 800a56a:	10a4      	asrs	r4, r4, #2
 800a56c:	2600      	movs	r6, #0
 800a56e:	42a6      	cmp	r6, r4
 800a570:	d105      	bne.n	800a57e <__libc_init_array+0x2e>
 800a572:	bd70      	pop	{r4, r5, r6, pc}
 800a574:	f855 3b04 	ldr.w	r3, [r5], #4
 800a578:	4798      	blx	r3
 800a57a:	3601      	adds	r6, #1
 800a57c:	e7ee      	b.n	800a55c <__libc_init_array+0xc>
 800a57e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a582:	4798      	blx	r3
 800a584:	3601      	adds	r6, #1
 800a586:	e7f2      	b.n	800a56e <__libc_init_array+0x1e>
 800a588:	0800efc8 	.word	0x0800efc8
 800a58c:	0800efc8 	.word	0x0800efc8
 800a590:	0800efc8 	.word	0x0800efc8
 800a594:	0800efcc 	.word	0x0800efcc

0800a598 <__retarget_lock_init_recursive>:
 800a598:	4770      	bx	lr

0800a59a <__retarget_lock_acquire_recursive>:
 800a59a:	4770      	bx	lr

0800a59c <__retarget_lock_release_recursive>:
 800a59c:	4770      	bx	lr

0800a59e <memcpy>:
 800a59e:	440a      	add	r2, r1
 800a5a0:	4291      	cmp	r1, r2
 800a5a2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a5a6:	d100      	bne.n	800a5aa <memcpy+0xc>
 800a5a8:	4770      	bx	lr
 800a5aa:	b510      	push	{r4, lr}
 800a5ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5b4:	4291      	cmp	r1, r2
 800a5b6:	d1f9      	bne.n	800a5ac <memcpy+0xe>
 800a5b8:	bd10      	pop	{r4, pc}

0800a5ba <quorem>:
 800a5ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5be:	6903      	ldr	r3, [r0, #16]
 800a5c0:	690c      	ldr	r4, [r1, #16]
 800a5c2:	42a3      	cmp	r3, r4
 800a5c4:	4607      	mov	r7, r0
 800a5c6:	db7e      	blt.n	800a6c6 <quorem+0x10c>
 800a5c8:	3c01      	subs	r4, #1
 800a5ca:	f101 0814 	add.w	r8, r1, #20
 800a5ce:	00a3      	lsls	r3, r4, #2
 800a5d0:	f100 0514 	add.w	r5, r0, #20
 800a5d4:	9300      	str	r3, [sp, #0]
 800a5d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5da:	9301      	str	r3, [sp, #4]
 800a5dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5ec:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5f0:	d32e      	bcc.n	800a650 <quorem+0x96>
 800a5f2:	f04f 0a00 	mov.w	sl, #0
 800a5f6:	46c4      	mov	ip, r8
 800a5f8:	46ae      	mov	lr, r5
 800a5fa:	46d3      	mov	fp, sl
 800a5fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a600:	b298      	uxth	r0, r3
 800a602:	fb06 a000 	mla	r0, r6, r0, sl
 800a606:	0c02      	lsrs	r2, r0, #16
 800a608:	0c1b      	lsrs	r3, r3, #16
 800a60a:	fb06 2303 	mla	r3, r6, r3, r2
 800a60e:	f8de 2000 	ldr.w	r2, [lr]
 800a612:	b280      	uxth	r0, r0
 800a614:	b292      	uxth	r2, r2
 800a616:	1a12      	subs	r2, r2, r0
 800a618:	445a      	add	r2, fp
 800a61a:	f8de 0000 	ldr.w	r0, [lr]
 800a61e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a622:	b29b      	uxth	r3, r3
 800a624:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a628:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a62c:	b292      	uxth	r2, r2
 800a62e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a632:	45e1      	cmp	r9, ip
 800a634:	f84e 2b04 	str.w	r2, [lr], #4
 800a638:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a63c:	d2de      	bcs.n	800a5fc <quorem+0x42>
 800a63e:	9b00      	ldr	r3, [sp, #0]
 800a640:	58eb      	ldr	r3, [r5, r3]
 800a642:	b92b      	cbnz	r3, 800a650 <quorem+0x96>
 800a644:	9b01      	ldr	r3, [sp, #4]
 800a646:	3b04      	subs	r3, #4
 800a648:	429d      	cmp	r5, r3
 800a64a:	461a      	mov	r2, r3
 800a64c:	d32f      	bcc.n	800a6ae <quorem+0xf4>
 800a64e:	613c      	str	r4, [r7, #16]
 800a650:	4638      	mov	r0, r7
 800a652:	f001 f8db 	bl	800b80c <__mcmp>
 800a656:	2800      	cmp	r0, #0
 800a658:	db25      	blt.n	800a6a6 <quorem+0xec>
 800a65a:	4629      	mov	r1, r5
 800a65c:	2000      	movs	r0, #0
 800a65e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a662:	f8d1 c000 	ldr.w	ip, [r1]
 800a666:	fa1f fe82 	uxth.w	lr, r2
 800a66a:	fa1f f38c 	uxth.w	r3, ip
 800a66e:	eba3 030e 	sub.w	r3, r3, lr
 800a672:	4403      	add	r3, r0
 800a674:	0c12      	lsrs	r2, r2, #16
 800a676:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a67a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a67e:	b29b      	uxth	r3, r3
 800a680:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a684:	45c1      	cmp	r9, r8
 800a686:	f841 3b04 	str.w	r3, [r1], #4
 800a68a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a68e:	d2e6      	bcs.n	800a65e <quorem+0xa4>
 800a690:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a694:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a698:	b922      	cbnz	r2, 800a6a4 <quorem+0xea>
 800a69a:	3b04      	subs	r3, #4
 800a69c:	429d      	cmp	r5, r3
 800a69e:	461a      	mov	r2, r3
 800a6a0:	d30b      	bcc.n	800a6ba <quorem+0x100>
 800a6a2:	613c      	str	r4, [r7, #16]
 800a6a4:	3601      	adds	r6, #1
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	b003      	add	sp, #12
 800a6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ae:	6812      	ldr	r2, [r2, #0]
 800a6b0:	3b04      	subs	r3, #4
 800a6b2:	2a00      	cmp	r2, #0
 800a6b4:	d1cb      	bne.n	800a64e <quorem+0x94>
 800a6b6:	3c01      	subs	r4, #1
 800a6b8:	e7c6      	b.n	800a648 <quorem+0x8e>
 800a6ba:	6812      	ldr	r2, [r2, #0]
 800a6bc:	3b04      	subs	r3, #4
 800a6be:	2a00      	cmp	r2, #0
 800a6c0:	d1ef      	bne.n	800a6a2 <quorem+0xe8>
 800a6c2:	3c01      	subs	r4, #1
 800a6c4:	e7ea      	b.n	800a69c <quorem+0xe2>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	e7ee      	b.n	800a6a8 <quorem+0xee>
 800a6ca:	0000      	movs	r0, r0
 800a6cc:	0000      	movs	r0, r0
	...

0800a6d0 <_dtoa_r>:
 800a6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d4:	69c7      	ldr	r7, [r0, #28]
 800a6d6:	b097      	sub	sp, #92	@ 0x5c
 800a6d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a6dc:	ec55 4b10 	vmov	r4, r5, d0
 800a6e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a6e2:	9107      	str	r1, [sp, #28]
 800a6e4:	4681      	mov	r9, r0
 800a6e6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a6e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a6ea:	b97f      	cbnz	r7, 800a70c <_dtoa_r+0x3c>
 800a6ec:	2010      	movs	r0, #16
 800a6ee:	f7fe feb7 	bl	8009460 <malloc>
 800a6f2:	4602      	mov	r2, r0
 800a6f4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a6f8:	b920      	cbnz	r0, 800a704 <_dtoa_r+0x34>
 800a6fa:	4ba9      	ldr	r3, [pc, #676]	@ (800a9a0 <_dtoa_r+0x2d0>)
 800a6fc:	21ef      	movs	r1, #239	@ 0xef
 800a6fe:	48a9      	ldr	r0, [pc, #676]	@ (800a9a4 <_dtoa_r+0x2d4>)
 800a700:	f002 f916 	bl	800c930 <__assert_func>
 800a704:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a708:	6007      	str	r7, [r0, #0]
 800a70a:	60c7      	str	r7, [r0, #12]
 800a70c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a710:	6819      	ldr	r1, [r3, #0]
 800a712:	b159      	cbz	r1, 800a72c <_dtoa_r+0x5c>
 800a714:	685a      	ldr	r2, [r3, #4]
 800a716:	604a      	str	r2, [r1, #4]
 800a718:	2301      	movs	r3, #1
 800a71a:	4093      	lsls	r3, r2
 800a71c:	608b      	str	r3, [r1, #8]
 800a71e:	4648      	mov	r0, r9
 800a720:	f000 fe42 	bl	800b3a8 <_Bfree>
 800a724:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a728:	2200      	movs	r2, #0
 800a72a:	601a      	str	r2, [r3, #0]
 800a72c:	1e2b      	subs	r3, r5, #0
 800a72e:	bfb9      	ittee	lt
 800a730:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a734:	9305      	strlt	r3, [sp, #20]
 800a736:	2300      	movge	r3, #0
 800a738:	6033      	strge	r3, [r6, #0]
 800a73a:	9f05      	ldr	r7, [sp, #20]
 800a73c:	4b9a      	ldr	r3, [pc, #616]	@ (800a9a8 <_dtoa_r+0x2d8>)
 800a73e:	bfbc      	itt	lt
 800a740:	2201      	movlt	r2, #1
 800a742:	6032      	strlt	r2, [r6, #0]
 800a744:	43bb      	bics	r3, r7
 800a746:	d112      	bne.n	800a76e <_dtoa_r+0x9e>
 800a748:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a74a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a74e:	6013      	str	r3, [r2, #0]
 800a750:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a754:	4323      	orrs	r3, r4
 800a756:	f000 855a 	beq.w	800b20e <_dtoa_r+0xb3e>
 800a75a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a75c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a9bc <_dtoa_r+0x2ec>
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 855c 	beq.w	800b21e <_dtoa_r+0xb4e>
 800a766:	f10a 0303 	add.w	r3, sl, #3
 800a76a:	f000 bd56 	b.w	800b21a <_dtoa_r+0xb4a>
 800a76e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a772:	2200      	movs	r2, #0
 800a774:	ec51 0b17 	vmov	r0, r1, d7
 800a778:	2300      	movs	r3, #0
 800a77a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a77e:	f7f6 f9bb 	bl	8000af8 <__aeabi_dcmpeq>
 800a782:	4680      	mov	r8, r0
 800a784:	b158      	cbz	r0, 800a79e <_dtoa_r+0xce>
 800a786:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a788:	2301      	movs	r3, #1
 800a78a:	6013      	str	r3, [r2, #0]
 800a78c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a78e:	b113      	cbz	r3, 800a796 <_dtoa_r+0xc6>
 800a790:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a792:	4b86      	ldr	r3, [pc, #536]	@ (800a9ac <_dtoa_r+0x2dc>)
 800a794:	6013      	str	r3, [r2, #0]
 800a796:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a9c0 <_dtoa_r+0x2f0>
 800a79a:	f000 bd40 	b.w	800b21e <_dtoa_r+0xb4e>
 800a79e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a7a2:	aa14      	add	r2, sp, #80	@ 0x50
 800a7a4:	a915      	add	r1, sp, #84	@ 0x54
 800a7a6:	4648      	mov	r0, r9
 800a7a8:	f001 f8e0 	bl	800b96c <__d2b>
 800a7ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a7b0:	9002      	str	r0, [sp, #8]
 800a7b2:	2e00      	cmp	r6, #0
 800a7b4:	d078      	beq.n	800a8a8 <_dtoa_r+0x1d8>
 800a7b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7b8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a7bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a7cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	4b76      	ldr	r3, [pc, #472]	@ (800a9b0 <_dtoa_r+0x2e0>)
 800a7d6:	f7f5 fd6f 	bl	80002b8 <__aeabi_dsub>
 800a7da:	a36b      	add	r3, pc, #428	@ (adr r3, 800a988 <_dtoa_r+0x2b8>)
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	f7f5 ff22 	bl	8000628 <__aeabi_dmul>
 800a7e4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a990 <_dtoa_r+0x2c0>)
 800a7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ea:	f7f5 fd67 	bl	80002bc <__adddf3>
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	460d      	mov	r5, r1
 800a7f4:	f7f5 feae 	bl	8000554 <__aeabi_i2d>
 800a7f8:	a367      	add	r3, pc, #412	@ (adr r3, 800a998 <_dtoa_r+0x2c8>)
 800a7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fe:	f7f5 ff13 	bl	8000628 <__aeabi_dmul>
 800a802:	4602      	mov	r2, r0
 800a804:	460b      	mov	r3, r1
 800a806:	4620      	mov	r0, r4
 800a808:	4629      	mov	r1, r5
 800a80a:	f7f5 fd57 	bl	80002bc <__adddf3>
 800a80e:	4604      	mov	r4, r0
 800a810:	460d      	mov	r5, r1
 800a812:	f7f6 f9b9 	bl	8000b88 <__aeabi_d2iz>
 800a816:	2200      	movs	r2, #0
 800a818:	4607      	mov	r7, r0
 800a81a:	2300      	movs	r3, #0
 800a81c:	4620      	mov	r0, r4
 800a81e:	4629      	mov	r1, r5
 800a820:	f7f6 f974 	bl	8000b0c <__aeabi_dcmplt>
 800a824:	b140      	cbz	r0, 800a838 <_dtoa_r+0x168>
 800a826:	4638      	mov	r0, r7
 800a828:	f7f5 fe94 	bl	8000554 <__aeabi_i2d>
 800a82c:	4622      	mov	r2, r4
 800a82e:	462b      	mov	r3, r5
 800a830:	f7f6 f962 	bl	8000af8 <__aeabi_dcmpeq>
 800a834:	b900      	cbnz	r0, 800a838 <_dtoa_r+0x168>
 800a836:	3f01      	subs	r7, #1
 800a838:	2f16      	cmp	r7, #22
 800a83a:	d852      	bhi.n	800a8e2 <_dtoa_r+0x212>
 800a83c:	4b5d      	ldr	r3, [pc, #372]	@ (800a9b4 <_dtoa_r+0x2e4>)
 800a83e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a84a:	f7f6 f95f 	bl	8000b0c <__aeabi_dcmplt>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d049      	beq.n	800a8e6 <_dtoa_r+0x216>
 800a852:	3f01      	subs	r7, #1
 800a854:	2300      	movs	r3, #0
 800a856:	9310      	str	r3, [sp, #64]	@ 0x40
 800a858:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a85a:	1b9b      	subs	r3, r3, r6
 800a85c:	1e5a      	subs	r2, r3, #1
 800a85e:	bf45      	ittet	mi
 800a860:	f1c3 0301 	rsbmi	r3, r3, #1
 800a864:	9300      	strmi	r3, [sp, #0]
 800a866:	2300      	movpl	r3, #0
 800a868:	2300      	movmi	r3, #0
 800a86a:	9206      	str	r2, [sp, #24]
 800a86c:	bf54      	ite	pl
 800a86e:	9300      	strpl	r3, [sp, #0]
 800a870:	9306      	strmi	r3, [sp, #24]
 800a872:	2f00      	cmp	r7, #0
 800a874:	db39      	blt.n	800a8ea <_dtoa_r+0x21a>
 800a876:	9b06      	ldr	r3, [sp, #24]
 800a878:	970d      	str	r7, [sp, #52]	@ 0x34
 800a87a:	443b      	add	r3, r7
 800a87c:	9306      	str	r3, [sp, #24]
 800a87e:	2300      	movs	r3, #0
 800a880:	9308      	str	r3, [sp, #32]
 800a882:	9b07      	ldr	r3, [sp, #28]
 800a884:	2b09      	cmp	r3, #9
 800a886:	d863      	bhi.n	800a950 <_dtoa_r+0x280>
 800a888:	2b05      	cmp	r3, #5
 800a88a:	bfc4      	itt	gt
 800a88c:	3b04      	subgt	r3, #4
 800a88e:	9307      	strgt	r3, [sp, #28]
 800a890:	9b07      	ldr	r3, [sp, #28]
 800a892:	f1a3 0302 	sub.w	r3, r3, #2
 800a896:	bfcc      	ite	gt
 800a898:	2400      	movgt	r4, #0
 800a89a:	2401      	movle	r4, #1
 800a89c:	2b03      	cmp	r3, #3
 800a89e:	d863      	bhi.n	800a968 <_dtoa_r+0x298>
 800a8a0:	e8df f003 	tbb	[pc, r3]
 800a8a4:	2b375452 	.word	0x2b375452
 800a8a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a8ac:	441e      	add	r6, r3
 800a8ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a8b2:	2b20      	cmp	r3, #32
 800a8b4:	bfc1      	itttt	gt
 800a8b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a8ba:	409f      	lslgt	r7, r3
 800a8bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a8c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a8c4:	bfd6      	itet	le
 800a8c6:	f1c3 0320 	rsble	r3, r3, #32
 800a8ca:	ea47 0003 	orrgt.w	r0, r7, r3
 800a8ce:	fa04 f003 	lslle.w	r0, r4, r3
 800a8d2:	f7f5 fe2f 	bl	8000534 <__aeabi_ui2d>
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a8dc:	3e01      	subs	r6, #1
 800a8de:	9212      	str	r2, [sp, #72]	@ 0x48
 800a8e0:	e776      	b.n	800a7d0 <_dtoa_r+0x100>
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e7b7      	b.n	800a856 <_dtoa_r+0x186>
 800a8e6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a8e8:	e7b6      	b.n	800a858 <_dtoa_r+0x188>
 800a8ea:	9b00      	ldr	r3, [sp, #0]
 800a8ec:	1bdb      	subs	r3, r3, r7
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	427b      	negs	r3, r7
 800a8f2:	9308      	str	r3, [sp, #32]
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a8f8:	e7c3      	b.n	800a882 <_dtoa_r+0x1b2>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a900:	eb07 0b03 	add.w	fp, r7, r3
 800a904:	f10b 0301 	add.w	r3, fp, #1
 800a908:	2b01      	cmp	r3, #1
 800a90a:	9303      	str	r3, [sp, #12]
 800a90c:	bfb8      	it	lt
 800a90e:	2301      	movlt	r3, #1
 800a910:	e006      	b.n	800a920 <_dtoa_r+0x250>
 800a912:	2301      	movs	r3, #1
 800a914:	9309      	str	r3, [sp, #36]	@ 0x24
 800a916:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a918:	2b00      	cmp	r3, #0
 800a91a:	dd28      	ble.n	800a96e <_dtoa_r+0x29e>
 800a91c:	469b      	mov	fp, r3
 800a91e:	9303      	str	r3, [sp, #12]
 800a920:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a924:	2100      	movs	r1, #0
 800a926:	2204      	movs	r2, #4
 800a928:	f102 0514 	add.w	r5, r2, #20
 800a92c:	429d      	cmp	r5, r3
 800a92e:	d926      	bls.n	800a97e <_dtoa_r+0x2ae>
 800a930:	6041      	str	r1, [r0, #4]
 800a932:	4648      	mov	r0, r9
 800a934:	f000 fcf8 	bl	800b328 <_Balloc>
 800a938:	4682      	mov	sl, r0
 800a93a:	2800      	cmp	r0, #0
 800a93c:	d142      	bne.n	800a9c4 <_dtoa_r+0x2f4>
 800a93e:	4b1e      	ldr	r3, [pc, #120]	@ (800a9b8 <_dtoa_r+0x2e8>)
 800a940:	4602      	mov	r2, r0
 800a942:	f240 11af 	movw	r1, #431	@ 0x1af
 800a946:	e6da      	b.n	800a6fe <_dtoa_r+0x2e>
 800a948:	2300      	movs	r3, #0
 800a94a:	e7e3      	b.n	800a914 <_dtoa_r+0x244>
 800a94c:	2300      	movs	r3, #0
 800a94e:	e7d5      	b.n	800a8fc <_dtoa_r+0x22c>
 800a950:	2401      	movs	r4, #1
 800a952:	2300      	movs	r3, #0
 800a954:	9307      	str	r3, [sp, #28]
 800a956:	9409      	str	r4, [sp, #36]	@ 0x24
 800a958:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a95c:	2200      	movs	r2, #0
 800a95e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a962:	2312      	movs	r3, #18
 800a964:	920c      	str	r2, [sp, #48]	@ 0x30
 800a966:	e7db      	b.n	800a920 <_dtoa_r+0x250>
 800a968:	2301      	movs	r3, #1
 800a96a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a96c:	e7f4      	b.n	800a958 <_dtoa_r+0x288>
 800a96e:	f04f 0b01 	mov.w	fp, #1
 800a972:	f8cd b00c 	str.w	fp, [sp, #12]
 800a976:	465b      	mov	r3, fp
 800a978:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a97c:	e7d0      	b.n	800a920 <_dtoa_r+0x250>
 800a97e:	3101      	adds	r1, #1
 800a980:	0052      	lsls	r2, r2, #1
 800a982:	e7d1      	b.n	800a928 <_dtoa_r+0x258>
 800a984:	f3af 8000 	nop.w
 800a988:	636f4361 	.word	0x636f4361
 800a98c:	3fd287a7 	.word	0x3fd287a7
 800a990:	8b60c8b3 	.word	0x8b60c8b3
 800a994:	3fc68a28 	.word	0x3fc68a28
 800a998:	509f79fb 	.word	0x509f79fb
 800a99c:	3fd34413 	.word	0x3fd34413
 800a9a0:	0800ed82 	.word	0x0800ed82
 800a9a4:	0800ed99 	.word	0x0800ed99
 800a9a8:	7ff00000 	.word	0x7ff00000
 800a9ac:	0800ee83 	.word	0x0800ee83
 800a9b0:	3ff80000 	.word	0x3ff80000
 800a9b4:	0800eef8 	.word	0x0800eef8
 800a9b8:	0800edf1 	.word	0x0800edf1
 800a9bc:	0800ed7e 	.word	0x0800ed7e
 800a9c0:	0800ee82 	.word	0x0800ee82
 800a9c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9c8:	6018      	str	r0, [r3, #0]
 800a9ca:	9b03      	ldr	r3, [sp, #12]
 800a9cc:	2b0e      	cmp	r3, #14
 800a9ce:	f200 80a1 	bhi.w	800ab14 <_dtoa_r+0x444>
 800a9d2:	2c00      	cmp	r4, #0
 800a9d4:	f000 809e 	beq.w	800ab14 <_dtoa_r+0x444>
 800a9d8:	2f00      	cmp	r7, #0
 800a9da:	dd33      	ble.n	800aa44 <_dtoa_r+0x374>
 800a9dc:	4b9c      	ldr	r3, [pc, #624]	@ (800ac50 <_dtoa_r+0x580>)
 800a9de:	f007 020f 	and.w	r2, r7, #15
 800a9e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9e6:	ed93 7b00 	vldr	d7, [r3]
 800a9ea:	05f8      	lsls	r0, r7, #23
 800a9ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a9f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a9f4:	d516      	bpl.n	800aa24 <_dtoa_r+0x354>
 800a9f6:	4b97      	ldr	r3, [pc, #604]	@ (800ac54 <_dtoa_r+0x584>)
 800a9f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa00:	f7f5 ff3c 	bl	800087c <__aeabi_ddiv>
 800aa04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa08:	f004 040f 	and.w	r4, r4, #15
 800aa0c:	2603      	movs	r6, #3
 800aa0e:	4d91      	ldr	r5, [pc, #580]	@ (800ac54 <_dtoa_r+0x584>)
 800aa10:	b954      	cbnz	r4, 800aa28 <_dtoa_r+0x358>
 800aa12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa1a:	f7f5 ff2f 	bl	800087c <__aeabi_ddiv>
 800aa1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa22:	e028      	b.n	800aa76 <_dtoa_r+0x3a6>
 800aa24:	2602      	movs	r6, #2
 800aa26:	e7f2      	b.n	800aa0e <_dtoa_r+0x33e>
 800aa28:	07e1      	lsls	r1, r4, #31
 800aa2a:	d508      	bpl.n	800aa3e <_dtoa_r+0x36e>
 800aa2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa30:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa34:	f7f5 fdf8 	bl	8000628 <__aeabi_dmul>
 800aa38:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa3c:	3601      	adds	r6, #1
 800aa3e:	1064      	asrs	r4, r4, #1
 800aa40:	3508      	adds	r5, #8
 800aa42:	e7e5      	b.n	800aa10 <_dtoa_r+0x340>
 800aa44:	f000 80af 	beq.w	800aba6 <_dtoa_r+0x4d6>
 800aa48:	427c      	negs	r4, r7
 800aa4a:	4b81      	ldr	r3, [pc, #516]	@ (800ac50 <_dtoa_r+0x580>)
 800aa4c:	4d81      	ldr	r5, [pc, #516]	@ (800ac54 <_dtoa_r+0x584>)
 800aa4e:	f004 020f 	and.w	r2, r4, #15
 800aa52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa5e:	f7f5 fde3 	bl	8000628 <__aeabi_dmul>
 800aa62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa66:	1124      	asrs	r4, r4, #4
 800aa68:	2300      	movs	r3, #0
 800aa6a:	2602      	movs	r6, #2
 800aa6c:	2c00      	cmp	r4, #0
 800aa6e:	f040 808f 	bne.w	800ab90 <_dtoa_r+0x4c0>
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d1d3      	bne.n	800aa1e <_dtoa_r+0x34e>
 800aa76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	f000 8094 	beq.w	800abaa <_dtoa_r+0x4da>
 800aa82:	4b75      	ldr	r3, [pc, #468]	@ (800ac58 <_dtoa_r+0x588>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	4620      	mov	r0, r4
 800aa88:	4629      	mov	r1, r5
 800aa8a:	f7f6 f83f 	bl	8000b0c <__aeabi_dcmplt>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	f000 808b 	beq.w	800abaa <_dtoa_r+0x4da>
 800aa94:	9b03      	ldr	r3, [sp, #12]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f000 8087 	beq.w	800abaa <_dtoa_r+0x4da>
 800aa9c:	f1bb 0f00 	cmp.w	fp, #0
 800aaa0:	dd34      	ble.n	800ab0c <_dtoa_r+0x43c>
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	4b6d      	ldr	r3, [pc, #436]	@ (800ac5c <_dtoa_r+0x58c>)
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	4629      	mov	r1, r5
 800aaaa:	f7f5 fdbd 	bl	8000628 <__aeabi_dmul>
 800aaae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aab2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800aab6:	3601      	adds	r6, #1
 800aab8:	465c      	mov	r4, fp
 800aaba:	4630      	mov	r0, r6
 800aabc:	f7f5 fd4a 	bl	8000554 <__aeabi_i2d>
 800aac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aac4:	f7f5 fdb0 	bl	8000628 <__aeabi_dmul>
 800aac8:	4b65      	ldr	r3, [pc, #404]	@ (800ac60 <_dtoa_r+0x590>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	f7f5 fbf6 	bl	80002bc <__adddf3>
 800aad0:	4605      	mov	r5, r0
 800aad2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aad6:	2c00      	cmp	r4, #0
 800aad8:	d16a      	bne.n	800abb0 <_dtoa_r+0x4e0>
 800aada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aade:	4b61      	ldr	r3, [pc, #388]	@ (800ac64 <_dtoa_r+0x594>)
 800aae0:	2200      	movs	r2, #0
 800aae2:	f7f5 fbe9 	bl	80002b8 <__aeabi_dsub>
 800aae6:	4602      	mov	r2, r0
 800aae8:	460b      	mov	r3, r1
 800aaea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aaee:	462a      	mov	r2, r5
 800aaf0:	4633      	mov	r3, r6
 800aaf2:	f7f6 f829 	bl	8000b48 <__aeabi_dcmpgt>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	f040 8298 	bne.w	800b02c <_dtoa_r+0x95c>
 800aafc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab00:	462a      	mov	r2, r5
 800ab02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ab06:	f7f6 f801 	bl	8000b0c <__aeabi_dcmplt>
 800ab0a:	bb38      	cbnz	r0, 800ab5c <_dtoa_r+0x48c>
 800ab0c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ab10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f2c0 8157 	blt.w	800adca <_dtoa_r+0x6fa>
 800ab1c:	2f0e      	cmp	r7, #14
 800ab1e:	f300 8154 	bgt.w	800adca <_dtoa_r+0x6fa>
 800ab22:	4b4b      	ldr	r3, [pc, #300]	@ (800ac50 <_dtoa_r+0x580>)
 800ab24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab28:	ed93 7b00 	vldr	d7, [r3]
 800ab2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	ed8d 7b00 	vstr	d7, [sp]
 800ab34:	f280 80e5 	bge.w	800ad02 <_dtoa_r+0x632>
 800ab38:	9b03      	ldr	r3, [sp, #12]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f300 80e1 	bgt.w	800ad02 <_dtoa_r+0x632>
 800ab40:	d10c      	bne.n	800ab5c <_dtoa_r+0x48c>
 800ab42:	4b48      	ldr	r3, [pc, #288]	@ (800ac64 <_dtoa_r+0x594>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	ec51 0b17 	vmov	r0, r1, d7
 800ab4a:	f7f5 fd6d 	bl	8000628 <__aeabi_dmul>
 800ab4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab52:	f7f5 ffef 	bl	8000b34 <__aeabi_dcmpge>
 800ab56:	2800      	cmp	r0, #0
 800ab58:	f000 8266 	beq.w	800b028 <_dtoa_r+0x958>
 800ab5c:	2400      	movs	r4, #0
 800ab5e:	4625      	mov	r5, r4
 800ab60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab62:	4656      	mov	r6, sl
 800ab64:	ea6f 0803 	mvn.w	r8, r3
 800ab68:	2700      	movs	r7, #0
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4648      	mov	r0, r9
 800ab6e:	f000 fc1b 	bl	800b3a8 <_Bfree>
 800ab72:	2d00      	cmp	r5, #0
 800ab74:	f000 80bd 	beq.w	800acf2 <_dtoa_r+0x622>
 800ab78:	b12f      	cbz	r7, 800ab86 <_dtoa_r+0x4b6>
 800ab7a:	42af      	cmp	r7, r5
 800ab7c:	d003      	beq.n	800ab86 <_dtoa_r+0x4b6>
 800ab7e:	4639      	mov	r1, r7
 800ab80:	4648      	mov	r0, r9
 800ab82:	f000 fc11 	bl	800b3a8 <_Bfree>
 800ab86:	4629      	mov	r1, r5
 800ab88:	4648      	mov	r0, r9
 800ab8a:	f000 fc0d 	bl	800b3a8 <_Bfree>
 800ab8e:	e0b0      	b.n	800acf2 <_dtoa_r+0x622>
 800ab90:	07e2      	lsls	r2, r4, #31
 800ab92:	d505      	bpl.n	800aba0 <_dtoa_r+0x4d0>
 800ab94:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab98:	f7f5 fd46 	bl	8000628 <__aeabi_dmul>
 800ab9c:	3601      	adds	r6, #1
 800ab9e:	2301      	movs	r3, #1
 800aba0:	1064      	asrs	r4, r4, #1
 800aba2:	3508      	adds	r5, #8
 800aba4:	e762      	b.n	800aa6c <_dtoa_r+0x39c>
 800aba6:	2602      	movs	r6, #2
 800aba8:	e765      	b.n	800aa76 <_dtoa_r+0x3a6>
 800abaa:	9c03      	ldr	r4, [sp, #12]
 800abac:	46b8      	mov	r8, r7
 800abae:	e784      	b.n	800aaba <_dtoa_r+0x3ea>
 800abb0:	4b27      	ldr	r3, [pc, #156]	@ (800ac50 <_dtoa_r+0x580>)
 800abb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abbc:	4454      	add	r4, sl
 800abbe:	2900      	cmp	r1, #0
 800abc0:	d054      	beq.n	800ac6c <_dtoa_r+0x59c>
 800abc2:	4929      	ldr	r1, [pc, #164]	@ (800ac68 <_dtoa_r+0x598>)
 800abc4:	2000      	movs	r0, #0
 800abc6:	f7f5 fe59 	bl	800087c <__aeabi_ddiv>
 800abca:	4633      	mov	r3, r6
 800abcc:	462a      	mov	r2, r5
 800abce:	f7f5 fb73 	bl	80002b8 <__aeabi_dsub>
 800abd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800abd6:	4656      	mov	r6, sl
 800abd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abdc:	f7f5 ffd4 	bl	8000b88 <__aeabi_d2iz>
 800abe0:	4605      	mov	r5, r0
 800abe2:	f7f5 fcb7 	bl	8000554 <__aeabi_i2d>
 800abe6:	4602      	mov	r2, r0
 800abe8:	460b      	mov	r3, r1
 800abea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abee:	f7f5 fb63 	bl	80002b8 <__aeabi_dsub>
 800abf2:	3530      	adds	r5, #48	@ 0x30
 800abf4:	4602      	mov	r2, r0
 800abf6:	460b      	mov	r3, r1
 800abf8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800abfc:	f806 5b01 	strb.w	r5, [r6], #1
 800ac00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac04:	f7f5 ff82 	bl	8000b0c <__aeabi_dcmplt>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	d172      	bne.n	800acf2 <_dtoa_r+0x622>
 800ac0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac10:	4911      	ldr	r1, [pc, #68]	@ (800ac58 <_dtoa_r+0x588>)
 800ac12:	2000      	movs	r0, #0
 800ac14:	f7f5 fb50 	bl	80002b8 <__aeabi_dsub>
 800ac18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac1c:	f7f5 ff76 	bl	8000b0c <__aeabi_dcmplt>
 800ac20:	2800      	cmp	r0, #0
 800ac22:	f040 80b4 	bne.w	800ad8e <_dtoa_r+0x6be>
 800ac26:	42a6      	cmp	r6, r4
 800ac28:	f43f af70 	beq.w	800ab0c <_dtoa_r+0x43c>
 800ac2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac30:	4b0a      	ldr	r3, [pc, #40]	@ (800ac5c <_dtoa_r+0x58c>)
 800ac32:	2200      	movs	r2, #0
 800ac34:	f7f5 fcf8 	bl	8000628 <__aeabi_dmul>
 800ac38:	4b08      	ldr	r3, [pc, #32]	@ (800ac5c <_dtoa_r+0x58c>)
 800ac3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac3e:	2200      	movs	r2, #0
 800ac40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac44:	f7f5 fcf0 	bl	8000628 <__aeabi_dmul>
 800ac48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac4c:	e7c4      	b.n	800abd8 <_dtoa_r+0x508>
 800ac4e:	bf00      	nop
 800ac50:	0800eef8 	.word	0x0800eef8
 800ac54:	0800eed0 	.word	0x0800eed0
 800ac58:	3ff00000 	.word	0x3ff00000
 800ac5c:	40240000 	.word	0x40240000
 800ac60:	401c0000 	.word	0x401c0000
 800ac64:	40140000 	.word	0x40140000
 800ac68:	3fe00000 	.word	0x3fe00000
 800ac6c:	4631      	mov	r1, r6
 800ac6e:	4628      	mov	r0, r5
 800ac70:	f7f5 fcda 	bl	8000628 <__aeabi_dmul>
 800ac74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac78:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac7a:	4656      	mov	r6, sl
 800ac7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac80:	f7f5 ff82 	bl	8000b88 <__aeabi_d2iz>
 800ac84:	4605      	mov	r5, r0
 800ac86:	f7f5 fc65 	bl	8000554 <__aeabi_i2d>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac92:	f7f5 fb11 	bl	80002b8 <__aeabi_dsub>
 800ac96:	3530      	adds	r5, #48	@ 0x30
 800ac98:	f806 5b01 	strb.w	r5, [r6], #1
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	460b      	mov	r3, r1
 800aca0:	42a6      	cmp	r6, r4
 800aca2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aca6:	f04f 0200 	mov.w	r2, #0
 800acaa:	d124      	bne.n	800acf6 <_dtoa_r+0x626>
 800acac:	4baf      	ldr	r3, [pc, #700]	@ (800af6c <_dtoa_r+0x89c>)
 800acae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800acb2:	f7f5 fb03 	bl	80002bc <__adddf3>
 800acb6:	4602      	mov	r2, r0
 800acb8:	460b      	mov	r3, r1
 800acba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acbe:	f7f5 ff43 	bl	8000b48 <__aeabi_dcmpgt>
 800acc2:	2800      	cmp	r0, #0
 800acc4:	d163      	bne.n	800ad8e <_dtoa_r+0x6be>
 800acc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800acca:	49a8      	ldr	r1, [pc, #672]	@ (800af6c <_dtoa_r+0x89c>)
 800accc:	2000      	movs	r0, #0
 800acce:	f7f5 faf3 	bl	80002b8 <__aeabi_dsub>
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acda:	f7f5 ff17 	bl	8000b0c <__aeabi_dcmplt>
 800acde:	2800      	cmp	r0, #0
 800ace0:	f43f af14 	beq.w	800ab0c <_dtoa_r+0x43c>
 800ace4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ace6:	1e73      	subs	r3, r6, #1
 800ace8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800acee:	2b30      	cmp	r3, #48	@ 0x30
 800acf0:	d0f8      	beq.n	800ace4 <_dtoa_r+0x614>
 800acf2:	4647      	mov	r7, r8
 800acf4:	e03b      	b.n	800ad6e <_dtoa_r+0x69e>
 800acf6:	4b9e      	ldr	r3, [pc, #632]	@ (800af70 <_dtoa_r+0x8a0>)
 800acf8:	f7f5 fc96 	bl	8000628 <__aeabi_dmul>
 800acfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad00:	e7bc      	b.n	800ac7c <_dtoa_r+0x5ac>
 800ad02:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad06:	4656      	mov	r6, sl
 800ad08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	4629      	mov	r1, r5
 800ad10:	f7f5 fdb4 	bl	800087c <__aeabi_ddiv>
 800ad14:	f7f5 ff38 	bl	8000b88 <__aeabi_d2iz>
 800ad18:	4680      	mov	r8, r0
 800ad1a:	f7f5 fc1b 	bl	8000554 <__aeabi_i2d>
 800ad1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad22:	f7f5 fc81 	bl	8000628 <__aeabi_dmul>
 800ad26:	4602      	mov	r2, r0
 800ad28:	460b      	mov	r3, r1
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ad32:	f7f5 fac1 	bl	80002b8 <__aeabi_dsub>
 800ad36:	f806 4b01 	strb.w	r4, [r6], #1
 800ad3a:	9d03      	ldr	r5, [sp, #12]
 800ad3c:	eba6 040a 	sub.w	r4, r6, sl
 800ad40:	42a5      	cmp	r5, r4
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	d133      	bne.n	800adb0 <_dtoa_r+0x6e0>
 800ad48:	f7f5 fab8 	bl	80002bc <__adddf3>
 800ad4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad50:	4604      	mov	r4, r0
 800ad52:	460d      	mov	r5, r1
 800ad54:	f7f5 fef8 	bl	8000b48 <__aeabi_dcmpgt>
 800ad58:	b9c0      	cbnz	r0, 800ad8c <_dtoa_r+0x6bc>
 800ad5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad5e:	4620      	mov	r0, r4
 800ad60:	4629      	mov	r1, r5
 800ad62:	f7f5 fec9 	bl	8000af8 <__aeabi_dcmpeq>
 800ad66:	b110      	cbz	r0, 800ad6e <_dtoa_r+0x69e>
 800ad68:	f018 0f01 	tst.w	r8, #1
 800ad6c:	d10e      	bne.n	800ad8c <_dtoa_r+0x6bc>
 800ad6e:	9902      	ldr	r1, [sp, #8]
 800ad70:	4648      	mov	r0, r9
 800ad72:	f000 fb19 	bl	800b3a8 <_Bfree>
 800ad76:	2300      	movs	r3, #0
 800ad78:	7033      	strb	r3, [r6, #0]
 800ad7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad7c:	3701      	adds	r7, #1
 800ad7e:	601f      	str	r7, [r3, #0]
 800ad80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f000 824b 	beq.w	800b21e <_dtoa_r+0xb4e>
 800ad88:	601e      	str	r6, [r3, #0]
 800ad8a:	e248      	b.n	800b21e <_dtoa_r+0xb4e>
 800ad8c:	46b8      	mov	r8, r7
 800ad8e:	4633      	mov	r3, r6
 800ad90:	461e      	mov	r6, r3
 800ad92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad96:	2a39      	cmp	r2, #57	@ 0x39
 800ad98:	d106      	bne.n	800ada8 <_dtoa_r+0x6d8>
 800ad9a:	459a      	cmp	sl, r3
 800ad9c:	d1f8      	bne.n	800ad90 <_dtoa_r+0x6c0>
 800ad9e:	2230      	movs	r2, #48	@ 0x30
 800ada0:	f108 0801 	add.w	r8, r8, #1
 800ada4:	f88a 2000 	strb.w	r2, [sl]
 800ada8:	781a      	ldrb	r2, [r3, #0]
 800adaa:	3201      	adds	r2, #1
 800adac:	701a      	strb	r2, [r3, #0]
 800adae:	e7a0      	b.n	800acf2 <_dtoa_r+0x622>
 800adb0:	4b6f      	ldr	r3, [pc, #444]	@ (800af70 <_dtoa_r+0x8a0>)
 800adb2:	2200      	movs	r2, #0
 800adb4:	f7f5 fc38 	bl	8000628 <__aeabi_dmul>
 800adb8:	2200      	movs	r2, #0
 800adba:	2300      	movs	r3, #0
 800adbc:	4604      	mov	r4, r0
 800adbe:	460d      	mov	r5, r1
 800adc0:	f7f5 fe9a 	bl	8000af8 <__aeabi_dcmpeq>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	d09f      	beq.n	800ad08 <_dtoa_r+0x638>
 800adc8:	e7d1      	b.n	800ad6e <_dtoa_r+0x69e>
 800adca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adcc:	2a00      	cmp	r2, #0
 800adce:	f000 80ea 	beq.w	800afa6 <_dtoa_r+0x8d6>
 800add2:	9a07      	ldr	r2, [sp, #28]
 800add4:	2a01      	cmp	r2, #1
 800add6:	f300 80cd 	bgt.w	800af74 <_dtoa_r+0x8a4>
 800adda:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800addc:	2a00      	cmp	r2, #0
 800adde:	f000 80c1 	beq.w	800af64 <_dtoa_r+0x894>
 800ade2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ade6:	9c08      	ldr	r4, [sp, #32]
 800ade8:	9e00      	ldr	r6, [sp, #0]
 800adea:	9a00      	ldr	r2, [sp, #0]
 800adec:	441a      	add	r2, r3
 800adee:	9200      	str	r2, [sp, #0]
 800adf0:	9a06      	ldr	r2, [sp, #24]
 800adf2:	2101      	movs	r1, #1
 800adf4:	441a      	add	r2, r3
 800adf6:	4648      	mov	r0, r9
 800adf8:	9206      	str	r2, [sp, #24]
 800adfa:	f000 fb89 	bl	800b510 <__i2b>
 800adfe:	4605      	mov	r5, r0
 800ae00:	b166      	cbz	r6, 800ae1c <_dtoa_r+0x74c>
 800ae02:	9b06      	ldr	r3, [sp, #24]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	dd09      	ble.n	800ae1c <_dtoa_r+0x74c>
 800ae08:	42b3      	cmp	r3, r6
 800ae0a:	9a00      	ldr	r2, [sp, #0]
 800ae0c:	bfa8      	it	ge
 800ae0e:	4633      	movge	r3, r6
 800ae10:	1ad2      	subs	r2, r2, r3
 800ae12:	9200      	str	r2, [sp, #0]
 800ae14:	9a06      	ldr	r2, [sp, #24]
 800ae16:	1af6      	subs	r6, r6, r3
 800ae18:	1ad3      	subs	r3, r2, r3
 800ae1a:	9306      	str	r3, [sp, #24]
 800ae1c:	9b08      	ldr	r3, [sp, #32]
 800ae1e:	b30b      	cbz	r3, 800ae64 <_dtoa_r+0x794>
 800ae20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f000 80c6 	beq.w	800afb4 <_dtoa_r+0x8e4>
 800ae28:	2c00      	cmp	r4, #0
 800ae2a:	f000 80c0 	beq.w	800afae <_dtoa_r+0x8de>
 800ae2e:	4629      	mov	r1, r5
 800ae30:	4622      	mov	r2, r4
 800ae32:	4648      	mov	r0, r9
 800ae34:	f000 fc24 	bl	800b680 <__pow5mult>
 800ae38:	9a02      	ldr	r2, [sp, #8]
 800ae3a:	4601      	mov	r1, r0
 800ae3c:	4605      	mov	r5, r0
 800ae3e:	4648      	mov	r0, r9
 800ae40:	f000 fb7c 	bl	800b53c <__multiply>
 800ae44:	9902      	ldr	r1, [sp, #8]
 800ae46:	4680      	mov	r8, r0
 800ae48:	4648      	mov	r0, r9
 800ae4a:	f000 faad 	bl	800b3a8 <_Bfree>
 800ae4e:	9b08      	ldr	r3, [sp, #32]
 800ae50:	1b1b      	subs	r3, r3, r4
 800ae52:	9308      	str	r3, [sp, #32]
 800ae54:	f000 80b1 	beq.w	800afba <_dtoa_r+0x8ea>
 800ae58:	9a08      	ldr	r2, [sp, #32]
 800ae5a:	4641      	mov	r1, r8
 800ae5c:	4648      	mov	r0, r9
 800ae5e:	f000 fc0f 	bl	800b680 <__pow5mult>
 800ae62:	9002      	str	r0, [sp, #8]
 800ae64:	2101      	movs	r1, #1
 800ae66:	4648      	mov	r0, r9
 800ae68:	f000 fb52 	bl	800b510 <__i2b>
 800ae6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae6e:	4604      	mov	r4, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f000 81d8 	beq.w	800b226 <_dtoa_r+0xb56>
 800ae76:	461a      	mov	r2, r3
 800ae78:	4601      	mov	r1, r0
 800ae7a:	4648      	mov	r0, r9
 800ae7c:	f000 fc00 	bl	800b680 <__pow5mult>
 800ae80:	9b07      	ldr	r3, [sp, #28]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	4604      	mov	r4, r0
 800ae86:	f300 809f 	bgt.w	800afc8 <_dtoa_r+0x8f8>
 800ae8a:	9b04      	ldr	r3, [sp, #16]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	f040 8097 	bne.w	800afc0 <_dtoa_r+0x8f0>
 800ae92:	9b05      	ldr	r3, [sp, #20]
 800ae94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	f040 8093 	bne.w	800afc4 <_dtoa_r+0x8f4>
 800ae9e:	9b05      	ldr	r3, [sp, #20]
 800aea0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aea4:	0d1b      	lsrs	r3, r3, #20
 800aea6:	051b      	lsls	r3, r3, #20
 800aea8:	b133      	cbz	r3, 800aeb8 <_dtoa_r+0x7e8>
 800aeaa:	9b00      	ldr	r3, [sp, #0]
 800aeac:	3301      	adds	r3, #1
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	9b06      	ldr	r3, [sp, #24]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	9306      	str	r3, [sp, #24]
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	9308      	str	r3, [sp, #32]
 800aeba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f000 81b8 	beq.w	800b232 <_dtoa_r+0xb62>
 800aec2:	6923      	ldr	r3, [r4, #16]
 800aec4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aec8:	6918      	ldr	r0, [r3, #16]
 800aeca:	f000 fad5 	bl	800b478 <__hi0bits>
 800aece:	f1c0 0020 	rsb	r0, r0, #32
 800aed2:	9b06      	ldr	r3, [sp, #24]
 800aed4:	4418      	add	r0, r3
 800aed6:	f010 001f 	ands.w	r0, r0, #31
 800aeda:	f000 8082 	beq.w	800afe2 <_dtoa_r+0x912>
 800aede:	f1c0 0320 	rsb	r3, r0, #32
 800aee2:	2b04      	cmp	r3, #4
 800aee4:	dd73      	ble.n	800afce <_dtoa_r+0x8fe>
 800aee6:	9b00      	ldr	r3, [sp, #0]
 800aee8:	f1c0 001c 	rsb	r0, r0, #28
 800aeec:	4403      	add	r3, r0
 800aeee:	9300      	str	r3, [sp, #0]
 800aef0:	9b06      	ldr	r3, [sp, #24]
 800aef2:	4403      	add	r3, r0
 800aef4:	4406      	add	r6, r0
 800aef6:	9306      	str	r3, [sp, #24]
 800aef8:	9b00      	ldr	r3, [sp, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	dd05      	ble.n	800af0a <_dtoa_r+0x83a>
 800aefe:	9902      	ldr	r1, [sp, #8]
 800af00:	461a      	mov	r2, r3
 800af02:	4648      	mov	r0, r9
 800af04:	f000 fc16 	bl	800b734 <__lshift>
 800af08:	9002      	str	r0, [sp, #8]
 800af0a:	9b06      	ldr	r3, [sp, #24]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	dd05      	ble.n	800af1c <_dtoa_r+0x84c>
 800af10:	4621      	mov	r1, r4
 800af12:	461a      	mov	r2, r3
 800af14:	4648      	mov	r0, r9
 800af16:	f000 fc0d 	bl	800b734 <__lshift>
 800af1a:	4604      	mov	r4, r0
 800af1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d061      	beq.n	800afe6 <_dtoa_r+0x916>
 800af22:	9802      	ldr	r0, [sp, #8]
 800af24:	4621      	mov	r1, r4
 800af26:	f000 fc71 	bl	800b80c <__mcmp>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	da5b      	bge.n	800afe6 <_dtoa_r+0x916>
 800af2e:	2300      	movs	r3, #0
 800af30:	9902      	ldr	r1, [sp, #8]
 800af32:	220a      	movs	r2, #10
 800af34:	4648      	mov	r0, r9
 800af36:	f000 fa59 	bl	800b3ec <__multadd>
 800af3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af3c:	9002      	str	r0, [sp, #8]
 800af3e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800af42:	2b00      	cmp	r3, #0
 800af44:	f000 8177 	beq.w	800b236 <_dtoa_r+0xb66>
 800af48:	4629      	mov	r1, r5
 800af4a:	2300      	movs	r3, #0
 800af4c:	220a      	movs	r2, #10
 800af4e:	4648      	mov	r0, r9
 800af50:	f000 fa4c 	bl	800b3ec <__multadd>
 800af54:	f1bb 0f00 	cmp.w	fp, #0
 800af58:	4605      	mov	r5, r0
 800af5a:	dc6f      	bgt.n	800b03c <_dtoa_r+0x96c>
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	2b02      	cmp	r3, #2
 800af60:	dc49      	bgt.n	800aff6 <_dtoa_r+0x926>
 800af62:	e06b      	b.n	800b03c <_dtoa_r+0x96c>
 800af64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af6a:	e73c      	b.n	800ade6 <_dtoa_r+0x716>
 800af6c:	3fe00000 	.word	0x3fe00000
 800af70:	40240000 	.word	0x40240000
 800af74:	9b03      	ldr	r3, [sp, #12]
 800af76:	1e5c      	subs	r4, r3, #1
 800af78:	9b08      	ldr	r3, [sp, #32]
 800af7a:	42a3      	cmp	r3, r4
 800af7c:	db09      	blt.n	800af92 <_dtoa_r+0x8c2>
 800af7e:	1b1c      	subs	r4, r3, r4
 800af80:	9b03      	ldr	r3, [sp, #12]
 800af82:	2b00      	cmp	r3, #0
 800af84:	f6bf af30 	bge.w	800ade8 <_dtoa_r+0x718>
 800af88:	9b00      	ldr	r3, [sp, #0]
 800af8a:	9a03      	ldr	r2, [sp, #12]
 800af8c:	1a9e      	subs	r6, r3, r2
 800af8e:	2300      	movs	r3, #0
 800af90:	e72b      	b.n	800adea <_dtoa_r+0x71a>
 800af92:	9b08      	ldr	r3, [sp, #32]
 800af94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af96:	9408      	str	r4, [sp, #32]
 800af98:	1ae3      	subs	r3, r4, r3
 800af9a:	441a      	add	r2, r3
 800af9c:	9e00      	ldr	r6, [sp, #0]
 800af9e:	9b03      	ldr	r3, [sp, #12]
 800afa0:	920d      	str	r2, [sp, #52]	@ 0x34
 800afa2:	2400      	movs	r4, #0
 800afa4:	e721      	b.n	800adea <_dtoa_r+0x71a>
 800afa6:	9c08      	ldr	r4, [sp, #32]
 800afa8:	9e00      	ldr	r6, [sp, #0]
 800afaa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800afac:	e728      	b.n	800ae00 <_dtoa_r+0x730>
 800afae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800afb2:	e751      	b.n	800ae58 <_dtoa_r+0x788>
 800afb4:	9a08      	ldr	r2, [sp, #32]
 800afb6:	9902      	ldr	r1, [sp, #8]
 800afb8:	e750      	b.n	800ae5c <_dtoa_r+0x78c>
 800afba:	f8cd 8008 	str.w	r8, [sp, #8]
 800afbe:	e751      	b.n	800ae64 <_dtoa_r+0x794>
 800afc0:	2300      	movs	r3, #0
 800afc2:	e779      	b.n	800aeb8 <_dtoa_r+0x7e8>
 800afc4:	9b04      	ldr	r3, [sp, #16]
 800afc6:	e777      	b.n	800aeb8 <_dtoa_r+0x7e8>
 800afc8:	2300      	movs	r3, #0
 800afca:	9308      	str	r3, [sp, #32]
 800afcc:	e779      	b.n	800aec2 <_dtoa_r+0x7f2>
 800afce:	d093      	beq.n	800aef8 <_dtoa_r+0x828>
 800afd0:	9a00      	ldr	r2, [sp, #0]
 800afd2:	331c      	adds	r3, #28
 800afd4:	441a      	add	r2, r3
 800afd6:	9200      	str	r2, [sp, #0]
 800afd8:	9a06      	ldr	r2, [sp, #24]
 800afda:	441a      	add	r2, r3
 800afdc:	441e      	add	r6, r3
 800afde:	9206      	str	r2, [sp, #24]
 800afe0:	e78a      	b.n	800aef8 <_dtoa_r+0x828>
 800afe2:	4603      	mov	r3, r0
 800afe4:	e7f4      	b.n	800afd0 <_dtoa_r+0x900>
 800afe6:	9b03      	ldr	r3, [sp, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	46b8      	mov	r8, r7
 800afec:	dc20      	bgt.n	800b030 <_dtoa_r+0x960>
 800afee:	469b      	mov	fp, r3
 800aff0:	9b07      	ldr	r3, [sp, #28]
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	dd1e      	ble.n	800b034 <_dtoa_r+0x964>
 800aff6:	f1bb 0f00 	cmp.w	fp, #0
 800affa:	f47f adb1 	bne.w	800ab60 <_dtoa_r+0x490>
 800affe:	4621      	mov	r1, r4
 800b000:	465b      	mov	r3, fp
 800b002:	2205      	movs	r2, #5
 800b004:	4648      	mov	r0, r9
 800b006:	f000 f9f1 	bl	800b3ec <__multadd>
 800b00a:	4601      	mov	r1, r0
 800b00c:	4604      	mov	r4, r0
 800b00e:	9802      	ldr	r0, [sp, #8]
 800b010:	f000 fbfc 	bl	800b80c <__mcmp>
 800b014:	2800      	cmp	r0, #0
 800b016:	f77f ada3 	ble.w	800ab60 <_dtoa_r+0x490>
 800b01a:	4656      	mov	r6, sl
 800b01c:	2331      	movs	r3, #49	@ 0x31
 800b01e:	f806 3b01 	strb.w	r3, [r6], #1
 800b022:	f108 0801 	add.w	r8, r8, #1
 800b026:	e59f      	b.n	800ab68 <_dtoa_r+0x498>
 800b028:	9c03      	ldr	r4, [sp, #12]
 800b02a:	46b8      	mov	r8, r7
 800b02c:	4625      	mov	r5, r4
 800b02e:	e7f4      	b.n	800b01a <_dtoa_r+0x94a>
 800b030:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b036:	2b00      	cmp	r3, #0
 800b038:	f000 8101 	beq.w	800b23e <_dtoa_r+0xb6e>
 800b03c:	2e00      	cmp	r6, #0
 800b03e:	dd05      	ble.n	800b04c <_dtoa_r+0x97c>
 800b040:	4629      	mov	r1, r5
 800b042:	4632      	mov	r2, r6
 800b044:	4648      	mov	r0, r9
 800b046:	f000 fb75 	bl	800b734 <__lshift>
 800b04a:	4605      	mov	r5, r0
 800b04c:	9b08      	ldr	r3, [sp, #32]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d05c      	beq.n	800b10c <_dtoa_r+0xa3c>
 800b052:	6869      	ldr	r1, [r5, #4]
 800b054:	4648      	mov	r0, r9
 800b056:	f000 f967 	bl	800b328 <_Balloc>
 800b05a:	4606      	mov	r6, r0
 800b05c:	b928      	cbnz	r0, 800b06a <_dtoa_r+0x99a>
 800b05e:	4b82      	ldr	r3, [pc, #520]	@ (800b268 <_dtoa_r+0xb98>)
 800b060:	4602      	mov	r2, r0
 800b062:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b066:	f7ff bb4a 	b.w	800a6fe <_dtoa_r+0x2e>
 800b06a:	692a      	ldr	r2, [r5, #16]
 800b06c:	3202      	adds	r2, #2
 800b06e:	0092      	lsls	r2, r2, #2
 800b070:	f105 010c 	add.w	r1, r5, #12
 800b074:	300c      	adds	r0, #12
 800b076:	f7ff fa92 	bl	800a59e <memcpy>
 800b07a:	2201      	movs	r2, #1
 800b07c:	4631      	mov	r1, r6
 800b07e:	4648      	mov	r0, r9
 800b080:	f000 fb58 	bl	800b734 <__lshift>
 800b084:	f10a 0301 	add.w	r3, sl, #1
 800b088:	9300      	str	r3, [sp, #0]
 800b08a:	eb0a 030b 	add.w	r3, sl, fp
 800b08e:	9308      	str	r3, [sp, #32]
 800b090:	9b04      	ldr	r3, [sp, #16]
 800b092:	f003 0301 	and.w	r3, r3, #1
 800b096:	462f      	mov	r7, r5
 800b098:	9306      	str	r3, [sp, #24]
 800b09a:	4605      	mov	r5, r0
 800b09c:	9b00      	ldr	r3, [sp, #0]
 800b09e:	9802      	ldr	r0, [sp, #8]
 800b0a0:	4621      	mov	r1, r4
 800b0a2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b0a6:	f7ff fa88 	bl	800a5ba <quorem>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	3330      	adds	r3, #48	@ 0x30
 800b0ae:	9003      	str	r0, [sp, #12]
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	9802      	ldr	r0, [sp, #8]
 800b0b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0b6:	f000 fba9 	bl	800b80c <__mcmp>
 800b0ba:	462a      	mov	r2, r5
 800b0bc:	9004      	str	r0, [sp, #16]
 800b0be:	4621      	mov	r1, r4
 800b0c0:	4648      	mov	r0, r9
 800b0c2:	f000 fbbf 	bl	800b844 <__mdiff>
 800b0c6:	68c2      	ldr	r2, [r0, #12]
 800b0c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ca:	4606      	mov	r6, r0
 800b0cc:	bb02      	cbnz	r2, 800b110 <_dtoa_r+0xa40>
 800b0ce:	4601      	mov	r1, r0
 800b0d0:	9802      	ldr	r0, [sp, #8]
 800b0d2:	f000 fb9b 	bl	800b80c <__mcmp>
 800b0d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d8:	4602      	mov	r2, r0
 800b0da:	4631      	mov	r1, r6
 800b0dc:	4648      	mov	r0, r9
 800b0de:	920c      	str	r2, [sp, #48]	@ 0x30
 800b0e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0e2:	f000 f961 	bl	800b3a8 <_Bfree>
 800b0e6:	9b07      	ldr	r3, [sp, #28]
 800b0e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0ea:	9e00      	ldr	r6, [sp, #0]
 800b0ec:	ea42 0103 	orr.w	r1, r2, r3
 800b0f0:	9b06      	ldr	r3, [sp, #24]
 800b0f2:	4319      	orrs	r1, r3
 800b0f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0f6:	d10d      	bne.n	800b114 <_dtoa_r+0xa44>
 800b0f8:	2b39      	cmp	r3, #57	@ 0x39
 800b0fa:	d027      	beq.n	800b14c <_dtoa_r+0xa7c>
 800b0fc:	9a04      	ldr	r2, [sp, #16]
 800b0fe:	2a00      	cmp	r2, #0
 800b100:	dd01      	ble.n	800b106 <_dtoa_r+0xa36>
 800b102:	9b03      	ldr	r3, [sp, #12]
 800b104:	3331      	adds	r3, #49	@ 0x31
 800b106:	f88b 3000 	strb.w	r3, [fp]
 800b10a:	e52e      	b.n	800ab6a <_dtoa_r+0x49a>
 800b10c:	4628      	mov	r0, r5
 800b10e:	e7b9      	b.n	800b084 <_dtoa_r+0x9b4>
 800b110:	2201      	movs	r2, #1
 800b112:	e7e2      	b.n	800b0da <_dtoa_r+0xa0a>
 800b114:	9904      	ldr	r1, [sp, #16]
 800b116:	2900      	cmp	r1, #0
 800b118:	db04      	blt.n	800b124 <_dtoa_r+0xa54>
 800b11a:	9807      	ldr	r0, [sp, #28]
 800b11c:	4301      	orrs	r1, r0
 800b11e:	9806      	ldr	r0, [sp, #24]
 800b120:	4301      	orrs	r1, r0
 800b122:	d120      	bne.n	800b166 <_dtoa_r+0xa96>
 800b124:	2a00      	cmp	r2, #0
 800b126:	ddee      	ble.n	800b106 <_dtoa_r+0xa36>
 800b128:	9902      	ldr	r1, [sp, #8]
 800b12a:	9300      	str	r3, [sp, #0]
 800b12c:	2201      	movs	r2, #1
 800b12e:	4648      	mov	r0, r9
 800b130:	f000 fb00 	bl	800b734 <__lshift>
 800b134:	4621      	mov	r1, r4
 800b136:	9002      	str	r0, [sp, #8]
 800b138:	f000 fb68 	bl	800b80c <__mcmp>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	9b00      	ldr	r3, [sp, #0]
 800b140:	dc02      	bgt.n	800b148 <_dtoa_r+0xa78>
 800b142:	d1e0      	bne.n	800b106 <_dtoa_r+0xa36>
 800b144:	07da      	lsls	r2, r3, #31
 800b146:	d5de      	bpl.n	800b106 <_dtoa_r+0xa36>
 800b148:	2b39      	cmp	r3, #57	@ 0x39
 800b14a:	d1da      	bne.n	800b102 <_dtoa_r+0xa32>
 800b14c:	2339      	movs	r3, #57	@ 0x39
 800b14e:	f88b 3000 	strb.w	r3, [fp]
 800b152:	4633      	mov	r3, r6
 800b154:	461e      	mov	r6, r3
 800b156:	3b01      	subs	r3, #1
 800b158:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b15c:	2a39      	cmp	r2, #57	@ 0x39
 800b15e:	d04e      	beq.n	800b1fe <_dtoa_r+0xb2e>
 800b160:	3201      	adds	r2, #1
 800b162:	701a      	strb	r2, [r3, #0]
 800b164:	e501      	b.n	800ab6a <_dtoa_r+0x49a>
 800b166:	2a00      	cmp	r2, #0
 800b168:	dd03      	ble.n	800b172 <_dtoa_r+0xaa2>
 800b16a:	2b39      	cmp	r3, #57	@ 0x39
 800b16c:	d0ee      	beq.n	800b14c <_dtoa_r+0xa7c>
 800b16e:	3301      	adds	r3, #1
 800b170:	e7c9      	b.n	800b106 <_dtoa_r+0xa36>
 800b172:	9a00      	ldr	r2, [sp, #0]
 800b174:	9908      	ldr	r1, [sp, #32]
 800b176:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b17a:	428a      	cmp	r2, r1
 800b17c:	d028      	beq.n	800b1d0 <_dtoa_r+0xb00>
 800b17e:	9902      	ldr	r1, [sp, #8]
 800b180:	2300      	movs	r3, #0
 800b182:	220a      	movs	r2, #10
 800b184:	4648      	mov	r0, r9
 800b186:	f000 f931 	bl	800b3ec <__multadd>
 800b18a:	42af      	cmp	r7, r5
 800b18c:	9002      	str	r0, [sp, #8]
 800b18e:	f04f 0300 	mov.w	r3, #0
 800b192:	f04f 020a 	mov.w	r2, #10
 800b196:	4639      	mov	r1, r7
 800b198:	4648      	mov	r0, r9
 800b19a:	d107      	bne.n	800b1ac <_dtoa_r+0xadc>
 800b19c:	f000 f926 	bl	800b3ec <__multadd>
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	9b00      	ldr	r3, [sp, #0]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	e777      	b.n	800b09c <_dtoa_r+0x9cc>
 800b1ac:	f000 f91e 	bl	800b3ec <__multadd>
 800b1b0:	4629      	mov	r1, r5
 800b1b2:	4607      	mov	r7, r0
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	220a      	movs	r2, #10
 800b1b8:	4648      	mov	r0, r9
 800b1ba:	f000 f917 	bl	800b3ec <__multadd>
 800b1be:	4605      	mov	r5, r0
 800b1c0:	e7f0      	b.n	800b1a4 <_dtoa_r+0xad4>
 800b1c2:	f1bb 0f00 	cmp.w	fp, #0
 800b1c6:	bfcc      	ite	gt
 800b1c8:	465e      	movgt	r6, fp
 800b1ca:	2601      	movle	r6, #1
 800b1cc:	4456      	add	r6, sl
 800b1ce:	2700      	movs	r7, #0
 800b1d0:	9902      	ldr	r1, [sp, #8]
 800b1d2:	9300      	str	r3, [sp, #0]
 800b1d4:	2201      	movs	r2, #1
 800b1d6:	4648      	mov	r0, r9
 800b1d8:	f000 faac 	bl	800b734 <__lshift>
 800b1dc:	4621      	mov	r1, r4
 800b1de:	9002      	str	r0, [sp, #8]
 800b1e0:	f000 fb14 	bl	800b80c <__mcmp>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	dcb4      	bgt.n	800b152 <_dtoa_r+0xa82>
 800b1e8:	d102      	bne.n	800b1f0 <_dtoa_r+0xb20>
 800b1ea:	9b00      	ldr	r3, [sp, #0]
 800b1ec:	07db      	lsls	r3, r3, #31
 800b1ee:	d4b0      	bmi.n	800b152 <_dtoa_r+0xa82>
 800b1f0:	4633      	mov	r3, r6
 800b1f2:	461e      	mov	r6, r3
 800b1f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1f8:	2a30      	cmp	r2, #48	@ 0x30
 800b1fa:	d0fa      	beq.n	800b1f2 <_dtoa_r+0xb22>
 800b1fc:	e4b5      	b.n	800ab6a <_dtoa_r+0x49a>
 800b1fe:	459a      	cmp	sl, r3
 800b200:	d1a8      	bne.n	800b154 <_dtoa_r+0xa84>
 800b202:	2331      	movs	r3, #49	@ 0x31
 800b204:	f108 0801 	add.w	r8, r8, #1
 800b208:	f88a 3000 	strb.w	r3, [sl]
 800b20c:	e4ad      	b.n	800ab6a <_dtoa_r+0x49a>
 800b20e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b210:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b26c <_dtoa_r+0xb9c>
 800b214:	b11b      	cbz	r3, 800b21e <_dtoa_r+0xb4e>
 800b216:	f10a 0308 	add.w	r3, sl, #8
 800b21a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b21c:	6013      	str	r3, [r2, #0]
 800b21e:	4650      	mov	r0, sl
 800b220:	b017      	add	sp, #92	@ 0x5c
 800b222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b226:	9b07      	ldr	r3, [sp, #28]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	f77f ae2e 	ble.w	800ae8a <_dtoa_r+0x7ba>
 800b22e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b230:	9308      	str	r3, [sp, #32]
 800b232:	2001      	movs	r0, #1
 800b234:	e64d      	b.n	800aed2 <_dtoa_r+0x802>
 800b236:	f1bb 0f00 	cmp.w	fp, #0
 800b23a:	f77f aed9 	ble.w	800aff0 <_dtoa_r+0x920>
 800b23e:	4656      	mov	r6, sl
 800b240:	9802      	ldr	r0, [sp, #8]
 800b242:	4621      	mov	r1, r4
 800b244:	f7ff f9b9 	bl	800a5ba <quorem>
 800b248:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b24c:	f806 3b01 	strb.w	r3, [r6], #1
 800b250:	eba6 020a 	sub.w	r2, r6, sl
 800b254:	4593      	cmp	fp, r2
 800b256:	ddb4      	ble.n	800b1c2 <_dtoa_r+0xaf2>
 800b258:	9902      	ldr	r1, [sp, #8]
 800b25a:	2300      	movs	r3, #0
 800b25c:	220a      	movs	r2, #10
 800b25e:	4648      	mov	r0, r9
 800b260:	f000 f8c4 	bl	800b3ec <__multadd>
 800b264:	9002      	str	r0, [sp, #8]
 800b266:	e7eb      	b.n	800b240 <_dtoa_r+0xb70>
 800b268:	0800edf1 	.word	0x0800edf1
 800b26c:	0800ed75 	.word	0x0800ed75

0800b270 <_free_r>:
 800b270:	b538      	push	{r3, r4, r5, lr}
 800b272:	4605      	mov	r5, r0
 800b274:	2900      	cmp	r1, #0
 800b276:	d041      	beq.n	800b2fc <_free_r+0x8c>
 800b278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b27c:	1f0c      	subs	r4, r1, #4
 800b27e:	2b00      	cmp	r3, #0
 800b280:	bfb8      	it	lt
 800b282:	18e4      	addlt	r4, r4, r3
 800b284:	f7fe f99e 	bl	80095c4 <__malloc_lock>
 800b288:	4a1d      	ldr	r2, [pc, #116]	@ (800b300 <_free_r+0x90>)
 800b28a:	6813      	ldr	r3, [r2, #0]
 800b28c:	b933      	cbnz	r3, 800b29c <_free_r+0x2c>
 800b28e:	6063      	str	r3, [r4, #4]
 800b290:	6014      	str	r4, [r2, #0]
 800b292:	4628      	mov	r0, r5
 800b294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b298:	f7fe b99a 	b.w	80095d0 <__malloc_unlock>
 800b29c:	42a3      	cmp	r3, r4
 800b29e:	d908      	bls.n	800b2b2 <_free_r+0x42>
 800b2a0:	6820      	ldr	r0, [r4, #0]
 800b2a2:	1821      	adds	r1, r4, r0
 800b2a4:	428b      	cmp	r3, r1
 800b2a6:	bf01      	itttt	eq
 800b2a8:	6819      	ldreq	r1, [r3, #0]
 800b2aa:	685b      	ldreq	r3, [r3, #4]
 800b2ac:	1809      	addeq	r1, r1, r0
 800b2ae:	6021      	streq	r1, [r4, #0]
 800b2b0:	e7ed      	b.n	800b28e <_free_r+0x1e>
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	685b      	ldr	r3, [r3, #4]
 800b2b6:	b10b      	cbz	r3, 800b2bc <_free_r+0x4c>
 800b2b8:	42a3      	cmp	r3, r4
 800b2ba:	d9fa      	bls.n	800b2b2 <_free_r+0x42>
 800b2bc:	6811      	ldr	r1, [r2, #0]
 800b2be:	1850      	adds	r0, r2, r1
 800b2c0:	42a0      	cmp	r0, r4
 800b2c2:	d10b      	bne.n	800b2dc <_free_r+0x6c>
 800b2c4:	6820      	ldr	r0, [r4, #0]
 800b2c6:	4401      	add	r1, r0
 800b2c8:	1850      	adds	r0, r2, r1
 800b2ca:	4283      	cmp	r3, r0
 800b2cc:	6011      	str	r1, [r2, #0]
 800b2ce:	d1e0      	bne.n	800b292 <_free_r+0x22>
 800b2d0:	6818      	ldr	r0, [r3, #0]
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	6053      	str	r3, [r2, #4]
 800b2d6:	4408      	add	r0, r1
 800b2d8:	6010      	str	r0, [r2, #0]
 800b2da:	e7da      	b.n	800b292 <_free_r+0x22>
 800b2dc:	d902      	bls.n	800b2e4 <_free_r+0x74>
 800b2de:	230c      	movs	r3, #12
 800b2e0:	602b      	str	r3, [r5, #0]
 800b2e2:	e7d6      	b.n	800b292 <_free_r+0x22>
 800b2e4:	6820      	ldr	r0, [r4, #0]
 800b2e6:	1821      	adds	r1, r4, r0
 800b2e8:	428b      	cmp	r3, r1
 800b2ea:	bf04      	itt	eq
 800b2ec:	6819      	ldreq	r1, [r3, #0]
 800b2ee:	685b      	ldreq	r3, [r3, #4]
 800b2f0:	6063      	str	r3, [r4, #4]
 800b2f2:	bf04      	itt	eq
 800b2f4:	1809      	addeq	r1, r1, r0
 800b2f6:	6021      	streq	r1, [r4, #0]
 800b2f8:	6054      	str	r4, [r2, #4]
 800b2fa:	e7ca      	b.n	800b292 <_free_r+0x22>
 800b2fc:	bd38      	pop	{r3, r4, r5, pc}
 800b2fe:	bf00      	nop
 800b300:	200012f0 	.word	0x200012f0

0800b304 <__ascii_mbtowc>:
 800b304:	b082      	sub	sp, #8
 800b306:	b901      	cbnz	r1, 800b30a <__ascii_mbtowc+0x6>
 800b308:	a901      	add	r1, sp, #4
 800b30a:	b142      	cbz	r2, 800b31e <__ascii_mbtowc+0x1a>
 800b30c:	b14b      	cbz	r3, 800b322 <__ascii_mbtowc+0x1e>
 800b30e:	7813      	ldrb	r3, [r2, #0]
 800b310:	600b      	str	r3, [r1, #0]
 800b312:	7812      	ldrb	r2, [r2, #0]
 800b314:	1e10      	subs	r0, r2, #0
 800b316:	bf18      	it	ne
 800b318:	2001      	movne	r0, #1
 800b31a:	b002      	add	sp, #8
 800b31c:	4770      	bx	lr
 800b31e:	4610      	mov	r0, r2
 800b320:	e7fb      	b.n	800b31a <__ascii_mbtowc+0x16>
 800b322:	f06f 0001 	mvn.w	r0, #1
 800b326:	e7f8      	b.n	800b31a <__ascii_mbtowc+0x16>

0800b328 <_Balloc>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	69c6      	ldr	r6, [r0, #28]
 800b32c:	4604      	mov	r4, r0
 800b32e:	460d      	mov	r5, r1
 800b330:	b976      	cbnz	r6, 800b350 <_Balloc+0x28>
 800b332:	2010      	movs	r0, #16
 800b334:	f7fe f894 	bl	8009460 <malloc>
 800b338:	4602      	mov	r2, r0
 800b33a:	61e0      	str	r0, [r4, #28]
 800b33c:	b920      	cbnz	r0, 800b348 <_Balloc+0x20>
 800b33e:	4b18      	ldr	r3, [pc, #96]	@ (800b3a0 <_Balloc+0x78>)
 800b340:	4818      	ldr	r0, [pc, #96]	@ (800b3a4 <_Balloc+0x7c>)
 800b342:	216b      	movs	r1, #107	@ 0x6b
 800b344:	f001 faf4 	bl	800c930 <__assert_func>
 800b348:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b34c:	6006      	str	r6, [r0, #0]
 800b34e:	60c6      	str	r6, [r0, #12]
 800b350:	69e6      	ldr	r6, [r4, #28]
 800b352:	68f3      	ldr	r3, [r6, #12]
 800b354:	b183      	cbz	r3, 800b378 <_Balloc+0x50>
 800b356:	69e3      	ldr	r3, [r4, #28]
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b35e:	b9b8      	cbnz	r0, 800b390 <_Balloc+0x68>
 800b360:	2101      	movs	r1, #1
 800b362:	fa01 f605 	lsl.w	r6, r1, r5
 800b366:	1d72      	adds	r2, r6, #5
 800b368:	0092      	lsls	r2, r2, #2
 800b36a:	4620      	mov	r0, r4
 800b36c:	f001 fafe 	bl	800c96c <_calloc_r>
 800b370:	b160      	cbz	r0, 800b38c <_Balloc+0x64>
 800b372:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b376:	e00e      	b.n	800b396 <_Balloc+0x6e>
 800b378:	2221      	movs	r2, #33	@ 0x21
 800b37a:	2104      	movs	r1, #4
 800b37c:	4620      	mov	r0, r4
 800b37e:	f001 faf5 	bl	800c96c <_calloc_r>
 800b382:	69e3      	ldr	r3, [r4, #28]
 800b384:	60f0      	str	r0, [r6, #12]
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d1e4      	bne.n	800b356 <_Balloc+0x2e>
 800b38c:	2000      	movs	r0, #0
 800b38e:	bd70      	pop	{r4, r5, r6, pc}
 800b390:	6802      	ldr	r2, [r0, #0]
 800b392:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b396:	2300      	movs	r3, #0
 800b398:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b39c:	e7f7      	b.n	800b38e <_Balloc+0x66>
 800b39e:	bf00      	nop
 800b3a0:	0800ed82 	.word	0x0800ed82
 800b3a4:	0800ee02 	.word	0x0800ee02

0800b3a8 <_Bfree>:
 800b3a8:	b570      	push	{r4, r5, r6, lr}
 800b3aa:	69c6      	ldr	r6, [r0, #28]
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	460c      	mov	r4, r1
 800b3b0:	b976      	cbnz	r6, 800b3d0 <_Bfree+0x28>
 800b3b2:	2010      	movs	r0, #16
 800b3b4:	f7fe f854 	bl	8009460 <malloc>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	61e8      	str	r0, [r5, #28]
 800b3bc:	b920      	cbnz	r0, 800b3c8 <_Bfree+0x20>
 800b3be:	4b09      	ldr	r3, [pc, #36]	@ (800b3e4 <_Bfree+0x3c>)
 800b3c0:	4809      	ldr	r0, [pc, #36]	@ (800b3e8 <_Bfree+0x40>)
 800b3c2:	218f      	movs	r1, #143	@ 0x8f
 800b3c4:	f001 fab4 	bl	800c930 <__assert_func>
 800b3c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3cc:	6006      	str	r6, [r0, #0]
 800b3ce:	60c6      	str	r6, [r0, #12]
 800b3d0:	b13c      	cbz	r4, 800b3e2 <_Bfree+0x3a>
 800b3d2:	69eb      	ldr	r3, [r5, #28]
 800b3d4:	6862      	ldr	r2, [r4, #4]
 800b3d6:	68db      	ldr	r3, [r3, #12]
 800b3d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b3dc:	6021      	str	r1, [r4, #0]
 800b3de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b3e2:	bd70      	pop	{r4, r5, r6, pc}
 800b3e4:	0800ed82 	.word	0x0800ed82
 800b3e8:	0800ee02 	.word	0x0800ee02

0800b3ec <__multadd>:
 800b3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3f0:	690d      	ldr	r5, [r1, #16]
 800b3f2:	4607      	mov	r7, r0
 800b3f4:	460c      	mov	r4, r1
 800b3f6:	461e      	mov	r6, r3
 800b3f8:	f101 0c14 	add.w	ip, r1, #20
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	f8dc 3000 	ldr.w	r3, [ip]
 800b402:	b299      	uxth	r1, r3
 800b404:	fb02 6101 	mla	r1, r2, r1, r6
 800b408:	0c1e      	lsrs	r6, r3, #16
 800b40a:	0c0b      	lsrs	r3, r1, #16
 800b40c:	fb02 3306 	mla	r3, r2, r6, r3
 800b410:	b289      	uxth	r1, r1
 800b412:	3001      	adds	r0, #1
 800b414:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b418:	4285      	cmp	r5, r0
 800b41a:	f84c 1b04 	str.w	r1, [ip], #4
 800b41e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b422:	dcec      	bgt.n	800b3fe <__multadd+0x12>
 800b424:	b30e      	cbz	r6, 800b46a <__multadd+0x7e>
 800b426:	68a3      	ldr	r3, [r4, #8]
 800b428:	42ab      	cmp	r3, r5
 800b42a:	dc19      	bgt.n	800b460 <__multadd+0x74>
 800b42c:	6861      	ldr	r1, [r4, #4]
 800b42e:	4638      	mov	r0, r7
 800b430:	3101      	adds	r1, #1
 800b432:	f7ff ff79 	bl	800b328 <_Balloc>
 800b436:	4680      	mov	r8, r0
 800b438:	b928      	cbnz	r0, 800b446 <__multadd+0x5a>
 800b43a:	4602      	mov	r2, r0
 800b43c:	4b0c      	ldr	r3, [pc, #48]	@ (800b470 <__multadd+0x84>)
 800b43e:	480d      	ldr	r0, [pc, #52]	@ (800b474 <__multadd+0x88>)
 800b440:	21ba      	movs	r1, #186	@ 0xba
 800b442:	f001 fa75 	bl	800c930 <__assert_func>
 800b446:	6922      	ldr	r2, [r4, #16]
 800b448:	3202      	adds	r2, #2
 800b44a:	f104 010c 	add.w	r1, r4, #12
 800b44e:	0092      	lsls	r2, r2, #2
 800b450:	300c      	adds	r0, #12
 800b452:	f7ff f8a4 	bl	800a59e <memcpy>
 800b456:	4621      	mov	r1, r4
 800b458:	4638      	mov	r0, r7
 800b45a:	f7ff ffa5 	bl	800b3a8 <_Bfree>
 800b45e:	4644      	mov	r4, r8
 800b460:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b464:	3501      	adds	r5, #1
 800b466:	615e      	str	r6, [r3, #20]
 800b468:	6125      	str	r5, [r4, #16]
 800b46a:	4620      	mov	r0, r4
 800b46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b470:	0800edf1 	.word	0x0800edf1
 800b474:	0800ee02 	.word	0x0800ee02

0800b478 <__hi0bits>:
 800b478:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b47c:	4603      	mov	r3, r0
 800b47e:	bf36      	itet	cc
 800b480:	0403      	lslcc	r3, r0, #16
 800b482:	2000      	movcs	r0, #0
 800b484:	2010      	movcc	r0, #16
 800b486:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b48a:	bf3c      	itt	cc
 800b48c:	021b      	lslcc	r3, r3, #8
 800b48e:	3008      	addcc	r0, #8
 800b490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b494:	bf3c      	itt	cc
 800b496:	011b      	lslcc	r3, r3, #4
 800b498:	3004      	addcc	r0, #4
 800b49a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b49e:	bf3c      	itt	cc
 800b4a0:	009b      	lslcc	r3, r3, #2
 800b4a2:	3002      	addcc	r0, #2
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	db05      	blt.n	800b4b4 <__hi0bits+0x3c>
 800b4a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b4ac:	f100 0001 	add.w	r0, r0, #1
 800b4b0:	bf08      	it	eq
 800b4b2:	2020      	moveq	r0, #32
 800b4b4:	4770      	bx	lr

0800b4b6 <__lo0bits>:
 800b4b6:	6803      	ldr	r3, [r0, #0]
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	f013 0007 	ands.w	r0, r3, #7
 800b4be:	d00b      	beq.n	800b4d8 <__lo0bits+0x22>
 800b4c0:	07d9      	lsls	r1, r3, #31
 800b4c2:	d421      	bmi.n	800b508 <__lo0bits+0x52>
 800b4c4:	0798      	lsls	r0, r3, #30
 800b4c6:	bf49      	itett	mi
 800b4c8:	085b      	lsrmi	r3, r3, #1
 800b4ca:	089b      	lsrpl	r3, r3, #2
 800b4cc:	2001      	movmi	r0, #1
 800b4ce:	6013      	strmi	r3, [r2, #0]
 800b4d0:	bf5c      	itt	pl
 800b4d2:	6013      	strpl	r3, [r2, #0]
 800b4d4:	2002      	movpl	r0, #2
 800b4d6:	4770      	bx	lr
 800b4d8:	b299      	uxth	r1, r3
 800b4da:	b909      	cbnz	r1, 800b4e0 <__lo0bits+0x2a>
 800b4dc:	0c1b      	lsrs	r3, r3, #16
 800b4de:	2010      	movs	r0, #16
 800b4e0:	b2d9      	uxtb	r1, r3
 800b4e2:	b909      	cbnz	r1, 800b4e8 <__lo0bits+0x32>
 800b4e4:	3008      	adds	r0, #8
 800b4e6:	0a1b      	lsrs	r3, r3, #8
 800b4e8:	0719      	lsls	r1, r3, #28
 800b4ea:	bf04      	itt	eq
 800b4ec:	091b      	lsreq	r3, r3, #4
 800b4ee:	3004      	addeq	r0, #4
 800b4f0:	0799      	lsls	r1, r3, #30
 800b4f2:	bf04      	itt	eq
 800b4f4:	089b      	lsreq	r3, r3, #2
 800b4f6:	3002      	addeq	r0, #2
 800b4f8:	07d9      	lsls	r1, r3, #31
 800b4fa:	d403      	bmi.n	800b504 <__lo0bits+0x4e>
 800b4fc:	085b      	lsrs	r3, r3, #1
 800b4fe:	f100 0001 	add.w	r0, r0, #1
 800b502:	d003      	beq.n	800b50c <__lo0bits+0x56>
 800b504:	6013      	str	r3, [r2, #0]
 800b506:	4770      	bx	lr
 800b508:	2000      	movs	r0, #0
 800b50a:	4770      	bx	lr
 800b50c:	2020      	movs	r0, #32
 800b50e:	4770      	bx	lr

0800b510 <__i2b>:
 800b510:	b510      	push	{r4, lr}
 800b512:	460c      	mov	r4, r1
 800b514:	2101      	movs	r1, #1
 800b516:	f7ff ff07 	bl	800b328 <_Balloc>
 800b51a:	4602      	mov	r2, r0
 800b51c:	b928      	cbnz	r0, 800b52a <__i2b+0x1a>
 800b51e:	4b05      	ldr	r3, [pc, #20]	@ (800b534 <__i2b+0x24>)
 800b520:	4805      	ldr	r0, [pc, #20]	@ (800b538 <__i2b+0x28>)
 800b522:	f240 1145 	movw	r1, #325	@ 0x145
 800b526:	f001 fa03 	bl	800c930 <__assert_func>
 800b52a:	2301      	movs	r3, #1
 800b52c:	6144      	str	r4, [r0, #20]
 800b52e:	6103      	str	r3, [r0, #16]
 800b530:	bd10      	pop	{r4, pc}
 800b532:	bf00      	nop
 800b534:	0800edf1 	.word	0x0800edf1
 800b538:	0800ee02 	.word	0x0800ee02

0800b53c <__multiply>:
 800b53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	4617      	mov	r7, r2
 800b542:	690a      	ldr	r2, [r1, #16]
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	429a      	cmp	r2, r3
 800b548:	bfa8      	it	ge
 800b54a:	463b      	movge	r3, r7
 800b54c:	4689      	mov	r9, r1
 800b54e:	bfa4      	itt	ge
 800b550:	460f      	movge	r7, r1
 800b552:	4699      	movge	r9, r3
 800b554:	693d      	ldr	r5, [r7, #16]
 800b556:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	6879      	ldr	r1, [r7, #4]
 800b55e:	eb05 060a 	add.w	r6, r5, sl
 800b562:	42b3      	cmp	r3, r6
 800b564:	b085      	sub	sp, #20
 800b566:	bfb8      	it	lt
 800b568:	3101      	addlt	r1, #1
 800b56a:	f7ff fedd 	bl	800b328 <_Balloc>
 800b56e:	b930      	cbnz	r0, 800b57e <__multiply+0x42>
 800b570:	4602      	mov	r2, r0
 800b572:	4b41      	ldr	r3, [pc, #260]	@ (800b678 <__multiply+0x13c>)
 800b574:	4841      	ldr	r0, [pc, #260]	@ (800b67c <__multiply+0x140>)
 800b576:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b57a:	f001 f9d9 	bl	800c930 <__assert_func>
 800b57e:	f100 0414 	add.w	r4, r0, #20
 800b582:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b586:	4623      	mov	r3, r4
 800b588:	2200      	movs	r2, #0
 800b58a:	4573      	cmp	r3, lr
 800b58c:	d320      	bcc.n	800b5d0 <__multiply+0x94>
 800b58e:	f107 0814 	add.w	r8, r7, #20
 800b592:	f109 0114 	add.w	r1, r9, #20
 800b596:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b59a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b59e:	9302      	str	r3, [sp, #8]
 800b5a0:	1beb      	subs	r3, r5, r7
 800b5a2:	3b15      	subs	r3, #21
 800b5a4:	f023 0303 	bic.w	r3, r3, #3
 800b5a8:	3304      	adds	r3, #4
 800b5aa:	3715      	adds	r7, #21
 800b5ac:	42bd      	cmp	r5, r7
 800b5ae:	bf38      	it	cc
 800b5b0:	2304      	movcc	r3, #4
 800b5b2:	9301      	str	r3, [sp, #4]
 800b5b4:	9b02      	ldr	r3, [sp, #8]
 800b5b6:	9103      	str	r1, [sp, #12]
 800b5b8:	428b      	cmp	r3, r1
 800b5ba:	d80c      	bhi.n	800b5d6 <__multiply+0x9a>
 800b5bc:	2e00      	cmp	r6, #0
 800b5be:	dd03      	ble.n	800b5c8 <__multiply+0x8c>
 800b5c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d055      	beq.n	800b674 <__multiply+0x138>
 800b5c8:	6106      	str	r6, [r0, #16]
 800b5ca:	b005      	add	sp, #20
 800b5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d0:	f843 2b04 	str.w	r2, [r3], #4
 800b5d4:	e7d9      	b.n	800b58a <__multiply+0x4e>
 800b5d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800b5da:	f1ba 0f00 	cmp.w	sl, #0
 800b5de:	d01f      	beq.n	800b620 <__multiply+0xe4>
 800b5e0:	46c4      	mov	ip, r8
 800b5e2:	46a1      	mov	r9, r4
 800b5e4:	2700      	movs	r7, #0
 800b5e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b5ea:	f8d9 3000 	ldr.w	r3, [r9]
 800b5ee:	fa1f fb82 	uxth.w	fp, r2
 800b5f2:	b29b      	uxth	r3, r3
 800b5f4:	fb0a 330b 	mla	r3, sl, fp, r3
 800b5f8:	443b      	add	r3, r7
 800b5fa:	f8d9 7000 	ldr.w	r7, [r9]
 800b5fe:	0c12      	lsrs	r2, r2, #16
 800b600:	0c3f      	lsrs	r7, r7, #16
 800b602:	fb0a 7202 	mla	r2, sl, r2, r7
 800b606:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b60a:	b29b      	uxth	r3, r3
 800b60c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b610:	4565      	cmp	r5, ip
 800b612:	f849 3b04 	str.w	r3, [r9], #4
 800b616:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b61a:	d8e4      	bhi.n	800b5e6 <__multiply+0xaa>
 800b61c:	9b01      	ldr	r3, [sp, #4]
 800b61e:	50e7      	str	r7, [r4, r3]
 800b620:	9b03      	ldr	r3, [sp, #12]
 800b622:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b626:	3104      	adds	r1, #4
 800b628:	f1b9 0f00 	cmp.w	r9, #0
 800b62c:	d020      	beq.n	800b670 <__multiply+0x134>
 800b62e:	6823      	ldr	r3, [r4, #0]
 800b630:	4647      	mov	r7, r8
 800b632:	46a4      	mov	ip, r4
 800b634:	f04f 0a00 	mov.w	sl, #0
 800b638:	f8b7 b000 	ldrh.w	fp, [r7]
 800b63c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b640:	fb09 220b 	mla	r2, r9, fp, r2
 800b644:	4452      	add	r2, sl
 800b646:	b29b      	uxth	r3, r3
 800b648:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b64c:	f84c 3b04 	str.w	r3, [ip], #4
 800b650:	f857 3b04 	ldr.w	r3, [r7], #4
 800b654:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b658:	f8bc 3000 	ldrh.w	r3, [ip]
 800b65c:	fb09 330a 	mla	r3, r9, sl, r3
 800b660:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b664:	42bd      	cmp	r5, r7
 800b666:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b66a:	d8e5      	bhi.n	800b638 <__multiply+0xfc>
 800b66c:	9a01      	ldr	r2, [sp, #4]
 800b66e:	50a3      	str	r3, [r4, r2]
 800b670:	3404      	adds	r4, #4
 800b672:	e79f      	b.n	800b5b4 <__multiply+0x78>
 800b674:	3e01      	subs	r6, #1
 800b676:	e7a1      	b.n	800b5bc <__multiply+0x80>
 800b678:	0800edf1 	.word	0x0800edf1
 800b67c:	0800ee02 	.word	0x0800ee02

0800b680 <__pow5mult>:
 800b680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b684:	4615      	mov	r5, r2
 800b686:	f012 0203 	ands.w	r2, r2, #3
 800b68a:	4607      	mov	r7, r0
 800b68c:	460e      	mov	r6, r1
 800b68e:	d007      	beq.n	800b6a0 <__pow5mult+0x20>
 800b690:	4c25      	ldr	r4, [pc, #148]	@ (800b728 <__pow5mult+0xa8>)
 800b692:	3a01      	subs	r2, #1
 800b694:	2300      	movs	r3, #0
 800b696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b69a:	f7ff fea7 	bl	800b3ec <__multadd>
 800b69e:	4606      	mov	r6, r0
 800b6a0:	10ad      	asrs	r5, r5, #2
 800b6a2:	d03d      	beq.n	800b720 <__pow5mult+0xa0>
 800b6a4:	69fc      	ldr	r4, [r7, #28]
 800b6a6:	b97c      	cbnz	r4, 800b6c8 <__pow5mult+0x48>
 800b6a8:	2010      	movs	r0, #16
 800b6aa:	f7fd fed9 	bl	8009460 <malloc>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	61f8      	str	r0, [r7, #28]
 800b6b2:	b928      	cbnz	r0, 800b6c0 <__pow5mult+0x40>
 800b6b4:	4b1d      	ldr	r3, [pc, #116]	@ (800b72c <__pow5mult+0xac>)
 800b6b6:	481e      	ldr	r0, [pc, #120]	@ (800b730 <__pow5mult+0xb0>)
 800b6b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b6bc:	f001 f938 	bl	800c930 <__assert_func>
 800b6c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b6c4:	6004      	str	r4, [r0, #0]
 800b6c6:	60c4      	str	r4, [r0, #12]
 800b6c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b6cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b6d0:	b94c      	cbnz	r4, 800b6e6 <__pow5mult+0x66>
 800b6d2:	f240 2171 	movw	r1, #625	@ 0x271
 800b6d6:	4638      	mov	r0, r7
 800b6d8:	f7ff ff1a 	bl	800b510 <__i2b>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6e2:	4604      	mov	r4, r0
 800b6e4:	6003      	str	r3, [r0, #0]
 800b6e6:	f04f 0900 	mov.w	r9, #0
 800b6ea:	07eb      	lsls	r3, r5, #31
 800b6ec:	d50a      	bpl.n	800b704 <__pow5mult+0x84>
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	4638      	mov	r0, r7
 800b6f4:	f7ff ff22 	bl	800b53c <__multiply>
 800b6f8:	4631      	mov	r1, r6
 800b6fa:	4680      	mov	r8, r0
 800b6fc:	4638      	mov	r0, r7
 800b6fe:	f7ff fe53 	bl	800b3a8 <_Bfree>
 800b702:	4646      	mov	r6, r8
 800b704:	106d      	asrs	r5, r5, #1
 800b706:	d00b      	beq.n	800b720 <__pow5mult+0xa0>
 800b708:	6820      	ldr	r0, [r4, #0]
 800b70a:	b938      	cbnz	r0, 800b71c <__pow5mult+0x9c>
 800b70c:	4622      	mov	r2, r4
 800b70e:	4621      	mov	r1, r4
 800b710:	4638      	mov	r0, r7
 800b712:	f7ff ff13 	bl	800b53c <__multiply>
 800b716:	6020      	str	r0, [r4, #0]
 800b718:	f8c0 9000 	str.w	r9, [r0]
 800b71c:	4604      	mov	r4, r0
 800b71e:	e7e4      	b.n	800b6ea <__pow5mult+0x6a>
 800b720:	4630      	mov	r0, r6
 800b722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b726:	bf00      	nop
 800b728:	0800eec4 	.word	0x0800eec4
 800b72c:	0800ed82 	.word	0x0800ed82
 800b730:	0800ee02 	.word	0x0800ee02

0800b734 <__lshift>:
 800b734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b738:	460c      	mov	r4, r1
 800b73a:	6849      	ldr	r1, [r1, #4]
 800b73c:	6923      	ldr	r3, [r4, #16]
 800b73e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b742:	68a3      	ldr	r3, [r4, #8]
 800b744:	4607      	mov	r7, r0
 800b746:	4691      	mov	r9, r2
 800b748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b74c:	f108 0601 	add.w	r6, r8, #1
 800b750:	42b3      	cmp	r3, r6
 800b752:	db0b      	blt.n	800b76c <__lshift+0x38>
 800b754:	4638      	mov	r0, r7
 800b756:	f7ff fde7 	bl	800b328 <_Balloc>
 800b75a:	4605      	mov	r5, r0
 800b75c:	b948      	cbnz	r0, 800b772 <__lshift+0x3e>
 800b75e:	4602      	mov	r2, r0
 800b760:	4b28      	ldr	r3, [pc, #160]	@ (800b804 <__lshift+0xd0>)
 800b762:	4829      	ldr	r0, [pc, #164]	@ (800b808 <__lshift+0xd4>)
 800b764:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b768:	f001 f8e2 	bl	800c930 <__assert_func>
 800b76c:	3101      	adds	r1, #1
 800b76e:	005b      	lsls	r3, r3, #1
 800b770:	e7ee      	b.n	800b750 <__lshift+0x1c>
 800b772:	2300      	movs	r3, #0
 800b774:	f100 0114 	add.w	r1, r0, #20
 800b778:	f100 0210 	add.w	r2, r0, #16
 800b77c:	4618      	mov	r0, r3
 800b77e:	4553      	cmp	r3, sl
 800b780:	db33      	blt.n	800b7ea <__lshift+0xb6>
 800b782:	6920      	ldr	r0, [r4, #16]
 800b784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b788:	f104 0314 	add.w	r3, r4, #20
 800b78c:	f019 091f 	ands.w	r9, r9, #31
 800b790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b794:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b798:	d02b      	beq.n	800b7f2 <__lshift+0xbe>
 800b79a:	f1c9 0e20 	rsb	lr, r9, #32
 800b79e:	468a      	mov	sl, r1
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	6818      	ldr	r0, [r3, #0]
 800b7a4:	fa00 f009 	lsl.w	r0, r0, r9
 800b7a8:	4310      	orrs	r0, r2
 800b7aa:	f84a 0b04 	str.w	r0, [sl], #4
 800b7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7b2:	459c      	cmp	ip, r3
 800b7b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b7b8:	d8f3      	bhi.n	800b7a2 <__lshift+0x6e>
 800b7ba:	ebac 0304 	sub.w	r3, ip, r4
 800b7be:	3b15      	subs	r3, #21
 800b7c0:	f023 0303 	bic.w	r3, r3, #3
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	f104 0015 	add.w	r0, r4, #21
 800b7ca:	4560      	cmp	r0, ip
 800b7cc:	bf88      	it	hi
 800b7ce:	2304      	movhi	r3, #4
 800b7d0:	50ca      	str	r2, [r1, r3]
 800b7d2:	b10a      	cbz	r2, 800b7d8 <__lshift+0xa4>
 800b7d4:	f108 0602 	add.w	r6, r8, #2
 800b7d8:	3e01      	subs	r6, #1
 800b7da:	4638      	mov	r0, r7
 800b7dc:	612e      	str	r6, [r5, #16]
 800b7de:	4621      	mov	r1, r4
 800b7e0:	f7ff fde2 	bl	800b3a8 <_Bfree>
 800b7e4:	4628      	mov	r0, r5
 800b7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	e7c5      	b.n	800b77e <__lshift+0x4a>
 800b7f2:	3904      	subs	r1, #4
 800b7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7fc:	459c      	cmp	ip, r3
 800b7fe:	d8f9      	bhi.n	800b7f4 <__lshift+0xc0>
 800b800:	e7ea      	b.n	800b7d8 <__lshift+0xa4>
 800b802:	bf00      	nop
 800b804:	0800edf1 	.word	0x0800edf1
 800b808:	0800ee02 	.word	0x0800ee02

0800b80c <__mcmp>:
 800b80c:	690a      	ldr	r2, [r1, #16]
 800b80e:	4603      	mov	r3, r0
 800b810:	6900      	ldr	r0, [r0, #16]
 800b812:	1a80      	subs	r0, r0, r2
 800b814:	b530      	push	{r4, r5, lr}
 800b816:	d10e      	bne.n	800b836 <__mcmp+0x2a>
 800b818:	3314      	adds	r3, #20
 800b81a:	3114      	adds	r1, #20
 800b81c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b820:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b824:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b828:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b82c:	4295      	cmp	r5, r2
 800b82e:	d003      	beq.n	800b838 <__mcmp+0x2c>
 800b830:	d205      	bcs.n	800b83e <__mcmp+0x32>
 800b832:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b836:	bd30      	pop	{r4, r5, pc}
 800b838:	42a3      	cmp	r3, r4
 800b83a:	d3f3      	bcc.n	800b824 <__mcmp+0x18>
 800b83c:	e7fb      	b.n	800b836 <__mcmp+0x2a>
 800b83e:	2001      	movs	r0, #1
 800b840:	e7f9      	b.n	800b836 <__mcmp+0x2a>
	...

0800b844 <__mdiff>:
 800b844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b848:	4689      	mov	r9, r1
 800b84a:	4606      	mov	r6, r0
 800b84c:	4611      	mov	r1, r2
 800b84e:	4648      	mov	r0, r9
 800b850:	4614      	mov	r4, r2
 800b852:	f7ff ffdb 	bl	800b80c <__mcmp>
 800b856:	1e05      	subs	r5, r0, #0
 800b858:	d112      	bne.n	800b880 <__mdiff+0x3c>
 800b85a:	4629      	mov	r1, r5
 800b85c:	4630      	mov	r0, r6
 800b85e:	f7ff fd63 	bl	800b328 <_Balloc>
 800b862:	4602      	mov	r2, r0
 800b864:	b928      	cbnz	r0, 800b872 <__mdiff+0x2e>
 800b866:	4b3f      	ldr	r3, [pc, #252]	@ (800b964 <__mdiff+0x120>)
 800b868:	f240 2137 	movw	r1, #567	@ 0x237
 800b86c:	483e      	ldr	r0, [pc, #248]	@ (800b968 <__mdiff+0x124>)
 800b86e:	f001 f85f 	bl	800c930 <__assert_func>
 800b872:	2301      	movs	r3, #1
 800b874:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b878:	4610      	mov	r0, r2
 800b87a:	b003      	add	sp, #12
 800b87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b880:	bfbc      	itt	lt
 800b882:	464b      	movlt	r3, r9
 800b884:	46a1      	movlt	r9, r4
 800b886:	4630      	mov	r0, r6
 800b888:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b88c:	bfba      	itte	lt
 800b88e:	461c      	movlt	r4, r3
 800b890:	2501      	movlt	r5, #1
 800b892:	2500      	movge	r5, #0
 800b894:	f7ff fd48 	bl	800b328 <_Balloc>
 800b898:	4602      	mov	r2, r0
 800b89a:	b918      	cbnz	r0, 800b8a4 <__mdiff+0x60>
 800b89c:	4b31      	ldr	r3, [pc, #196]	@ (800b964 <__mdiff+0x120>)
 800b89e:	f240 2145 	movw	r1, #581	@ 0x245
 800b8a2:	e7e3      	b.n	800b86c <__mdiff+0x28>
 800b8a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b8a8:	6926      	ldr	r6, [r4, #16]
 800b8aa:	60c5      	str	r5, [r0, #12]
 800b8ac:	f109 0310 	add.w	r3, r9, #16
 800b8b0:	f109 0514 	add.w	r5, r9, #20
 800b8b4:	f104 0e14 	add.w	lr, r4, #20
 800b8b8:	f100 0b14 	add.w	fp, r0, #20
 800b8bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b8c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b8c4:	9301      	str	r3, [sp, #4]
 800b8c6:	46d9      	mov	r9, fp
 800b8c8:	f04f 0c00 	mov.w	ip, #0
 800b8cc:	9b01      	ldr	r3, [sp, #4]
 800b8ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b8d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b8d6:	9301      	str	r3, [sp, #4]
 800b8d8:	fa1f f38a 	uxth.w	r3, sl
 800b8dc:	4619      	mov	r1, r3
 800b8de:	b283      	uxth	r3, r0
 800b8e0:	1acb      	subs	r3, r1, r3
 800b8e2:	0c00      	lsrs	r0, r0, #16
 800b8e4:	4463      	add	r3, ip
 800b8e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b8ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b8f4:	4576      	cmp	r6, lr
 800b8f6:	f849 3b04 	str.w	r3, [r9], #4
 800b8fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b8fe:	d8e5      	bhi.n	800b8cc <__mdiff+0x88>
 800b900:	1b33      	subs	r3, r6, r4
 800b902:	3b15      	subs	r3, #21
 800b904:	f023 0303 	bic.w	r3, r3, #3
 800b908:	3415      	adds	r4, #21
 800b90a:	3304      	adds	r3, #4
 800b90c:	42a6      	cmp	r6, r4
 800b90e:	bf38      	it	cc
 800b910:	2304      	movcc	r3, #4
 800b912:	441d      	add	r5, r3
 800b914:	445b      	add	r3, fp
 800b916:	461e      	mov	r6, r3
 800b918:	462c      	mov	r4, r5
 800b91a:	4544      	cmp	r4, r8
 800b91c:	d30e      	bcc.n	800b93c <__mdiff+0xf8>
 800b91e:	f108 0103 	add.w	r1, r8, #3
 800b922:	1b49      	subs	r1, r1, r5
 800b924:	f021 0103 	bic.w	r1, r1, #3
 800b928:	3d03      	subs	r5, #3
 800b92a:	45a8      	cmp	r8, r5
 800b92c:	bf38      	it	cc
 800b92e:	2100      	movcc	r1, #0
 800b930:	440b      	add	r3, r1
 800b932:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b936:	b191      	cbz	r1, 800b95e <__mdiff+0x11a>
 800b938:	6117      	str	r7, [r2, #16]
 800b93a:	e79d      	b.n	800b878 <__mdiff+0x34>
 800b93c:	f854 1b04 	ldr.w	r1, [r4], #4
 800b940:	46e6      	mov	lr, ip
 800b942:	0c08      	lsrs	r0, r1, #16
 800b944:	fa1c fc81 	uxtah	ip, ip, r1
 800b948:	4471      	add	r1, lr
 800b94a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b94e:	b289      	uxth	r1, r1
 800b950:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b954:	f846 1b04 	str.w	r1, [r6], #4
 800b958:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b95c:	e7dd      	b.n	800b91a <__mdiff+0xd6>
 800b95e:	3f01      	subs	r7, #1
 800b960:	e7e7      	b.n	800b932 <__mdiff+0xee>
 800b962:	bf00      	nop
 800b964:	0800edf1 	.word	0x0800edf1
 800b968:	0800ee02 	.word	0x0800ee02

0800b96c <__d2b>:
 800b96c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b970:	460f      	mov	r7, r1
 800b972:	2101      	movs	r1, #1
 800b974:	ec59 8b10 	vmov	r8, r9, d0
 800b978:	4616      	mov	r6, r2
 800b97a:	f7ff fcd5 	bl	800b328 <_Balloc>
 800b97e:	4604      	mov	r4, r0
 800b980:	b930      	cbnz	r0, 800b990 <__d2b+0x24>
 800b982:	4602      	mov	r2, r0
 800b984:	4b23      	ldr	r3, [pc, #140]	@ (800ba14 <__d2b+0xa8>)
 800b986:	4824      	ldr	r0, [pc, #144]	@ (800ba18 <__d2b+0xac>)
 800b988:	f240 310f 	movw	r1, #783	@ 0x30f
 800b98c:	f000 ffd0 	bl	800c930 <__assert_func>
 800b990:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b994:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b998:	b10d      	cbz	r5, 800b99e <__d2b+0x32>
 800b99a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b99e:	9301      	str	r3, [sp, #4]
 800b9a0:	f1b8 0300 	subs.w	r3, r8, #0
 800b9a4:	d023      	beq.n	800b9ee <__d2b+0x82>
 800b9a6:	4668      	mov	r0, sp
 800b9a8:	9300      	str	r3, [sp, #0]
 800b9aa:	f7ff fd84 	bl	800b4b6 <__lo0bits>
 800b9ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b9b2:	b1d0      	cbz	r0, 800b9ea <__d2b+0x7e>
 800b9b4:	f1c0 0320 	rsb	r3, r0, #32
 800b9b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9bc:	430b      	orrs	r3, r1
 800b9be:	40c2      	lsrs	r2, r0
 800b9c0:	6163      	str	r3, [r4, #20]
 800b9c2:	9201      	str	r2, [sp, #4]
 800b9c4:	9b01      	ldr	r3, [sp, #4]
 800b9c6:	61a3      	str	r3, [r4, #24]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	bf0c      	ite	eq
 800b9cc:	2201      	moveq	r2, #1
 800b9ce:	2202      	movne	r2, #2
 800b9d0:	6122      	str	r2, [r4, #16]
 800b9d2:	b1a5      	cbz	r5, 800b9fe <__d2b+0x92>
 800b9d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b9d8:	4405      	add	r5, r0
 800b9da:	603d      	str	r5, [r7, #0]
 800b9dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b9e0:	6030      	str	r0, [r6, #0]
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	b003      	add	sp, #12
 800b9e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ea:	6161      	str	r1, [r4, #20]
 800b9ec:	e7ea      	b.n	800b9c4 <__d2b+0x58>
 800b9ee:	a801      	add	r0, sp, #4
 800b9f0:	f7ff fd61 	bl	800b4b6 <__lo0bits>
 800b9f4:	9b01      	ldr	r3, [sp, #4]
 800b9f6:	6163      	str	r3, [r4, #20]
 800b9f8:	3020      	adds	r0, #32
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	e7e8      	b.n	800b9d0 <__d2b+0x64>
 800b9fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ba06:	6038      	str	r0, [r7, #0]
 800ba08:	6918      	ldr	r0, [r3, #16]
 800ba0a:	f7ff fd35 	bl	800b478 <__hi0bits>
 800ba0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ba12:	e7e5      	b.n	800b9e0 <__d2b+0x74>
 800ba14:	0800edf1 	.word	0x0800edf1
 800ba18:	0800ee02 	.word	0x0800ee02

0800ba1c <_malloc_usable_size_r>:
 800ba1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba20:	1f18      	subs	r0, r3, #4
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	bfbc      	itt	lt
 800ba26:	580b      	ldrlt	r3, [r1, r0]
 800ba28:	18c0      	addlt	r0, r0, r3
 800ba2a:	4770      	bx	lr

0800ba2c <__ascii_wctomb>:
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	4608      	mov	r0, r1
 800ba30:	b141      	cbz	r1, 800ba44 <__ascii_wctomb+0x18>
 800ba32:	2aff      	cmp	r2, #255	@ 0xff
 800ba34:	d904      	bls.n	800ba40 <__ascii_wctomb+0x14>
 800ba36:	228a      	movs	r2, #138	@ 0x8a
 800ba38:	601a      	str	r2, [r3, #0]
 800ba3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba3e:	4770      	bx	lr
 800ba40:	700a      	strb	r2, [r1, #0]
 800ba42:	2001      	movs	r0, #1
 800ba44:	4770      	bx	lr

0800ba46 <__ssputs_r>:
 800ba46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba4a:	688e      	ldr	r6, [r1, #8]
 800ba4c:	461f      	mov	r7, r3
 800ba4e:	42be      	cmp	r6, r7
 800ba50:	680b      	ldr	r3, [r1, #0]
 800ba52:	4682      	mov	sl, r0
 800ba54:	460c      	mov	r4, r1
 800ba56:	4690      	mov	r8, r2
 800ba58:	d82d      	bhi.n	800bab6 <__ssputs_r+0x70>
 800ba5a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba5e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ba62:	d026      	beq.n	800bab2 <__ssputs_r+0x6c>
 800ba64:	6965      	ldr	r5, [r4, #20]
 800ba66:	6909      	ldr	r1, [r1, #16]
 800ba68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba6c:	eba3 0901 	sub.w	r9, r3, r1
 800ba70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba74:	1c7b      	adds	r3, r7, #1
 800ba76:	444b      	add	r3, r9
 800ba78:	106d      	asrs	r5, r5, #1
 800ba7a:	429d      	cmp	r5, r3
 800ba7c:	bf38      	it	cc
 800ba7e:	461d      	movcc	r5, r3
 800ba80:	0553      	lsls	r3, r2, #21
 800ba82:	d527      	bpl.n	800bad4 <__ssputs_r+0x8e>
 800ba84:	4629      	mov	r1, r5
 800ba86:	f7fd fd1d 	bl	80094c4 <_malloc_r>
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	b360      	cbz	r0, 800bae8 <__ssputs_r+0xa2>
 800ba8e:	6921      	ldr	r1, [r4, #16]
 800ba90:	464a      	mov	r2, r9
 800ba92:	f7fe fd84 	bl	800a59e <memcpy>
 800ba96:	89a3      	ldrh	r3, [r4, #12]
 800ba98:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baa0:	81a3      	strh	r3, [r4, #12]
 800baa2:	6126      	str	r6, [r4, #16]
 800baa4:	6165      	str	r5, [r4, #20]
 800baa6:	444e      	add	r6, r9
 800baa8:	eba5 0509 	sub.w	r5, r5, r9
 800baac:	6026      	str	r6, [r4, #0]
 800baae:	60a5      	str	r5, [r4, #8]
 800bab0:	463e      	mov	r6, r7
 800bab2:	42be      	cmp	r6, r7
 800bab4:	d900      	bls.n	800bab8 <__ssputs_r+0x72>
 800bab6:	463e      	mov	r6, r7
 800bab8:	6820      	ldr	r0, [r4, #0]
 800baba:	4632      	mov	r2, r6
 800babc:	4641      	mov	r1, r8
 800babe:	f000 fefa 	bl	800c8b6 <memmove>
 800bac2:	68a3      	ldr	r3, [r4, #8]
 800bac4:	1b9b      	subs	r3, r3, r6
 800bac6:	60a3      	str	r3, [r4, #8]
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	4433      	add	r3, r6
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	2000      	movs	r0, #0
 800bad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bad4:	462a      	mov	r2, r5
 800bad6:	f7fd fd89 	bl	80095ec <_realloc_r>
 800bada:	4606      	mov	r6, r0
 800badc:	2800      	cmp	r0, #0
 800bade:	d1e0      	bne.n	800baa2 <__ssputs_r+0x5c>
 800bae0:	6921      	ldr	r1, [r4, #16]
 800bae2:	4650      	mov	r0, sl
 800bae4:	f7ff fbc4 	bl	800b270 <_free_r>
 800bae8:	230c      	movs	r3, #12
 800baea:	f8ca 3000 	str.w	r3, [sl]
 800baee:	89a3      	ldrh	r3, [r4, #12]
 800baf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baf4:	81a3      	strh	r3, [r4, #12]
 800baf6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bafa:	e7e9      	b.n	800bad0 <__ssputs_r+0x8a>

0800bafc <_svfiprintf_r>:
 800bafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb00:	4698      	mov	r8, r3
 800bb02:	898b      	ldrh	r3, [r1, #12]
 800bb04:	061b      	lsls	r3, r3, #24
 800bb06:	b09d      	sub	sp, #116	@ 0x74
 800bb08:	4607      	mov	r7, r0
 800bb0a:	460d      	mov	r5, r1
 800bb0c:	4614      	mov	r4, r2
 800bb0e:	d510      	bpl.n	800bb32 <_svfiprintf_r+0x36>
 800bb10:	690b      	ldr	r3, [r1, #16]
 800bb12:	b973      	cbnz	r3, 800bb32 <_svfiprintf_r+0x36>
 800bb14:	2140      	movs	r1, #64	@ 0x40
 800bb16:	f7fd fcd5 	bl	80094c4 <_malloc_r>
 800bb1a:	6028      	str	r0, [r5, #0]
 800bb1c:	6128      	str	r0, [r5, #16]
 800bb1e:	b930      	cbnz	r0, 800bb2e <_svfiprintf_r+0x32>
 800bb20:	230c      	movs	r3, #12
 800bb22:	603b      	str	r3, [r7, #0]
 800bb24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb28:	b01d      	add	sp, #116	@ 0x74
 800bb2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb2e:	2340      	movs	r3, #64	@ 0x40
 800bb30:	616b      	str	r3, [r5, #20]
 800bb32:	2300      	movs	r3, #0
 800bb34:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb36:	2320      	movs	r3, #32
 800bb38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb40:	2330      	movs	r3, #48	@ 0x30
 800bb42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bce0 <_svfiprintf_r+0x1e4>
 800bb46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb4a:	f04f 0901 	mov.w	r9, #1
 800bb4e:	4623      	mov	r3, r4
 800bb50:	469a      	mov	sl, r3
 800bb52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb56:	b10a      	cbz	r2, 800bb5c <_svfiprintf_r+0x60>
 800bb58:	2a25      	cmp	r2, #37	@ 0x25
 800bb5a:	d1f9      	bne.n	800bb50 <_svfiprintf_r+0x54>
 800bb5c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb60:	d00b      	beq.n	800bb7a <_svfiprintf_r+0x7e>
 800bb62:	465b      	mov	r3, fp
 800bb64:	4622      	mov	r2, r4
 800bb66:	4629      	mov	r1, r5
 800bb68:	4638      	mov	r0, r7
 800bb6a:	f7ff ff6c 	bl	800ba46 <__ssputs_r>
 800bb6e:	3001      	adds	r0, #1
 800bb70:	f000 80a7 	beq.w	800bcc2 <_svfiprintf_r+0x1c6>
 800bb74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb76:	445a      	add	r2, fp
 800bb78:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb7a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f000 809f 	beq.w	800bcc2 <_svfiprintf_r+0x1c6>
 800bb84:	2300      	movs	r3, #0
 800bb86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bb8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb8e:	f10a 0a01 	add.w	sl, sl, #1
 800bb92:	9304      	str	r3, [sp, #16]
 800bb94:	9307      	str	r3, [sp, #28]
 800bb96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb9a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb9c:	4654      	mov	r4, sl
 800bb9e:	2205      	movs	r2, #5
 800bba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bba4:	484e      	ldr	r0, [pc, #312]	@ (800bce0 <_svfiprintf_r+0x1e4>)
 800bba6:	f7f4 fb2b 	bl	8000200 <memchr>
 800bbaa:	9a04      	ldr	r2, [sp, #16]
 800bbac:	b9d8      	cbnz	r0, 800bbe6 <_svfiprintf_r+0xea>
 800bbae:	06d0      	lsls	r0, r2, #27
 800bbb0:	bf44      	itt	mi
 800bbb2:	2320      	movmi	r3, #32
 800bbb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbb8:	0711      	lsls	r1, r2, #28
 800bbba:	bf44      	itt	mi
 800bbbc:	232b      	movmi	r3, #43	@ 0x2b
 800bbbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbc2:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbc8:	d015      	beq.n	800bbf6 <_svfiprintf_r+0xfa>
 800bbca:	9a07      	ldr	r2, [sp, #28]
 800bbcc:	4654      	mov	r4, sl
 800bbce:	2000      	movs	r0, #0
 800bbd0:	f04f 0c0a 	mov.w	ip, #10
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbda:	3b30      	subs	r3, #48	@ 0x30
 800bbdc:	2b09      	cmp	r3, #9
 800bbde:	d94b      	bls.n	800bc78 <_svfiprintf_r+0x17c>
 800bbe0:	b1b0      	cbz	r0, 800bc10 <_svfiprintf_r+0x114>
 800bbe2:	9207      	str	r2, [sp, #28]
 800bbe4:	e014      	b.n	800bc10 <_svfiprintf_r+0x114>
 800bbe6:	eba0 0308 	sub.w	r3, r0, r8
 800bbea:	fa09 f303 	lsl.w	r3, r9, r3
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	9304      	str	r3, [sp, #16]
 800bbf2:	46a2      	mov	sl, r4
 800bbf4:	e7d2      	b.n	800bb9c <_svfiprintf_r+0xa0>
 800bbf6:	9b03      	ldr	r3, [sp, #12]
 800bbf8:	1d19      	adds	r1, r3, #4
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	9103      	str	r1, [sp, #12]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	bfbb      	ittet	lt
 800bc02:	425b      	neglt	r3, r3
 800bc04:	f042 0202 	orrlt.w	r2, r2, #2
 800bc08:	9307      	strge	r3, [sp, #28]
 800bc0a:	9307      	strlt	r3, [sp, #28]
 800bc0c:	bfb8      	it	lt
 800bc0e:	9204      	strlt	r2, [sp, #16]
 800bc10:	7823      	ldrb	r3, [r4, #0]
 800bc12:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc14:	d10a      	bne.n	800bc2c <_svfiprintf_r+0x130>
 800bc16:	7863      	ldrb	r3, [r4, #1]
 800bc18:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc1a:	d132      	bne.n	800bc82 <_svfiprintf_r+0x186>
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	1d1a      	adds	r2, r3, #4
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	9203      	str	r2, [sp, #12]
 800bc24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc28:	3402      	adds	r4, #2
 800bc2a:	9305      	str	r3, [sp, #20]
 800bc2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bcf0 <_svfiprintf_r+0x1f4>
 800bc30:	7821      	ldrb	r1, [r4, #0]
 800bc32:	2203      	movs	r2, #3
 800bc34:	4650      	mov	r0, sl
 800bc36:	f7f4 fae3 	bl	8000200 <memchr>
 800bc3a:	b138      	cbz	r0, 800bc4c <_svfiprintf_r+0x150>
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	eba0 000a 	sub.w	r0, r0, sl
 800bc42:	2240      	movs	r2, #64	@ 0x40
 800bc44:	4082      	lsls	r2, r0
 800bc46:	4313      	orrs	r3, r2
 800bc48:	3401      	adds	r4, #1
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc50:	4824      	ldr	r0, [pc, #144]	@ (800bce4 <_svfiprintf_r+0x1e8>)
 800bc52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc56:	2206      	movs	r2, #6
 800bc58:	f7f4 fad2 	bl	8000200 <memchr>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d036      	beq.n	800bcce <_svfiprintf_r+0x1d2>
 800bc60:	4b21      	ldr	r3, [pc, #132]	@ (800bce8 <_svfiprintf_r+0x1ec>)
 800bc62:	bb1b      	cbnz	r3, 800bcac <_svfiprintf_r+0x1b0>
 800bc64:	9b03      	ldr	r3, [sp, #12]
 800bc66:	3307      	adds	r3, #7
 800bc68:	f023 0307 	bic.w	r3, r3, #7
 800bc6c:	3308      	adds	r3, #8
 800bc6e:	9303      	str	r3, [sp, #12]
 800bc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc72:	4433      	add	r3, r6
 800bc74:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc76:	e76a      	b.n	800bb4e <_svfiprintf_r+0x52>
 800bc78:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	2001      	movs	r0, #1
 800bc80:	e7a8      	b.n	800bbd4 <_svfiprintf_r+0xd8>
 800bc82:	2300      	movs	r3, #0
 800bc84:	3401      	adds	r4, #1
 800bc86:	9305      	str	r3, [sp, #20]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	f04f 0c0a 	mov.w	ip, #10
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc94:	3a30      	subs	r2, #48	@ 0x30
 800bc96:	2a09      	cmp	r2, #9
 800bc98:	d903      	bls.n	800bca2 <_svfiprintf_r+0x1a6>
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d0c6      	beq.n	800bc2c <_svfiprintf_r+0x130>
 800bc9e:	9105      	str	r1, [sp, #20]
 800bca0:	e7c4      	b.n	800bc2c <_svfiprintf_r+0x130>
 800bca2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bca6:	4604      	mov	r4, r0
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e7f0      	b.n	800bc8e <_svfiprintf_r+0x192>
 800bcac:	ab03      	add	r3, sp, #12
 800bcae:	9300      	str	r3, [sp, #0]
 800bcb0:	462a      	mov	r2, r5
 800bcb2:	4b0e      	ldr	r3, [pc, #56]	@ (800bcec <_svfiprintf_r+0x1f0>)
 800bcb4:	a904      	add	r1, sp, #16
 800bcb6:	4638      	mov	r0, r7
 800bcb8:	f7fd fd66 	bl	8009788 <_printf_float>
 800bcbc:	1c42      	adds	r2, r0, #1
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	d1d6      	bne.n	800bc70 <_svfiprintf_r+0x174>
 800bcc2:	89ab      	ldrh	r3, [r5, #12]
 800bcc4:	065b      	lsls	r3, r3, #25
 800bcc6:	f53f af2d 	bmi.w	800bb24 <_svfiprintf_r+0x28>
 800bcca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bccc:	e72c      	b.n	800bb28 <_svfiprintf_r+0x2c>
 800bcce:	ab03      	add	r3, sp, #12
 800bcd0:	9300      	str	r3, [sp, #0]
 800bcd2:	462a      	mov	r2, r5
 800bcd4:	4b05      	ldr	r3, [pc, #20]	@ (800bcec <_svfiprintf_r+0x1f0>)
 800bcd6:	a904      	add	r1, sp, #16
 800bcd8:	4638      	mov	r0, r7
 800bcda:	f7fd ffed 	bl	8009cb8 <_printf_i>
 800bcde:	e7ed      	b.n	800bcbc <_svfiprintf_r+0x1c0>
 800bce0:	0800ee5b 	.word	0x0800ee5b
 800bce4:	0800ee65 	.word	0x0800ee65
 800bce8:	08009789 	.word	0x08009789
 800bcec:	0800ba47 	.word	0x0800ba47
 800bcf0:	0800ee61 	.word	0x0800ee61

0800bcf4 <_sungetc_r>:
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	1c4b      	adds	r3, r1, #1
 800bcf8:	4614      	mov	r4, r2
 800bcfa:	d103      	bne.n	800bd04 <_sungetc_r+0x10>
 800bcfc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bd00:	4628      	mov	r0, r5
 800bd02:	bd38      	pop	{r3, r4, r5, pc}
 800bd04:	8993      	ldrh	r3, [r2, #12]
 800bd06:	f023 0320 	bic.w	r3, r3, #32
 800bd0a:	8193      	strh	r3, [r2, #12]
 800bd0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd0e:	6852      	ldr	r2, [r2, #4]
 800bd10:	b2cd      	uxtb	r5, r1
 800bd12:	b18b      	cbz	r3, 800bd38 <_sungetc_r+0x44>
 800bd14:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800bd16:	4293      	cmp	r3, r2
 800bd18:	dd08      	ble.n	800bd2c <_sungetc_r+0x38>
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	1e5a      	subs	r2, r3, #1
 800bd1e:	6022      	str	r2, [r4, #0]
 800bd20:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bd24:	6863      	ldr	r3, [r4, #4]
 800bd26:	3301      	adds	r3, #1
 800bd28:	6063      	str	r3, [r4, #4]
 800bd2a:	e7e9      	b.n	800bd00 <_sungetc_r+0xc>
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	f000 fd88 	bl	800c842 <__submore>
 800bd32:	2800      	cmp	r0, #0
 800bd34:	d0f1      	beq.n	800bd1a <_sungetc_r+0x26>
 800bd36:	e7e1      	b.n	800bcfc <_sungetc_r+0x8>
 800bd38:	6921      	ldr	r1, [r4, #16]
 800bd3a:	6823      	ldr	r3, [r4, #0]
 800bd3c:	b151      	cbz	r1, 800bd54 <_sungetc_r+0x60>
 800bd3e:	4299      	cmp	r1, r3
 800bd40:	d208      	bcs.n	800bd54 <_sungetc_r+0x60>
 800bd42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bd46:	42a9      	cmp	r1, r5
 800bd48:	d104      	bne.n	800bd54 <_sungetc_r+0x60>
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	3201      	adds	r2, #1
 800bd4e:	6023      	str	r3, [r4, #0]
 800bd50:	6062      	str	r2, [r4, #4]
 800bd52:	e7d5      	b.n	800bd00 <_sungetc_r+0xc>
 800bd54:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800bd58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd5e:	2303      	movs	r3, #3
 800bd60:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bd62:	4623      	mov	r3, r4
 800bd64:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bd68:	6023      	str	r3, [r4, #0]
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	e7dc      	b.n	800bd28 <_sungetc_r+0x34>

0800bd6e <__ssrefill_r>:
 800bd6e:	b510      	push	{r4, lr}
 800bd70:	460c      	mov	r4, r1
 800bd72:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800bd74:	b169      	cbz	r1, 800bd92 <__ssrefill_r+0x24>
 800bd76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd7a:	4299      	cmp	r1, r3
 800bd7c:	d001      	beq.n	800bd82 <__ssrefill_r+0x14>
 800bd7e:	f7ff fa77 	bl	800b270 <_free_r>
 800bd82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bd84:	6063      	str	r3, [r4, #4]
 800bd86:	2000      	movs	r0, #0
 800bd88:	6360      	str	r0, [r4, #52]	@ 0x34
 800bd8a:	b113      	cbz	r3, 800bd92 <__ssrefill_r+0x24>
 800bd8c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bd8e:	6023      	str	r3, [r4, #0]
 800bd90:	bd10      	pop	{r4, pc}
 800bd92:	6923      	ldr	r3, [r4, #16]
 800bd94:	6023      	str	r3, [r4, #0]
 800bd96:	2300      	movs	r3, #0
 800bd98:	6063      	str	r3, [r4, #4]
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	f043 0320 	orr.w	r3, r3, #32
 800bda0:	81a3      	strh	r3, [r4, #12]
 800bda2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bda6:	e7f3      	b.n	800bd90 <__ssrefill_r+0x22>

0800bda8 <__ssvfiscanf_r>:
 800bda8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdac:	460c      	mov	r4, r1
 800bdae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800bdb2:	2100      	movs	r1, #0
 800bdb4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800bdb8:	49a6      	ldr	r1, [pc, #664]	@ (800c054 <__ssvfiscanf_r+0x2ac>)
 800bdba:	91a0      	str	r1, [sp, #640]	@ 0x280
 800bdbc:	f10d 0804 	add.w	r8, sp, #4
 800bdc0:	49a5      	ldr	r1, [pc, #660]	@ (800c058 <__ssvfiscanf_r+0x2b0>)
 800bdc2:	4fa6      	ldr	r7, [pc, #664]	@ (800c05c <__ssvfiscanf_r+0x2b4>)
 800bdc4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800bdc8:	4606      	mov	r6, r0
 800bdca:	91a1      	str	r1, [sp, #644]	@ 0x284
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	f892 9000 	ldrb.w	r9, [r2]
 800bdd2:	f1b9 0f00 	cmp.w	r9, #0
 800bdd6:	f000 8158 	beq.w	800c08a <__ssvfiscanf_r+0x2e2>
 800bdda:	f817 3009 	ldrb.w	r3, [r7, r9]
 800bdde:	f013 0308 	ands.w	r3, r3, #8
 800bde2:	f102 0501 	add.w	r5, r2, #1
 800bde6:	d019      	beq.n	800be1c <__ssvfiscanf_r+0x74>
 800bde8:	6863      	ldr	r3, [r4, #4]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	dd0f      	ble.n	800be0e <__ssvfiscanf_r+0x66>
 800bdee:	6823      	ldr	r3, [r4, #0]
 800bdf0:	781a      	ldrb	r2, [r3, #0]
 800bdf2:	5cba      	ldrb	r2, [r7, r2]
 800bdf4:	0712      	lsls	r2, r2, #28
 800bdf6:	d401      	bmi.n	800bdfc <__ssvfiscanf_r+0x54>
 800bdf8:	462a      	mov	r2, r5
 800bdfa:	e7e8      	b.n	800bdce <__ssvfiscanf_r+0x26>
 800bdfc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bdfe:	3201      	adds	r2, #1
 800be00:	9245      	str	r2, [sp, #276]	@ 0x114
 800be02:	6862      	ldr	r2, [r4, #4]
 800be04:	3301      	adds	r3, #1
 800be06:	3a01      	subs	r2, #1
 800be08:	6062      	str	r2, [r4, #4]
 800be0a:	6023      	str	r3, [r4, #0]
 800be0c:	e7ec      	b.n	800bde8 <__ssvfiscanf_r+0x40>
 800be0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800be10:	4621      	mov	r1, r4
 800be12:	4630      	mov	r0, r6
 800be14:	4798      	blx	r3
 800be16:	2800      	cmp	r0, #0
 800be18:	d0e9      	beq.n	800bdee <__ssvfiscanf_r+0x46>
 800be1a:	e7ed      	b.n	800bdf8 <__ssvfiscanf_r+0x50>
 800be1c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800be20:	f040 8085 	bne.w	800bf2e <__ssvfiscanf_r+0x186>
 800be24:	9341      	str	r3, [sp, #260]	@ 0x104
 800be26:	9343      	str	r3, [sp, #268]	@ 0x10c
 800be28:	7853      	ldrb	r3, [r2, #1]
 800be2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be2c:	bf02      	ittt	eq
 800be2e:	2310      	moveq	r3, #16
 800be30:	1c95      	addeq	r5, r2, #2
 800be32:	9341      	streq	r3, [sp, #260]	@ 0x104
 800be34:	220a      	movs	r2, #10
 800be36:	46aa      	mov	sl, r5
 800be38:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800be3c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800be40:	2b09      	cmp	r3, #9
 800be42:	d91e      	bls.n	800be82 <__ssvfiscanf_r+0xda>
 800be44:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c060 <__ssvfiscanf_r+0x2b8>
 800be48:	2203      	movs	r2, #3
 800be4a:	4658      	mov	r0, fp
 800be4c:	f7f4 f9d8 	bl	8000200 <memchr>
 800be50:	b138      	cbz	r0, 800be62 <__ssvfiscanf_r+0xba>
 800be52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800be54:	eba0 000b 	sub.w	r0, r0, fp
 800be58:	2301      	movs	r3, #1
 800be5a:	4083      	lsls	r3, r0
 800be5c:	4313      	orrs	r3, r2
 800be5e:	9341      	str	r3, [sp, #260]	@ 0x104
 800be60:	4655      	mov	r5, sl
 800be62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800be66:	2b78      	cmp	r3, #120	@ 0x78
 800be68:	d806      	bhi.n	800be78 <__ssvfiscanf_r+0xd0>
 800be6a:	2b57      	cmp	r3, #87	@ 0x57
 800be6c:	d810      	bhi.n	800be90 <__ssvfiscanf_r+0xe8>
 800be6e:	2b25      	cmp	r3, #37	@ 0x25
 800be70:	d05d      	beq.n	800bf2e <__ssvfiscanf_r+0x186>
 800be72:	d857      	bhi.n	800bf24 <__ssvfiscanf_r+0x17c>
 800be74:	2b00      	cmp	r3, #0
 800be76:	d075      	beq.n	800bf64 <__ssvfiscanf_r+0x1bc>
 800be78:	2303      	movs	r3, #3
 800be7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800be7c:	230a      	movs	r3, #10
 800be7e:	9342      	str	r3, [sp, #264]	@ 0x108
 800be80:	e088      	b.n	800bf94 <__ssvfiscanf_r+0x1ec>
 800be82:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800be84:	fb02 1103 	mla	r1, r2, r3, r1
 800be88:	3930      	subs	r1, #48	@ 0x30
 800be8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800be8c:	4655      	mov	r5, sl
 800be8e:	e7d2      	b.n	800be36 <__ssvfiscanf_r+0x8e>
 800be90:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800be94:	2a20      	cmp	r2, #32
 800be96:	d8ef      	bhi.n	800be78 <__ssvfiscanf_r+0xd0>
 800be98:	a101      	add	r1, pc, #4	@ (adr r1, 800bea0 <__ssvfiscanf_r+0xf8>)
 800be9a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800be9e:	bf00      	nop
 800bea0:	0800bf73 	.word	0x0800bf73
 800bea4:	0800be79 	.word	0x0800be79
 800bea8:	0800be79 	.word	0x0800be79
 800beac:	0800bfcd 	.word	0x0800bfcd
 800beb0:	0800be79 	.word	0x0800be79
 800beb4:	0800be79 	.word	0x0800be79
 800beb8:	0800be79 	.word	0x0800be79
 800bebc:	0800be79 	.word	0x0800be79
 800bec0:	0800be79 	.word	0x0800be79
 800bec4:	0800be79 	.word	0x0800be79
 800bec8:	0800be79 	.word	0x0800be79
 800becc:	0800bfe3 	.word	0x0800bfe3
 800bed0:	0800bfc9 	.word	0x0800bfc9
 800bed4:	0800bf2b 	.word	0x0800bf2b
 800bed8:	0800bf2b 	.word	0x0800bf2b
 800bedc:	0800bf2b 	.word	0x0800bf2b
 800bee0:	0800be79 	.word	0x0800be79
 800bee4:	0800bf85 	.word	0x0800bf85
 800bee8:	0800be79 	.word	0x0800be79
 800beec:	0800be79 	.word	0x0800be79
 800bef0:	0800be79 	.word	0x0800be79
 800bef4:	0800be79 	.word	0x0800be79
 800bef8:	0800bff3 	.word	0x0800bff3
 800befc:	0800bf8d 	.word	0x0800bf8d
 800bf00:	0800bf6b 	.word	0x0800bf6b
 800bf04:	0800be79 	.word	0x0800be79
 800bf08:	0800be79 	.word	0x0800be79
 800bf0c:	0800bfef 	.word	0x0800bfef
 800bf10:	0800be79 	.word	0x0800be79
 800bf14:	0800bfc9 	.word	0x0800bfc9
 800bf18:	0800be79 	.word	0x0800be79
 800bf1c:	0800be79 	.word	0x0800be79
 800bf20:	0800bf73 	.word	0x0800bf73
 800bf24:	3b45      	subs	r3, #69	@ 0x45
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	d8a6      	bhi.n	800be78 <__ssvfiscanf_r+0xd0>
 800bf2a:	2305      	movs	r3, #5
 800bf2c:	e031      	b.n	800bf92 <__ssvfiscanf_r+0x1ea>
 800bf2e:	6863      	ldr	r3, [r4, #4]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	dd0d      	ble.n	800bf50 <__ssvfiscanf_r+0x1a8>
 800bf34:	6823      	ldr	r3, [r4, #0]
 800bf36:	781a      	ldrb	r2, [r3, #0]
 800bf38:	454a      	cmp	r2, r9
 800bf3a:	f040 80a6 	bne.w	800c08a <__ssvfiscanf_r+0x2e2>
 800bf3e:	3301      	adds	r3, #1
 800bf40:	6862      	ldr	r2, [r4, #4]
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800bf46:	3a01      	subs	r2, #1
 800bf48:	3301      	adds	r3, #1
 800bf4a:	6062      	str	r2, [r4, #4]
 800bf4c:	9345      	str	r3, [sp, #276]	@ 0x114
 800bf4e:	e753      	b.n	800bdf8 <__ssvfiscanf_r+0x50>
 800bf50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bf52:	4621      	mov	r1, r4
 800bf54:	4630      	mov	r0, r6
 800bf56:	4798      	blx	r3
 800bf58:	2800      	cmp	r0, #0
 800bf5a:	d0eb      	beq.n	800bf34 <__ssvfiscanf_r+0x18c>
 800bf5c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	f040 808b 	bne.w	800c07a <__ssvfiscanf_r+0x2d2>
 800bf64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf68:	e08b      	b.n	800c082 <__ssvfiscanf_r+0x2da>
 800bf6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bf6c:	f042 0220 	orr.w	r2, r2, #32
 800bf70:	9241      	str	r2, [sp, #260]	@ 0x104
 800bf72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bf74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bf78:	9241      	str	r2, [sp, #260]	@ 0x104
 800bf7a:	2210      	movs	r2, #16
 800bf7c:	2b6e      	cmp	r3, #110	@ 0x6e
 800bf7e:	9242      	str	r2, [sp, #264]	@ 0x108
 800bf80:	d902      	bls.n	800bf88 <__ssvfiscanf_r+0x1e0>
 800bf82:	e005      	b.n	800bf90 <__ssvfiscanf_r+0x1e8>
 800bf84:	2300      	movs	r3, #0
 800bf86:	9342      	str	r3, [sp, #264]	@ 0x108
 800bf88:	2303      	movs	r3, #3
 800bf8a:	e002      	b.n	800bf92 <__ssvfiscanf_r+0x1ea>
 800bf8c:	2308      	movs	r3, #8
 800bf8e:	9342      	str	r3, [sp, #264]	@ 0x108
 800bf90:	2304      	movs	r3, #4
 800bf92:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bf94:	6863      	ldr	r3, [r4, #4]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	dd39      	ble.n	800c00e <__ssvfiscanf_r+0x266>
 800bf9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bf9c:	0659      	lsls	r1, r3, #25
 800bf9e:	d404      	bmi.n	800bfaa <__ssvfiscanf_r+0x202>
 800bfa0:	6823      	ldr	r3, [r4, #0]
 800bfa2:	781a      	ldrb	r2, [r3, #0]
 800bfa4:	5cba      	ldrb	r2, [r7, r2]
 800bfa6:	0712      	lsls	r2, r2, #28
 800bfa8:	d438      	bmi.n	800c01c <__ssvfiscanf_r+0x274>
 800bfaa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	dc47      	bgt.n	800c040 <__ssvfiscanf_r+0x298>
 800bfb0:	466b      	mov	r3, sp
 800bfb2:	4622      	mov	r2, r4
 800bfb4:	a941      	add	r1, sp, #260	@ 0x104
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	f000 f9ae 	bl	800c318 <_scanf_chars>
 800bfbc:	2801      	cmp	r0, #1
 800bfbe:	d064      	beq.n	800c08a <__ssvfiscanf_r+0x2e2>
 800bfc0:	2802      	cmp	r0, #2
 800bfc2:	f47f af19 	bne.w	800bdf8 <__ssvfiscanf_r+0x50>
 800bfc6:	e7c9      	b.n	800bf5c <__ssvfiscanf_r+0x1b4>
 800bfc8:	220a      	movs	r2, #10
 800bfca:	e7d7      	b.n	800bf7c <__ssvfiscanf_r+0x1d4>
 800bfcc:	4629      	mov	r1, r5
 800bfce:	4640      	mov	r0, r8
 800bfd0:	f000 fbfe 	bl	800c7d0 <__sccl>
 800bfd4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bfd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfda:	9341      	str	r3, [sp, #260]	@ 0x104
 800bfdc:	4605      	mov	r5, r0
 800bfde:	2301      	movs	r3, #1
 800bfe0:	e7d7      	b.n	800bf92 <__ssvfiscanf_r+0x1ea>
 800bfe2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bfe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfe8:	9341      	str	r3, [sp, #260]	@ 0x104
 800bfea:	2300      	movs	r3, #0
 800bfec:	e7d1      	b.n	800bf92 <__ssvfiscanf_r+0x1ea>
 800bfee:	2302      	movs	r3, #2
 800bff0:	e7cf      	b.n	800bf92 <__ssvfiscanf_r+0x1ea>
 800bff2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800bff4:	06c3      	lsls	r3, r0, #27
 800bff6:	f53f aeff 	bmi.w	800bdf8 <__ssvfiscanf_r+0x50>
 800bffa:	9b00      	ldr	r3, [sp, #0]
 800bffc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bffe:	1d19      	adds	r1, r3, #4
 800c000:	9100      	str	r1, [sp, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	07c0      	lsls	r0, r0, #31
 800c006:	bf4c      	ite	mi
 800c008:	801a      	strhmi	r2, [r3, #0]
 800c00a:	601a      	strpl	r2, [r3, #0]
 800c00c:	e6f4      	b.n	800bdf8 <__ssvfiscanf_r+0x50>
 800c00e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c010:	4621      	mov	r1, r4
 800c012:	4630      	mov	r0, r6
 800c014:	4798      	blx	r3
 800c016:	2800      	cmp	r0, #0
 800c018:	d0bf      	beq.n	800bf9a <__ssvfiscanf_r+0x1f2>
 800c01a:	e79f      	b.n	800bf5c <__ssvfiscanf_r+0x1b4>
 800c01c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c01e:	3201      	adds	r2, #1
 800c020:	9245      	str	r2, [sp, #276]	@ 0x114
 800c022:	6862      	ldr	r2, [r4, #4]
 800c024:	3a01      	subs	r2, #1
 800c026:	2a00      	cmp	r2, #0
 800c028:	6062      	str	r2, [r4, #4]
 800c02a:	dd02      	ble.n	800c032 <__ssvfiscanf_r+0x28a>
 800c02c:	3301      	adds	r3, #1
 800c02e:	6023      	str	r3, [r4, #0]
 800c030:	e7b6      	b.n	800bfa0 <__ssvfiscanf_r+0x1f8>
 800c032:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c034:	4621      	mov	r1, r4
 800c036:	4630      	mov	r0, r6
 800c038:	4798      	blx	r3
 800c03a:	2800      	cmp	r0, #0
 800c03c:	d0b0      	beq.n	800bfa0 <__ssvfiscanf_r+0x1f8>
 800c03e:	e78d      	b.n	800bf5c <__ssvfiscanf_r+0x1b4>
 800c040:	2b04      	cmp	r3, #4
 800c042:	dc0f      	bgt.n	800c064 <__ssvfiscanf_r+0x2bc>
 800c044:	466b      	mov	r3, sp
 800c046:	4622      	mov	r2, r4
 800c048:	a941      	add	r1, sp, #260	@ 0x104
 800c04a:	4630      	mov	r0, r6
 800c04c:	f000 f9be 	bl	800c3cc <_scanf_i>
 800c050:	e7b4      	b.n	800bfbc <__ssvfiscanf_r+0x214>
 800c052:	bf00      	nop
 800c054:	0800bcf5 	.word	0x0800bcf5
 800c058:	0800bd6f 	.word	0x0800bd6f
 800c05c:	0800ec39 	.word	0x0800ec39
 800c060:	0800ee61 	.word	0x0800ee61
 800c064:	4b0a      	ldr	r3, [pc, #40]	@ (800c090 <__ssvfiscanf_r+0x2e8>)
 800c066:	2b00      	cmp	r3, #0
 800c068:	f43f aec6 	beq.w	800bdf8 <__ssvfiscanf_r+0x50>
 800c06c:	466b      	mov	r3, sp
 800c06e:	4622      	mov	r2, r4
 800c070:	a941      	add	r1, sp, #260	@ 0x104
 800c072:	4630      	mov	r0, r6
 800c074:	f3af 8000 	nop.w
 800c078:	e7a0      	b.n	800bfbc <__ssvfiscanf_r+0x214>
 800c07a:	89a3      	ldrh	r3, [r4, #12]
 800c07c:	065b      	lsls	r3, r3, #25
 800c07e:	f53f af71 	bmi.w	800bf64 <__ssvfiscanf_r+0x1bc>
 800c082:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c08a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c08c:	e7f9      	b.n	800c082 <__ssvfiscanf_r+0x2da>
 800c08e:	bf00      	nop
 800c090:	00000000 	.word	0x00000000

0800c094 <__sfputc_r>:
 800c094:	6893      	ldr	r3, [r2, #8]
 800c096:	3b01      	subs	r3, #1
 800c098:	2b00      	cmp	r3, #0
 800c09a:	b410      	push	{r4}
 800c09c:	6093      	str	r3, [r2, #8]
 800c09e:	da08      	bge.n	800c0b2 <__sfputc_r+0x1e>
 800c0a0:	6994      	ldr	r4, [r2, #24]
 800c0a2:	42a3      	cmp	r3, r4
 800c0a4:	db01      	blt.n	800c0aa <__sfputc_r+0x16>
 800c0a6:	290a      	cmp	r1, #10
 800c0a8:	d103      	bne.n	800c0b2 <__sfputc_r+0x1e>
 800c0aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0ae:	f7fe b91c 	b.w	800a2ea <__swbuf_r>
 800c0b2:	6813      	ldr	r3, [r2, #0]
 800c0b4:	1c58      	adds	r0, r3, #1
 800c0b6:	6010      	str	r0, [r2, #0]
 800c0b8:	7019      	strb	r1, [r3, #0]
 800c0ba:	4608      	mov	r0, r1
 800c0bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0c0:	4770      	bx	lr

0800c0c2 <__sfputs_r>:
 800c0c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0c4:	4606      	mov	r6, r0
 800c0c6:	460f      	mov	r7, r1
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	18d5      	adds	r5, r2, r3
 800c0cc:	42ac      	cmp	r4, r5
 800c0ce:	d101      	bne.n	800c0d4 <__sfputs_r+0x12>
 800c0d0:	2000      	movs	r0, #0
 800c0d2:	e007      	b.n	800c0e4 <__sfputs_r+0x22>
 800c0d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0d8:	463a      	mov	r2, r7
 800c0da:	4630      	mov	r0, r6
 800c0dc:	f7ff ffda 	bl	800c094 <__sfputc_r>
 800c0e0:	1c43      	adds	r3, r0, #1
 800c0e2:	d1f3      	bne.n	800c0cc <__sfputs_r+0xa>
 800c0e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c0e8 <_vfiprintf_r>:
 800c0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ec:	460d      	mov	r5, r1
 800c0ee:	b09d      	sub	sp, #116	@ 0x74
 800c0f0:	4614      	mov	r4, r2
 800c0f2:	4698      	mov	r8, r3
 800c0f4:	4606      	mov	r6, r0
 800c0f6:	b118      	cbz	r0, 800c100 <_vfiprintf_r+0x18>
 800c0f8:	6a03      	ldr	r3, [r0, #32]
 800c0fa:	b90b      	cbnz	r3, 800c100 <_vfiprintf_r+0x18>
 800c0fc:	f7fd ff86 	bl	800a00c <__sinit>
 800c100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c102:	07d9      	lsls	r1, r3, #31
 800c104:	d405      	bmi.n	800c112 <_vfiprintf_r+0x2a>
 800c106:	89ab      	ldrh	r3, [r5, #12]
 800c108:	059a      	lsls	r2, r3, #22
 800c10a:	d402      	bmi.n	800c112 <_vfiprintf_r+0x2a>
 800c10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c10e:	f7fe fa44 	bl	800a59a <__retarget_lock_acquire_recursive>
 800c112:	89ab      	ldrh	r3, [r5, #12]
 800c114:	071b      	lsls	r3, r3, #28
 800c116:	d501      	bpl.n	800c11c <_vfiprintf_r+0x34>
 800c118:	692b      	ldr	r3, [r5, #16]
 800c11a:	b99b      	cbnz	r3, 800c144 <_vfiprintf_r+0x5c>
 800c11c:	4629      	mov	r1, r5
 800c11e:	4630      	mov	r0, r6
 800c120:	f7fe f922 	bl	800a368 <__swsetup_r>
 800c124:	b170      	cbz	r0, 800c144 <_vfiprintf_r+0x5c>
 800c126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c128:	07dc      	lsls	r4, r3, #31
 800c12a:	d504      	bpl.n	800c136 <_vfiprintf_r+0x4e>
 800c12c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c130:	b01d      	add	sp, #116	@ 0x74
 800c132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c136:	89ab      	ldrh	r3, [r5, #12]
 800c138:	0598      	lsls	r0, r3, #22
 800c13a:	d4f7      	bmi.n	800c12c <_vfiprintf_r+0x44>
 800c13c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c13e:	f7fe fa2d 	bl	800a59c <__retarget_lock_release_recursive>
 800c142:	e7f3      	b.n	800c12c <_vfiprintf_r+0x44>
 800c144:	2300      	movs	r3, #0
 800c146:	9309      	str	r3, [sp, #36]	@ 0x24
 800c148:	2320      	movs	r3, #32
 800c14a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c14e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c152:	2330      	movs	r3, #48	@ 0x30
 800c154:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c304 <_vfiprintf_r+0x21c>
 800c158:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c15c:	f04f 0901 	mov.w	r9, #1
 800c160:	4623      	mov	r3, r4
 800c162:	469a      	mov	sl, r3
 800c164:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c168:	b10a      	cbz	r2, 800c16e <_vfiprintf_r+0x86>
 800c16a:	2a25      	cmp	r2, #37	@ 0x25
 800c16c:	d1f9      	bne.n	800c162 <_vfiprintf_r+0x7a>
 800c16e:	ebba 0b04 	subs.w	fp, sl, r4
 800c172:	d00b      	beq.n	800c18c <_vfiprintf_r+0xa4>
 800c174:	465b      	mov	r3, fp
 800c176:	4622      	mov	r2, r4
 800c178:	4629      	mov	r1, r5
 800c17a:	4630      	mov	r0, r6
 800c17c:	f7ff ffa1 	bl	800c0c2 <__sfputs_r>
 800c180:	3001      	adds	r0, #1
 800c182:	f000 80a7 	beq.w	800c2d4 <_vfiprintf_r+0x1ec>
 800c186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c188:	445a      	add	r2, fp
 800c18a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c18c:	f89a 3000 	ldrb.w	r3, [sl]
 800c190:	2b00      	cmp	r3, #0
 800c192:	f000 809f 	beq.w	800c2d4 <_vfiprintf_r+0x1ec>
 800c196:	2300      	movs	r3, #0
 800c198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c19c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1a0:	f10a 0a01 	add.w	sl, sl, #1
 800c1a4:	9304      	str	r3, [sp, #16]
 800c1a6:	9307      	str	r3, [sp, #28]
 800c1a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1ae:	4654      	mov	r4, sl
 800c1b0:	2205      	movs	r2, #5
 800c1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1b6:	4853      	ldr	r0, [pc, #332]	@ (800c304 <_vfiprintf_r+0x21c>)
 800c1b8:	f7f4 f822 	bl	8000200 <memchr>
 800c1bc:	9a04      	ldr	r2, [sp, #16]
 800c1be:	b9d8      	cbnz	r0, 800c1f8 <_vfiprintf_r+0x110>
 800c1c0:	06d1      	lsls	r1, r2, #27
 800c1c2:	bf44      	itt	mi
 800c1c4:	2320      	movmi	r3, #32
 800c1c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1ca:	0713      	lsls	r3, r2, #28
 800c1cc:	bf44      	itt	mi
 800c1ce:	232b      	movmi	r3, #43	@ 0x2b
 800c1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c1d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1da:	d015      	beq.n	800c208 <_vfiprintf_r+0x120>
 800c1dc:	9a07      	ldr	r2, [sp, #28]
 800c1de:	4654      	mov	r4, sl
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	f04f 0c0a 	mov.w	ip, #10
 800c1e6:	4621      	mov	r1, r4
 800c1e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1ec:	3b30      	subs	r3, #48	@ 0x30
 800c1ee:	2b09      	cmp	r3, #9
 800c1f0:	d94b      	bls.n	800c28a <_vfiprintf_r+0x1a2>
 800c1f2:	b1b0      	cbz	r0, 800c222 <_vfiprintf_r+0x13a>
 800c1f4:	9207      	str	r2, [sp, #28]
 800c1f6:	e014      	b.n	800c222 <_vfiprintf_r+0x13a>
 800c1f8:	eba0 0308 	sub.w	r3, r0, r8
 800c1fc:	fa09 f303 	lsl.w	r3, r9, r3
 800c200:	4313      	orrs	r3, r2
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	46a2      	mov	sl, r4
 800c206:	e7d2      	b.n	800c1ae <_vfiprintf_r+0xc6>
 800c208:	9b03      	ldr	r3, [sp, #12]
 800c20a:	1d19      	adds	r1, r3, #4
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	9103      	str	r1, [sp, #12]
 800c210:	2b00      	cmp	r3, #0
 800c212:	bfbb      	ittet	lt
 800c214:	425b      	neglt	r3, r3
 800c216:	f042 0202 	orrlt.w	r2, r2, #2
 800c21a:	9307      	strge	r3, [sp, #28]
 800c21c:	9307      	strlt	r3, [sp, #28]
 800c21e:	bfb8      	it	lt
 800c220:	9204      	strlt	r2, [sp, #16]
 800c222:	7823      	ldrb	r3, [r4, #0]
 800c224:	2b2e      	cmp	r3, #46	@ 0x2e
 800c226:	d10a      	bne.n	800c23e <_vfiprintf_r+0x156>
 800c228:	7863      	ldrb	r3, [r4, #1]
 800c22a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c22c:	d132      	bne.n	800c294 <_vfiprintf_r+0x1ac>
 800c22e:	9b03      	ldr	r3, [sp, #12]
 800c230:	1d1a      	adds	r2, r3, #4
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	9203      	str	r2, [sp, #12]
 800c236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c23a:	3402      	adds	r4, #2
 800c23c:	9305      	str	r3, [sp, #20]
 800c23e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c314 <_vfiprintf_r+0x22c>
 800c242:	7821      	ldrb	r1, [r4, #0]
 800c244:	2203      	movs	r2, #3
 800c246:	4650      	mov	r0, sl
 800c248:	f7f3 ffda 	bl	8000200 <memchr>
 800c24c:	b138      	cbz	r0, 800c25e <_vfiprintf_r+0x176>
 800c24e:	9b04      	ldr	r3, [sp, #16]
 800c250:	eba0 000a 	sub.w	r0, r0, sl
 800c254:	2240      	movs	r2, #64	@ 0x40
 800c256:	4082      	lsls	r2, r0
 800c258:	4313      	orrs	r3, r2
 800c25a:	3401      	adds	r4, #1
 800c25c:	9304      	str	r3, [sp, #16]
 800c25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c262:	4829      	ldr	r0, [pc, #164]	@ (800c308 <_vfiprintf_r+0x220>)
 800c264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c268:	2206      	movs	r2, #6
 800c26a:	f7f3 ffc9 	bl	8000200 <memchr>
 800c26e:	2800      	cmp	r0, #0
 800c270:	d03f      	beq.n	800c2f2 <_vfiprintf_r+0x20a>
 800c272:	4b26      	ldr	r3, [pc, #152]	@ (800c30c <_vfiprintf_r+0x224>)
 800c274:	bb1b      	cbnz	r3, 800c2be <_vfiprintf_r+0x1d6>
 800c276:	9b03      	ldr	r3, [sp, #12]
 800c278:	3307      	adds	r3, #7
 800c27a:	f023 0307 	bic.w	r3, r3, #7
 800c27e:	3308      	adds	r3, #8
 800c280:	9303      	str	r3, [sp, #12]
 800c282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c284:	443b      	add	r3, r7
 800c286:	9309      	str	r3, [sp, #36]	@ 0x24
 800c288:	e76a      	b.n	800c160 <_vfiprintf_r+0x78>
 800c28a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c28e:	460c      	mov	r4, r1
 800c290:	2001      	movs	r0, #1
 800c292:	e7a8      	b.n	800c1e6 <_vfiprintf_r+0xfe>
 800c294:	2300      	movs	r3, #0
 800c296:	3401      	adds	r4, #1
 800c298:	9305      	str	r3, [sp, #20]
 800c29a:	4619      	mov	r1, r3
 800c29c:	f04f 0c0a 	mov.w	ip, #10
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2a6:	3a30      	subs	r2, #48	@ 0x30
 800c2a8:	2a09      	cmp	r2, #9
 800c2aa:	d903      	bls.n	800c2b4 <_vfiprintf_r+0x1cc>
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d0c6      	beq.n	800c23e <_vfiprintf_r+0x156>
 800c2b0:	9105      	str	r1, [sp, #20]
 800c2b2:	e7c4      	b.n	800c23e <_vfiprintf_r+0x156>
 800c2b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2b8:	4604      	mov	r4, r0
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	e7f0      	b.n	800c2a0 <_vfiprintf_r+0x1b8>
 800c2be:	ab03      	add	r3, sp, #12
 800c2c0:	9300      	str	r3, [sp, #0]
 800c2c2:	462a      	mov	r2, r5
 800c2c4:	4b12      	ldr	r3, [pc, #72]	@ (800c310 <_vfiprintf_r+0x228>)
 800c2c6:	a904      	add	r1, sp, #16
 800c2c8:	4630      	mov	r0, r6
 800c2ca:	f7fd fa5d 	bl	8009788 <_printf_float>
 800c2ce:	4607      	mov	r7, r0
 800c2d0:	1c78      	adds	r0, r7, #1
 800c2d2:	d1d6      	bne.n	800c282 <_vfiprintf_r+0x19a>
 800c2d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2d6:	07d9      	lsls	r1, r3, #31
 800c2d8:	d405      	bmi.n	800c2e6 <_vfiprintf_r+0x1fe>
 800c2da:	89ab      	ldrh	r3, [r5, #12]
 800c2dc:	059a      	lsls	r2, r3, #22
 800c2de:	d402      	bmi.n	800c2e6 <_vfiprintf_r+0x1fe>
 800c2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2e2:	f7fe f95b 	bl	800a59c <__retarget_lock_release_recursive>
 800c2e6:	89ab      	ldrh	r3, [r5, #12]
 800c2e8:	065b      	lsls	r3, r3, #25
 800c2ea:	f53f af1f 	bmi.w	800c12c <_vfiprintf_r+0x44>
 800c2ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c2f0:	e71e      	b.n	800c130 <_vfiprintf_r+0x48>
 800c2f2:	ab03      	add	r3, sp, #12
 800c2f4:	9300      	str	r3, [sp, #0]
 800c2f6:	462a      	mov	r2, r5
 800c2f8:	4b05      	ldr	r3, [pc, #20]	@ (800c310 <_vfiprintf_r+0x228>)
 800c2fa:	a904      	add	r1, sp, #16
 800c2fc:	4630      	mov	r0, r6
 800c2fe:	f7fd fcdb 	bl	8009cb8 <_printf_i>
 800c302:	e7e4      	b.n	800c2ce <_vfiprintf_r+0x1e6>
 800c304:	0800ee5b 	.word	0x0800ee5b
 800c308:	0800ee65 	.word	0x0800ee65
 800c30c:	08009789 	.word	0x08009789
 800c310:	0800c0c3 	.word	0x0800c0c3
 800c314:	0800ee61 	.word	0x0800ee61

0800c318 <_scanf_chars>:
 800c318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c31c:	4615      	mov	r5, r2
 800c31e:	688a      	ldr	r2, [r1, #8]
 800c320:	4680      	mov	r8, r0
 800c322:	460c      	mov	r4, r1
 800c324:	b932      	cbnz	r2, 800c334 <_scanf_chars+0x1c>
 800c326:	698a      	ldr	r2, [r1, #24]
 800c328:	2a00      	cmp	r2, #0
 800c32a:	bf14      	ite	ne
 800c32c:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800c330:	2201      	moveq	r2, #1
 800c332:	608a      	str	r2, [r1, #8]
 800c334:	6822      	ldr	r2, [r4, #0]
 800c336:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c3c8 <_scanf_chars+0xb0>
 800c33a:	06d1      	lsls	r1, r2, #27
 800c33c:	bf5f      	itttt	pl
 800c33e:	681a      	ldrpl	r2, [r3, #0]
 800c340:	1d11      	addpl	r1, r2, #4
 800c342:	6019      	strpl	r1, [r3, #0]
 800c344:	6816      	ldrpl	r6, [r2, #0]
 800c346:	2700      	movs	r7, #0
 800c348:	69a0      	ldr	r0, [r4, #24]
 800c34a:	b188      	cbz	r0, 800c370 <_scanf_chars+0x58>
 800c34c:	2801      	cmp	r0, #1
 800c34e:	d107      	bne.n	800c360 <_scanf_chars+0x48>
 800c350:	682b      	ldr	r3, [r5, #0]
 800c352:	781a      	ldrb	r2, [r3, #0]
 800c354:	6963      	ldr	r3, [r4, #20]
 800c356:	5c9b      	ldrb	r3, [r3, r2]
 800c358:	b953      	cbnz	r3, 800c370 <_scanf_chars+0x58>
 800c35a:	2f00      	cmp	r7, #0
 800c35c:	d031      	beq.n	800c3c2 <_scanf_chars+0xaa>
 800c35e:	e022      	b.n	800c3a6 <_scanf_chars+0x8e>
 800c360:	2802      	cmp	r0, #2
 800c362:	d120      	bne.n	800c3a6 <_scanf_chars+0x8e>
 800c364:	682b      	ldr	r3, [r5, #0]
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c36c:	071b      	lsls	r3, r3, #28
 800c36e:	d41a      	bmi.n	800c3a6 <_scanf_chars+0x8e>
 800c370:	6823      	ldr	r3, [r4, #0]
 800c372:	06da      	lsls	r2, r3, #27
 800c374:	bf5e      	ittt	pl
 800c376:	682b      	ldrpl	r3, [r5, #0]
 800c378:	781b      	ldrbpl	r3, [r3, #0]
 800c37a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c37e:	682a      	ldr	r2, [r5, #0]
 800c380:	686b      	ldr	r3, [r5, #4]
 800c382:	3201      	adds	r2, #1
 800c384:	602a      	str	r2, [r5, #0]
 800c386:	68a2      	ldr	r2, [r4, #8]
 800c388:	3b01      	subs	r3, #1
 800c38a:	3a01      	subs	r2, #1
 800c38c:	606b      	str	r3, [r5, #4]
 800c38e:	3701      	adds	r7, #1
 800c390:	60a2      	str	r2, [r4, #8]
 800c392:	b142      	cbz	r2, 800c3a6 <_scanf_chars+0x8e>
 800c394:	2b00      	cmp	r3, #0
 800c396:	dcd7      	bgt.n	800c348 <_scanf_chars+0x30>
 800c398:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c39c:	4629      	mov	r1, r5
 800c39e:	4640      	mov	r0, r8
 800c3a0:	4798      	blx	r3
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	d0d0      	beq.n	800c348 <_scanf_chars+0x30>
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	f013 0310 	ands.w	r3, r3, #16
 800c3ac:	d105      	bne.n	800c3ba <_scanf_chars+0xa2>
 800c3ae:	68e2      	ldr	r2, [r4, #12]
 800c3b0:	3201      	adds	r2, #1
 800c3b2:	60e2      	str	r2, [r4, #12]
 800c3b4:	69a2      	ldr	r2, [r4, #24]
 800c3b6:	b102      	cbz	r2, 800c3ba <_scanf_chars+0xa2>
 800c3b8:	7033      	strb	r3, [r6, #0]
 800c3ba:	6923      	ldr	r3, [r4, #16]
 800c3bc:	443b      	add	r3, r7
 800c3be:	6123      	str	r3, [r4, #16]
 800c3c0:	2000      	movs	r0, #0
 800c3c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3c6:	bf00      	nop
 800c3c8:	0800ec39 	.word	0x0800ec39

0800c3cc <_scanf_i>:
 800c3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3d0:	4698      	mov	r8, r3
 800c3d2:	4b74      	ldr	r3, [pc, #464]	@ (800c5a4 <_scanf_i+0x1d8>)
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	4682      	mov	sl, r0
 800c3d8:	4616      	mov	r6, r2
 800c3da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c3de:	b087      	sub	sp, #28
 800c3e0:	ab03      	add	r3, sp, #12
 800c3e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c3e6:	4b70      	ldr	r3, [pc, #448]	@ (800c5a8 <_scanf_i+0x1dc>)
 800c3e8:	69a1      	ldr	r1, [r4, #24]
 800c3ea:	4a70      	ldr	r2, [pc, #448]	@ (800c5ac <_scanf_i+0x1e0>)
 800c3ec:	2903      	cmp	r1, #3
 800c3ee:	bf08      	it	eq
 800c3f0:	461a      	moveq	r2, r3
 800c3f2:	68a3      	ldr	r3, [r4, #8]
 800c3f4:	9201      	str	r2, [sp, #4]
 800c3f6:	1e5a      	subs	r2, r3, #1
 800c3f8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c3fc:	bf88      	it	hi
 800c3fe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c402:	4627      	mov	r7, r4
 800c404:	bf82      	ittt	hi
 800c406:	eb03 0905 	addhi.w	r9, r3, r5
 800c40a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c40e:	60a3      	strhi	r3, [r4, #8]
 800c410:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c414:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c418:	bf98      	it	ls
 800c41a:	f04f 0900 	movls.w	r9, #0
 800c41e:	6023      	str	r3, [r4, #0]
 800c420:	463d      	mov	r5, r7
 800c422:	f04f 0b00 	mov.w	fp, #0
 800c426:	6831      	ldr	r1, [r6, #0]
 800c428:	ab03      	add	r3, sp, #12
 800c42a:	7809      	ldrb	r1, [r1, #0]
 800c42c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c430:	2202      	movs	r2, #2
 800c432:	f7f3 fee5 	bl	8000200 <memchr>
 800c436:	b328      	cbz	r0, 800c484 <_scanf_i+0xb8>
 800c438:	f1bb 0f01 	cmp.w	fp, #1
 800c43c:	d159      	bne.n	800c4f2 <_scanf_i+0x126>
 800c43e:	6862      	ldr	r2, [r4, #4]
 800c440:	b92a      	cbnz	r2, 800c44e <_scanf_i+0x82>
 800c442:	6822      	ldr	r2, [r4, #0]
 800c444:	2108      	movs	r1, #8
 800c446:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c44a:	6061      	str	r1, [r4, #4]
 800c44c:	6022      	str	r2, [r4, #0]
 800c44e:	6822      	ldr	r2, [r4, #0]
 800c450:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c454:	6022      	str	r2, [r4, #0]
 800c456:	68a2      	ldr	r2, [r4, #8]
 800c458:	1e51      	subs	r1, r2, #1
 800c45a:	60a1      	str	r1, [r4, #8]
 800c45c:	b192      	cbz	r2, 800c484 <_scanf_i+0xb8>
 800c45e:	6832      	ldr	r2, [r6, #0]
 800c460:	1c51      	adds	r1, r2, #1
 800c462:	6031      	str	r1, [r6, #0]
 800c464:	7812      	ldrb	r2, [r2, #0]
 800c466:	f805 2b01 	strb.w	r2, [r5], #1
 800c46a:	6872      	ldr	r2, [r6, #4]
 800c46c:	3a01      	subs	r2, #1
 800c46e:	2a00      	cmp	r2, #0
 800c470:	6072      	str	r2, [r6, #4]
 800c472:	dc07      	bgt.n	800c484 <_scanf_i+0xb8>
 800c474:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c478:	4631      	mov	r1, r6
 800c47a:	4650      	mov	r0, sl
 800c47c:	4790      	blx	r2
 800c47e:	2800      	cmp	r0, #0
 800c480:	f040 8085 	bne.w	800c58e <_scanf_i+0x1c2>
 800c484:	f10b 0b01 	add.w	fp, fp, #1
 800c488:	f1bb 0f03 	cmp.w	fp, #3
 800c48c:	d1cb      	bne.n	800c426 <_scanf_i+0x5a>
 800c48e:	6863      	ldr	r3, [r4, #4]
 800c490:	b90b      	cbnz	r3, 800c496 <_scanf_i+0xca>
 800c492:	230a      	movs	r3, #10
 800c494:	6063      	str	r3, [r4, #4]
 800c496:	6863      	ldr	r3, [r4, #4]
 800c498:	4945      	ldr	r1, [pc, #276]	@ (800c5b0 <_scanf_i+0x1e4>)
 800c49a:	6960      	ldr	r0, [r4, #20]
 800c49c:	1ac9      	subs	r1, r1, r3
 800c49e:	f000 f997 	bl	800c7d0 <__sccl>
 800c4a2:	f04f 0b00 	mov.w	fp, #0
 800c4a6:	68a3      	ldr	r3, [r4, #8]
 800c4a8:	6822      	ldr	r2, [r4, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d03d      	beq.n	800c52a <_scanf_i+0x15e>
 800c4ae:	6831      	ldr	r1, [r6, #0]
 800c4b0:	6960      	ldr	r0, [r4, #20]
 800c4b2:	f891 c000 	ldrb.w	ip, [r1]
 800c4b6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d035      	beq.n	800c52a <_scanf_i+0x15e>
 800c4be:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c4c2:	d124      	bne.n	800c50e <_scanf_i+0x142>
 800c4c4:	0510      	lsls	r0, r2, #20
 800c4c6:	d522      	bpl.n	800c50e <_scanf_i+0x142>
 800c4c8:	f10b 0b01 	add.w	fp, fp, #1
 800c4cc:	f1b9 0f00 	cmp.w	r9, #0
 800c4d0:	d003      	beq.n	800c4da <_scanf_i+0x10e>
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800c4d8:	60a3      	str	r3, [r4, #8]
 800c4da:	6873      	ldr	r3, [r6, #4]
 800c4dc:	3b01      	subs	r3, #1
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	6073      	str	r3, [r6, #4]
 800c4e2:	dd1b      	ble.n	800c51c <_scanf_i+0x150>
 800c4e4:	6833      	ldr	r3, [r6, #0]
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	6033      	str	r3, [r6, #0]
 800c4ea:	68a3      	ldr	r3, [r4, #8]
 800c4ec:	3b01      	subs	r3, #1
 800c4ee:	60a3      	str	r3, [r4, #8]
 800c4f0:	e7d9      	b.n	800c4a6 <_scanf_i+0xda>
 800c4f2:	f1bb 0f02 	cmp.w	fp, #2
 800c4f6:	d1ae      	bne.n	800c456 <_scanf_i+0x8a>
 800c4f8:	6822      	ldr	r2, [r4, #0]
 800c4fa:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c4fe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c502:	d1c4      	bne.n	800c48e <_scanf_i+0xc2>
 800c504:	2110      	movs	r1, #16
 800c506:	6061      	str	r1, [r4, #4]
 800c508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c50c:	e7a2      	b.n	800c454 <_scanf_i+0x88>
 800c50e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c512:	6022      	str	r2, [r4, #0]
 800c514:	780b      	ldrb	r3, [r1, #0]
 800c516:	f805 3b01 	strb.w	r3, [r5], #1
 800c51a:	e7de      	b.n	800c4da <_scanf_i+0x10e>
 800c51c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c520:	4631      	mov	r1, r6
 800c522:	4650      	mov	r0, sl
 800c524:	4798      	blx	r3
 800c526:	2800      	cmp	r0, #0
 800c528:	d0df      	beq.n	800c4ea <_scanf_i+0x11e>
 800c52a:	6823      	ldr	r3, [r4, #0]
 800c52c:	05d9      	lsls	r1, r3, #23
 800c52e:	d50d      	bpl.n	800c54c <_scanf_i+0x180>
 800c530:	42bd      	cmp	r5, r7
 800c532:	d909      	bls.n	800c548 <_scanf_i+0x17c>
 800c534:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c538:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c53c:	4632      	mov	r2, r6
 800c53e:	4650      	mov	r0, sl
 800c540:	4798      	blx	r3
 800c542:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800c546:	464d      	mov	r5, r9
 800c548:	42bd      	cmp	r5, r7
 800c54a:	d028      	beq.n	800c59e <_scanf_i+0x1d2>
 800c54c:	6822      	ldr	r2, [r4, #0]
 800c54e:	f012 0210 	ands.w	r2, r2, #16
 800c552:	d113      	bne.n	800c57c <_scanf_i+0x1b0>
 800c554:	702a      	strb	r2, [r5, #0]
 800c556:	6863      	ldr	r3, [r4, #4]
 800c558:	9e01      	ldr	r6, [sp, #4]
 800c55a:	4639      	mov	r1, r7
 800c55c:	4650      	mov	r0, sl
 800c55e:	47b0      	blx	r6
 800c560:	f8d8 3000 	ldr.w	r3, [r8]
 800c564:	6821      	ldr	r1, [r4, #0]
 800c566:	1d1a      	adds	r2, r3, #4
 800c568:	f8c8 2000 	str.w	r2, [r8]
 800c56c:	f011 0f20 	tst.w	r1, #32
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	d00f      	beq.n	800c594 <_scanf_i+0x1c8>
 800c574:	6018      	str	r0, [r3, #0]
 800c576:	68e3      	ldr	r3, [r4, #12]
 800c578:	3301      	adds	r3, #1
 800c57a:	60e3      	str	r3, [r4, #12]
 800c57c:	6923      	ldr	r3, [r4, #16]
 800c57e:	1bed      	subs	r5, r5, r7
 800c580:	445d      	add	r5, fp
 800c582:	442b      	add	r3, r5
 800c584:	6123      	str	r3, [r4, #16]
 800c586:	2000      	movs	r0, #0
 800c588:	b007      	add	sp, #28
 800c58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58e:	f04f 0b00 	mov.w	fp, #0
 800c592:	e7ca      	b.n	800c52a <_scanf_i+0x15e>
 800c594:	07ca      	lsls	r2, r1, #31
 800c596:	bf4c      	ite	mi
 800c598:	8018      	strhmi	r0, [r3, #0]
 800c59a:	6018      	strpl	r0, [r3, #0]
 800c59c:	e7eb      	b.n	800c576 <_scanf_i+0x1aa>
 800c59e:	2001      	movs	r0, #1
 800c5a0:	e7f2      	b.n	800c588 <_scanf_i+0x1bc>
 800c5a2:	bf00      	nop
 800c5a4:	0800d740 	.word	0x0800d740
 800c5a8:	0800ca89 	.word	0x0800ca89
 800c5ac:	0800cb69 	.word	0x0800cb69
 800c5b0:	0800ee7c 	.word	0x0800ee7c

0800c5b4 <__sflush_r>:
 800c5b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5bc:	0716      	lsls	r6, r2, #28
 800c5be:	4605      	mov	r5, r0
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	d454      	bmi.n	800c66e <__sflush_r+0xba>
 800c5c4:	684b      	ldr	r3, [r1, #4]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	dc02      	bgt.n	800c5d0 <__sflush_r+0x1c>
 800c5ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dd48      	ble.n	800c662 <__sflush_r+0xae>
 800c5d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5d2:	2e00      	cmp	r6, #0
 800c5d4:	d045      	beq.n	800c662 <__sflush_r+0xae>
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5dc:	682f      	ldr	r7, [r5, #0]
 800c5de:	6a21      	ldr	r1, [r4, #32]
 800c5e0:	602b      	str	r3, [r5, #0]
 800c5e2:	d030      	beq.n	800c646 <__sflush_r+0x92>
 800c5e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c5e6:	89a3      	ldrh	r3, [r4, #12]
 800c5e8:	0759      	lsls	r1, r3, #29
 800c5ea:	d505      	bpl.n	800c5f8 <__sflush_r+0x44>
 800c5ec:	6863      	ldr	r3, [r4, #4]
 800c5ee:	1ad2      	subs	r2, r2, r3
 800c5f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5f2:	b10b      	cbz	r3, 800c5f8 <__sflush_r+0x44>
 800c5f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c5f6:	1ad2      	subs	r2, r2, r3
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5fc:	6a21      	ldr	r1, [r4, #32]
 800c5fe:	4628      	mov	r0, r5
 800c600:	47b0      	blx	r6
 800c602:	1c43      	adds	r3, r0, #1
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	d106      	bne.n	800c616 <__sflush_r+0x62>
 800c608:	6829      	ldr	r1, [r5, #0]
 800c60a:	291d      	cmp	r1, #29
 800c60c:	d82b      	bhi.n	800c666 <__sflush_r+0xb2>
 800c60e:	4a2a      	ldr	r2, [pc, #168]	@ (800c6b8 <__sflush_r+0x104>)
 800c610:	40ca      	lsrs	r2, r1
 800c612:	07d6      	lsls	r6, r2, #31
 800c614:	d527      	bpl.n	800c666 <__sflush_r+0xb2>
 800c616:	2200      	movs	r2, #0
 800c618:	6062      	str	r2, [r4, #4]
 800c61a:	04d9      	lsls	r1, r3, #19
 800c61c:	6922      	ldr	r2, [r4, #16]
 800c61e:	6022      	str	r2, [r4, #0]
 800c620:	d504      	bpl.n	800c62c <__sflush_r+0x78>
 800c622:	1c42      	adds	r2, r0, #1
 800c624:	d101      	bne.n	800c62a <__sflush_r+0x76>
 800c626:	682b      	ldr	r3, [r5, #0]
 800c628:	b903      	cbnz	r3, 800c62c <__sflush_r+0x78>
 800c62a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c62c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c62e:	602f      	str	r7, [r5, #0]
 800c630:	b1b9      	cbz	r1, 800c662 <__sflush_r+0xae>
 800c632:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c636:	4299      	cmp	r1, r3
 800c638:	d002      	beq.n	800c640 <__sflush_r+0x8c>
 800c63a:	4628      	mov	r0, r5
 800c63c:	f7fe fe18 	bl	800b270 <_free_r>
 800c640:	2300      	movs	r3, #0
 800c642:	6363      	str	r3, [r4, #52]	@ 0x34
 800c644:	e00d      	b.n	800c662 <__sflush_r+0xae>
 800c646:	2301      	movs	r3, #1
 800c648:	4628      	mov	r0, r5
 800c64a:	47b0      	blx	r6
 800c64c:	4602      	mov	r2, r0
 800c64e:	1c50      	adds	r0, r2, #1
 800c650:	d1c9      	bne.n	800c5e6 <__sflush_r+0x32>
 800c652:	682b      	ldr	r3, [r5, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d0c6      	beq.n	800c5e6 <__sflush_r+0x32>
 800c658:	2b1d      	cmp	r3, #29
 800c65a:	d001      	beq.n	800c660 <__sflush_r+0xac>
 800c65c:	2b16      	cmp	r3, #22
 800c65e:	d11e      	bne.n	800c69e <__sflush_r+0xea>
 800c660:	602f      	str	r7, [r5, #0]
 800c662:	2000      	movs	r0, #0
 800c664:	e022      	b.n	800c6ac <__sflush_r+0xf8>
 800c666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c66a:	b21b      	sxth	r3, r3
 800c66c:	e01b      	b.n	800c6a6 <__sflush_r+0xf2>
 800c66e:	690f      	ldr	r7, [r1, #16]
 800c670:	2f00      	cmp	r7, #0
 800c672:	d0f6      	beq.n	800c662 <__sflush_r+0xae>
 800c674:	0793      	lsls	r3, r2, #30
 800c676:	680e      	ldr	r6, [r1, #0]
 800c678:	bf08      	it	eq
 800c67a:	694b      	ldreq	r3, [r1, #20]
 800c67c:	600f      	str	r7, [r1, #0]
 800c67e:	bf18      	it	ne
 800c680:	2300      	movne	r3, #0
 800c682:	eba6 0807 	sub.w	r8, r6, r7
 800c686:	608b      	str	r3, [r1, #8]
 800c688:	f1b8 0f00 	cmp.w	r8, #0
 800c68c:	dde9      	ble.n	800c662 <__sflush_r+0xae>
 800c68e:	6a21      	ldr	r1, [r4, #32]
 800c690:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c692:	4643      	mov	r3, r8
 800c694:	463a      	mov	r2, r7
 800c696:	4628      	mov	r0, r5
 800c698:	47b0      	blx	r6
 800c69a:	2800      	cmp	r0, #0
 800c69c:	dc08      	bgt.n	800c6b0 <__sflush_r+0xfc>
 800c69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6a6:	81a3      	strh	r3, [r4, #12]
 800c6a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b0:	4407      	add	r7, r0
 800c6b2:	eba8 0800 	sub.w	r8, r8, r0
 800c6b6:	e7e7      	b.n	800c688 <__sflush_r+0xd4>
 800c6b8:	20400001 	.word	0x20400001

0800c6bc <_fflush_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	690b      	ldr	r3, [r1, #16]
 800c6c0:	4605      	mov	r5, r0
 800c6c2:	460c      	mov	r4, r1
 800c6c4:	b913      	cbnz	r3, 800c6cc <_fflush_r+0x10>
 800c6c6:	2500      	movs	r5, #0
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	bd38      	pop	{r3, r4, r5, pc}
 800c6cc:	b118      	cbz	r0, 800c6d6 <_fflush_r+0x1a>
 800c6ce:	6a03      	ldr	r3, [r0, #32]
 800c6d0:	b90b      	cbnz	r3, 800c6d6 <_fflush_r+0x1a>
 800c6d2:	f7fd fc9b 	bl	800a00c <__sinit>
 800c6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d0f3      	beq.n	800c6c6 <_fflush_r+0xa>
 800c6de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6e0:	07d0      	lsls	r0, r2, #31
 800c6e2:	d404      	bmi.n	800c6ee <_fflush_r+0x32>
 800c6e4:	0599      	lsls	r1, r3, #22
 800c6e6:	d402      	bmi.n	800c6ee <_fflush_r+0x32>
 800c6e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6ea:	f7fd ff56 	bl	800a59a <__retarget_lock_acquire_recursive>
 800c6ee:	4628      	mov	r0, r5
 800c6f0:	4621      	mov	r1, r4
 800c6f2:	f7ff ff5f 	bl	800c5b4 <__sflush_r>
 800c6f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6f8:	07da      	lsls	r2, r3, #31
 800c6fa:	4605      	mov	r5, r0
 800c6fc:	d4e4      	bmi.n	800c6c8 <_fflush_r+0xc>
 800c6fe:	89a3      	ldrh	r3, [r4, #12]
 800c700:	059b      	lsls	r3, r3, #22
 800c702:	d4e1      	bmi.n	800c6c8 <_fflush_r+0xc>
 800c704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c706:	f7fd ff49 	bl	800a59c <__retarget_lock_release_recursive>
 800c70a:	e7dd      	b.n	800c6c8 <_fflush_r+0xc>

0800c70c <__swhatbuf_r>:
 800c70c:	b570      	push	{r4, r5, r6, lr}
 800c70e:	460c      	mov	r4, r1
 800c710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c714:	2900      	cmp	r1, #0
 800c716:	b096      	sub	sp, #88	@ 0x58
 800c718:	4615      	mov	r5, r2
 800c71a:	461e      	mov	r6, r3
 800c71c:	da0d      	bge.n	800c73a <__swhatbuf_r+0x2e>
 800c71e:	89a3      	ldrh	r3, [r4, #12]
 800c720:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c724:	f04f 0100 	mov.w	r1, #0
 800c728:	bf14      	ite	ne
 800c72a:	2340      	movne	r3, #64	@ 0x40
 800c72c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c730:	2000      	movs	r0, #0
 800c732:	6031      	str	r1, [r6, #0]
 800c734:	602b      	str	r3, [r5, #0]
 800c736:	b016      	add	sp, #88	@ 0x58
 800c738:	bd70      	pop	{r4, r5, r6, pc}
 800c73a:	466a      	mov	r2, sp
 800c73c:	f000 f8d6 	bl	800c8ec <_fstat_r>
 800c740:	2800      	cmp	r0, #0
 800c742:	dbec      	blt.n	800c71e <__swhatbuf_r+0x12>
 800c744:	9901      	ldr	r1, [sp, #4]
 800c746:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c74a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c74e:	4259      	negs	r1, r3
 800c750:	4159      	adcs	r1, r3
 800c752:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c756:	e7eb      	b.n	800c730 <__swhatbuf_r+0x24>

0800c758 <__smakebuf_r>:
 800c758:	898b      	ldrh	r3, [r1, #12]
 800c75a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c75c:	079d      	lsls	r5, r3, #30
 800c75e:	4606      	mov	r6, r0
 800c760:	460c      	mov	r4, r1
 800c762:	d507      	bpl.n	800c774 <__smakebuf_r+0x1c>
 800c764:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c768:	6023      	str	r3, [r4, #0]
 800c76a:	6123      	str	r3, [r4, #16]
 800c76c:	2301      	movs	r3, #1
 800c76e:	6163      	str	r3, [r4, #20]
 800c770:	b003      	add	sp, #12
 800c772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c774:	ab01      	add	r3, sp, #4
 800c776:	466a      	mov	r2, sp
 800c778:	f7ff ffc8 	bl	800c70c <__swhatbuf_r>
 800c77c:	9f00      	ldr	r7, [sp, #0]
 800c77e:	4605      	mov	r5, r0
 800c780:	4639      	mov	r1, r7
 800c782:	4630      	mov	r0, r6
 800c784:	f7fc fe9e 	bl	80094c4 <_malloc_r>
 800c788:	b948      	cbnz	r0, 800c79e <__smakebuf_r+0x46>
 800c78a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c78e:	059a      	lsls	r2, r3, #22
 800c790:	d4ee      	bmi.n	800c770 <__smakebuf_r+0x18>
 800c792:	f023 0303 	bic.w	r3, r3, #3
 800c796:	f043 0302 	orr.w	r3, r3, #2
 800c79a:	81a3      	strh	r3, [r4, #12]
 800c79c:	e7e2      	b.n	800c764 <__smakebuf_r+0xc>
 800c79e:	89a3      	ldrh	r3, [r4, #12]
 800c7a0:	6020      	str	r0, [r4, #0]
 800c7a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7a6:	81a3      	strh	r3, [r4, #12]
 800c7a8:	9b01      	ldr	r3, [sp, #4]
 800c7aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7ae:	b15b      	cbz	r3, 800c7c8 <__smakebuf_r+0x70>
 800c7b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7b4:	4630      	mov	r0, r6
 800c7b6:	f000 f8ab 	bl	800c910 <_isatty_r>
 800c7ba:	b128      	cbz	r0, 800c7c8 <__smakebuf_r+0x70>
 800c7bc:	89a3      	ldrh	r3, [r4, #12]
 800c7be:	f023 0303 	bic.w	r3, r3, #3
 800c7c2:	f043 0301 	orr.w	r3, r3, #1
 800c7c6:	81a3      	strh	r3, [r4, #12]
 800c7c8:	89a3      	ldrh	r3, [r4, #12]
 800c7ca:	431d      	orrs	r5, r3
 800c7cc:	81a5      	strh	r5, [r4, #12]
 800c7ce:	e7cf      	b.n	800c770 <__smakebuf_r+0x18>

0800c7d0 <__sccl>:
 800c7d0:	b570      	push	{r4, r5, r6, lr}
 800c7d2:	780b      	ldrb	r3, [r1, #0]
 800c7d4:	4604      	mov	r4, r0
 800c7d6:	2b5e      	cmp	r3, #94	@ 0x5e
 800c7d8:	bf0b      	itete	eq
 800c7da:	784b      	ldrbeq	r3, [r1, #1]
 800c7dc:	1c4a      	addne	r2, r1, #1
 800c7de:	1c8a      	addeq	r2, r1, #2
 800c7e0:	2100      	movne	r1, #0
 800c7e2:	bf08      	it	eq
 800c7e4:	2101      	moveq	r1, #1
 800c7e6:	3801      	subs	r0, #1
 800c7e8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c7ec:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c7f0:	42a8      	cmp	r0, r5
 800c7f2:	d1fb      	bne.n	800c7ec <__sccl+0x1c>
 800c7f4:	b90b      	cbnz	r3, 800c7fa <__sccl+0x2a>
 800c7f6:	1e50      	subs	r0, r2, #1
 800c7f8:	bd70      	pop	{r4, r5, r6, pc}
 800c7fa:	f081 0101 	eor.w	r1, r1, #1
 800c7fe:	54e1      	strb	r1, [r4, r3]
 800c800:	4610      	mov	r0, r2
 800c802:	4602      	mov	r2, r0
 800c804:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c808:	2d2d      	cmp	r5, #45	@ 0x2d
 800c80a:	d005      	beq.n	800c818 <__sccl+0x48>
 800c80c:	2d5d      	cmp	r5, #93	@ 0x5d
 800c80e:	d016      	beq.n	800c83e <__sccl+0x6e>
 800c810:	2d00      	cmp	r5, #0
 800c812:	d0f1      	beq.n	800c7f8 <__sccl+0x28>
 800c814:	462b      	mov	r3, r5
 800c816:	e7f2      	b.n	800c7fe <__sccl+0x2e>
 800c818:	7846      	ldrb	r6, [r0, #1]
 800c81a:	2e5d      	cmp	r6, #93	@ 0x5d
 800c81c:	d0fa      	beq.n	800c814 <__sccl+0x44>
 800c81e:	42b3      	cmp	r3, r6
 800c820:	dcf8      	bgt.n	800c814 <__sccl+0x44>
 800c822:	3002      	adds	r0, #2
 800c824:	461a      	mov	r2, r3
 800c826:	3201      	adds	r2, #1
 800c828:	4296      	cmp	r6, r2
 800c82a:	54a1      	strb	r1, [r4, r2]
 800c82c:	dcfb      	bgt.n	800c826 <__sccl+0x56>
 800c82e:	1af2      	subs	r2, r6, r3
 800c830:	3a01      	subs	r2, #1
 800c832:	1c5d      	adds	r5, r3, #1
 800c834:	42b3      	cmp	r3, r6
 800c836:	bfa8      	it	ge
 800c838:	2200      	movge	r2, #0
 800c83a:	18ab      	adds	r3, r5, r2
 800c83c:	e7e1      	b.n	800c802 <__sccl+0x32>
 800c83e:	4610      	mov	r0, r2
 800c840:	e7da      	b.n	800c7f8 <__sccl+0x28>

0800c842 <__submore>:
 800c842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c846:	460c      	mov	r4, r1
 800c848:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c84a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c84e:	4299      	cmp	r1, r3
 800c850:	d11d      	bne.n	800c88e <__submore+0x4c>
 800c852:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c856:	f7fc fe35 	bl	80094c4 <_malloc_r>
 800c85a:	b918      	cbnz	r0, 800c864 <__submore+0x22>
 800c85c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c868:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c86a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c86e:	6360      	str	r0, [r4, #52]	@ 0x34
 800c870:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c874:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c878:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c87c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c880:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c884:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c888:	6020      	str	r0, [r4, #0]
 800c88a:	2000      	movs	r0, #0
 800c88c:	e7e8      	b.n	800c860 <__submore+0x1e>
 800c88e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c890:	0077      	lsls	r7, r6, #1
 800c892:	463a      	mov	r2, r7
 800c894:	f7fc feaa 	bl	80095ec <_realloc_r>
 800c898:	4605      	mov	r5, r0
 800c89a:	2800      	cmp	r0, #0
 800c89c:	d0de      	beq.n	800c85c <__submore+0x1a>
 800c89e:	eb00 0806 	add.w	r8, r0, r6
 800c8a2:	4601      	mov	r1, r0
 800c8a4:	4632      	mov	r2, r6
 800c8a6:	4640      	mov	r0, r8
 800c8a8:	f7fd fe79 	bl	800a59e <memcpy>
 800c8ac:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c8b0:	f8c4 8000 	str.w	r8, [r4]
 800c8b4:	e7e9      	b.n	800c88a <__submore+0x48>

0800c8b6 <memmove>:
 800c8b6:	4288      	cmp	r0, r1
 800c8b8:	b510      	push	{r4, lr}
 800c8ba:	eb01 0402 	add.w	r4, r1, r2
 800c8be:	d902      	bls.n	800c8c6 <memmove+0x10>
 800c8c0:	4284      	cmp	r4, r0
 800c8c2:	4623      	mov	r3, r4
 800c8c4:	d807      	bhi.n	800c8d6 <memmove+0x20>
 800c8c6:	1e43      	subs	r3, r0, #1
 800c8c8:	42a1      	cmp	r1, r4
 800c8ca:	d008      	beq.n	800c8de <memmove+0x28>
 800c8cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8d0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8d4:	e7f8      	b.n	800c8c8 <memmove+0x12>
 800c8d6:	4402      	add	r2, r0
 800c8d8:	4601      	mov	r1, r0
 800c8da:	428a      	cmp	r2, r1
 800c8dc:	d100      	bne.n	800c8e0 <memmove+0x2a>
 800c8de:	bd10      	pop	{r4, pc}
 800c8e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8e8:	e7f7      	b.n	800c8da <memmove+0x24>
	...

0800c8ec <_fstat_r>:
 800c8ec:	b538      	push	{r3, r4, r5, lr}
 800c8ee:	4d07      	ldr	r5, [pc, #28]	@ (800c90c <_fstat_r+0x20>)
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	4608      	mov	r0, r1
 800c8f6:	4611      	mov	r1, r2
 800c8f8:	602b      	str	r3, [r5, #0]
 800c8fa:	f7f8 fb15 	bl	8004f28 <_fstat>
 800c8fe:	1c43      	adds	r3, r0, #1
 800c900:	d102      	bne.n	800c908 <_fstat_r+0x1c>
 800c902:	682b      	ldr	r3, [r5, #0]
 800c904:	b103      	cbz	r3, 800c908 <_fstat_r+0x1c>
 800c906:	6023      	str	r3, [r4, #0]
 800c908:	bd38      	pop	{r3, r4, r5, pc}
 800c90a:	bf00      	nop
 800c90c:	20001430 	.word	0x20001430

0800c910 <_isatty_r>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	4d06      	ldr	r5, [pc, #24]	@ (800c92c <_isatty_r+0x1c>)
 800c914:	2300      	movs	r3, #0
 800c916:	4604      	mov	r4, r0
 800c918:	4608      	mov	r0, r1
 800c91a:	602b      	str	r3, [r5, #0]
 800c91c:	f7f8 fb14 	bl	8004f48 <_isatty>
 800c920:	1c43      	adds	r3, r0, #1
 800c922:	d102      	bne.n	800c92a <_isatty_r+0x1a>
 800c924:	682b      	ldr	r3, [r5, #0]
 800c926:	b103      	cbz	r3, 800c92a <_isatty_r+0x1a>
 800c928:	6023      	str	r3, [r4, #0]
 800c92a:	bd38      	pop	{r3, r4, r5, pc}
 800c92c:	20001430 	.word	0x20001430

0800c930 <__assert_func>:
 800c930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c932:	4614      	mov	r4, r2
 800c934:	461a      	mov	r2, r3
 800c936:	4b09      	ldr	r3, [pc, #36]	@ (800c95c <__assert_func+0x2c>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4605      	mov	r5, r0
 800c93c:	68d8      	ldr	r0, [r3, #12]
 800c93e:	b14c      	cbz	r4, 800c954 <__assert_func+0x24>
 800c940:	4b07      	ldr	r3, [pc, #28]	@ (800c960 <__assert_func+0x30>)
 800c942:	9100      	str	r1, [sp, #0]
 800c944:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c948:	4906      	ldr	r1, [pc, #24]	@ (800c964 <__assert_func+0x34>)
 800c94a:	462b      	mov	r3, r5
 800c94c:	f000 f90e 	bl	800cb6c <fiprintf>
 800c950:	f000 f91e 	bl	800cb90 <abort>
 800c954:	4b04      	ldr	r3, [pc, #16]	@ (800c968 <__assert_func+0x38>)
 800c956:	461c      	mov	r4, r3
 800c958:	e7f3      	b.n	800c942 <__assert_func+0x12>
 800c95a:	bf00      	nop
 800c95c:	200001a4 	.word	0x200001a4
 800c960:	0800ee87 	.word	0x0800ee87
 800c964:	0800ee94 	.word	0x0800ee94
 800c968:	0800eec2 	.word	0x0800eec2

0800c96c <_calloc_r>:
 800c96c:	b570      	push	{r4, r5, r6, lr}
 800c96e:	fba1 5402 	umull	r5, r4, r1, r2
 800c972:	b934      	cbnz	r4, 800c982 <_calloc_r+0x16>
 800c974:	4629      	mov	r1, r5
 800c976:	f7fc fda5 	bl	80094c4 <_malloc_r>
 800c97a:	4606      	mov	r6, r0
 800c97c:	b928      	cbnz	r0, 800c98a <_calloc_r+0x1e>
 800c97e:	4630      	mov	r0, r6
 800c980:	bd70      	pop	{r4, r5, r6, pc}
 800c982:	220c      	movs	r2, #12
 800c984:	6002      	str	r2, [r0, #0]
 800c986:	2600      	movs	r6, #0
 800c988:	e7f9      	b.n	800c97e <_calloc_r+0x12>
 800c98a:	462a      	mov	r2, r5
 800c98c:	4621      	mov	r1, r4
 800c98e:	f7fd fd41 	bl	800a414 <memset>
 800c992:	e7f4      	b.n	800c97e <_calloc_r+0x12>

0800c994 <_strtol_l.isra.0>:
 800c994:	2b24      	cmp	r3, #36	@ 0x24
 800c996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c99a:	4686      	mov	lr, r0
 800c99c:	4690      	mov	r8, r2
 800c99e:	d801      	bhi.n	800c9a4 <_strtol_l.isra.0+0x10>
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d106      	bne.n	800c9b2 <_strtol_l.isra.0+0x1e>
 800c9a4:	f7fd fdce 	bl	800a544 <__errno>
 800c9a8:	2316      	movs	r3, #22
 800c9aa:	6003      	str	r3, [r0, #0]
 800c9ac:	2000      	movs	r0, #0
 800c9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9b2:	4834      	ldr	r0, [pc, #208]	@ (800ca84 <_strtol_l.isra.0+0xf0>)
 800c9b4:	460d      	mov	r5, r1
 800c9b6:	462a      	mov	r2, r5
 800c9b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9bc:	5d06      	ldrb	r6, [r0, r4]
 800c9be:	f016 0608 	ands.w	r6, r6, #8
 800c9c2:	d1f8      	bne.n	800c9b6 <_strtol_l.isra.0+0x22>
 800c9c4:	2c2d      	cmp	r4, #45	@ 0x2d
 800c9c6:	d110      	bne.n	800c9ea <_strtol_l.isra.0+0x56>
 800c9c8:	782c      	ldrb	r4, [r5, #0]
 800c9ca:	2601      	movs	r6, #1
 800c9cc:	1c95      	adds	r5, r2, #2
 800c9ce:	f033 0210 	bics.w	r2, r3, #16
 800c9d2:	d115      	bne.n	800ca00 <_strtol_l.isra.0+0x6c>
 800c9d4:	2c30      	cmp	r4, #48	@ 0x30
 800c9d6:	d10d      	bne.n	800c9f4 <_strtol_l.isra.0+0x60>
 800c9d8:	782a      	ldrb	r2, [r5, #0]
 800c9da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c9de:	2a58      	cmp	r2, #88	@ 0x58
 800c9e0:	d108      	bne.n	800c9f4 <_strtol_l.isra.0+0x60>
 800c9e2:	786c      	ldrb	r4, [r5, #1]
 800c9e4:	3502      	adds	r5, #2
 800c9e6:	2310      	movs	r3, #16
 800c9e8:	e00a      	b.n	800ca00 <_strtol_l.isra.0+0x6c>
 800c9ea:	2c2b      	cmp	r4, #43	@ 0x2b
 800c9ec:	bf04      	itt	eq
 800c9ee:	782c      	ldrbeq	r4, [r5, #0]
 800c9f0:	1c95      	addeq	r5, r2, #2
 800c9f2:	e7ec      	b.n	800c9ce <_strtol_l.isra.0+0x3a>
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d1f6      	bne.n	800c9e6 <_strtol_l.isra.0+0x52>
 800c9f8:	2c30      	cmp	r4, #48	@ 0x30
 800c9fa:	bf14      	ite	ne
 800c9fc:	230a      	movne	r3, #10
 800c9fe:	2308      	moveq	r3, #8
 800ca00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ca04:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ca08:	2200      	movs	r2, #0
 800ca0a:	fbbc f9f3 	udiv	r9, ip, r3
 800ca0e:	4610      	mov	r0, r2
 800ca10:	fb03 ca19 	mls	sl, r3, r9, ip
 800ca14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ca18:	2f09      	cmp	r7, #9
 800ca1a:	d80f      	bhi.n	800ca3c <_strtol_l.isra.0+0xa8>
 800ca1c:	463c      	mov	r4, r7
 800ca1e:	42a3      	cmp	r3, r4
 800ca20:	dd1b      	ble.n	800ca5a <_strtol_l.isra.0+0xc6>
 800ca22:	1c57      	adds	r7, r2, #1
 800ca24:	d007      	beq.n	800ca36 <_strtol_l.isra.0+0xa2>
 800ca26:	4581      	cmp	r9, r0
 800ca28:	d314      	bcc.n	800ca54 <_strtol_l.isra.0+0xc0>
 800ca2a:	d101      	bne.n	800ca30 <_strtol_l.isra.0+0x9c>
 800ca2c:	45a2      	cmp	sl, r4
 800ca2e:	db11      	blt.n	800ca54 <_strtol_l.isra.0+0xc0>
 800ca30:	fb00 4003 	mla	r0, r0, r3, r4
 800ca34:	2201      	movs	r2, #1
 800ca36:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca3a:	e7eb      	b.n	800ca14 <_strtol_l.isra.0+0x80>
 800ca3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ca40:	2f19      	cmp	r7, #25
 800ca42:	d801      	bhi.n	800ca48 <_strtol_l.isra.0+0xb4>
 800ca44:	3c37      	subs	r4, #55	@ 0x37
 800ca46:	e7ea      	b.n	800ca1e <_strtol_l.isra.0+0x8a>
 800ca48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ca4c:	2f19      	cmp	r7, #25
 800ca4e:	d804      	bhi.n	800ca5a <_strtol_l.isra.0+0xc6>
 800ca50:	3c57      	subs	r4, #87	@ 0x57
 800ca52:	e7e4      	b.n	800ca1e <_strtol_l.isra.0+0x8a>
 800ca54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ca58:	e7ed      	b.n	800ca36 <_strtol_l.isra.0+0xa2>
 800ca5a:	1c53      	adds	r3, r2, #1
 800ca5c:	d108      	bne.n	800ca70 <_strtol_l.isra.0+0xdc>
 800ca5e:	2322      	movs	r3, #34	@ 0x22
 800ca60:	f8ce 3000 	str.w	r3, [lr]
 800ca64:	4660      	mov	r0, ip
 800ca66:	f1b8 0f00 	cmp.w	r8, #0
 800ca6a:	d0a0      	beq.n	800c9ae <_strtol_l.isra.0+0x1a>
 800ca6c:	1e69      	subs	r1, r5, #1
 800ca6e:	e006      	b.n	800ca7e <_strtol_l.isra.0+0xea>
 800ca70:	b106      	cbz	r6, 800ca74 <_strtol_l.isra.0+0xe0>
 800ca72:	4240      	negs	r0, r0
 800ca74:	f1b8 0f00 	cmp.w	r8, #0
 800ca78:	d099      	beq.n	800c9ae <_strtol_l.isra.0+0x1a>
 800ca7a:	2a00      	cmp	r2, #0
 800ca7c:	d1f6      	bne.n	800ca6c <_strtol_l.isra.0+0xd8>
 800ca7e:	f8c8 1000 	str.w	r1, [r8]
 800ca82:	e794      	b.n	800c9ae <_strtol_l.isra.0+0x1a>
 800ca84:	0800ec39 	.word	0x0800ec39

0800ca88 <_strtol_r>:
 800ca88:	f7ff bf84 	b.w	800c994 <_strtol_l.isra.0>

0800ca8c <_strtoul_l.isra.0>:
 800ca8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca90:	4e34      	ldr	r6, [pc, #208]	@ (800cb64 <_strtoul_l.isra.0+0xd8>)
 800ca92:	4686      	mov	lr, r0
 800ca94:	460d      	mov	r5, r1
 800ca96:	4628      	mov	r0, r5
 800ca98:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca9c:	5d37      	ldrb	r7, [r6, r4]
 800ca9e:	f017 0708 	ands.w	r7, r7, #8
 800caa2:	d1f8      	bne.n	800ca96 <_strtoul_l.isra.0+0xa>
 800caa4:	2c2d      	cmp	r4, #45	@ 0x2d
 800caa6:	d110      	bne.n	800caca <_strtoul_l.isra.0+0x3e>
 800caa8:	782c      	ldrb	r4, [r5, #0]
 800caaa:	2701      	movs	r7, #1
 800caac:	1c85      	adds	r5, r0, #2
 800caae:	f033 0010 	bics.w	r0, r3, #16
 800cab2:	d115      	bne.n	800cae0 <_strtoul_l.isra.0+0x54>
 800cab4:	2c30      	cmp	r4, #48	@ 0x30
 800cab6:	d10d      	bne.n	800cad4 <_strtoul_l.isra.0+0x48>
 800cab8:	7828      	ldrb	r0, [r5, #0]
 800caba:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cabe:	2858      	cmp	r0, #88	@ 0x58
 800cac0:	d108      	bne.n	800cad4 <_strtoul_l.isra.0+0x48>
 800cac2:	786c      	ldrb	r4, [r5, #1]
 800cac4:	3502      	adds	r5, #2
 800cac6:	2310      	movs	r3, #16
 800cac8:	e00a      	b.n	800cae0 <_strtoul_l.isra.0+0x54>
 800caca:	2c2b      	cmp	r4, #43	@ 0x2b
 800cacc:	bf04      	itt	eq
 800cace:	782c      	ldrbeq	r4, [r5, #0]
 800cad0:	1c85      	addeq	r5, r0, #2
 800cad2:	e7ec      	b.n	800caae <_strtoul_l.isra.0+0x22>
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d1f6      	bne.n	800cac6 <_strtoul_l.isra.0+0x3a>
 800cad8:	2c30      	cmp	r4, #48	@ 0x30
 800cada:	bf14      	ite	ne
 800cadc:	230a      	movne	r3, #10
 800cade:	2308      	moveq	r3, #8
 800cae0:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800cae4:	2600      	movs	r6, #0
 800cae6:	fbb8 f8f3 	udiv	r8, r8, r3
 800caea:	fb03 f908 	mul.w	r9, r3, r8
 800caee:	ea6f 0909 	mvn.w	r9, r9
 800caf2:	4630      	mov	r0, r6
 800caf4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800caf8:	f1bc 0f09 	cmp.w	ip, #9
 800cafc:	d810      	bhi.n	800cb20 <_strtoul_l.isra.0+0x94>
 800cafe:	4664      	mov	r4, ip
 800cb00:	42a3      	cmp	r3, r4
 800cb02:	dd1e      	ble.n	800cb42 <_strtoul_l.isra.0+0xb6>
 800cb04:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800cb08:	d007      	beq.n	800cb1a <_strtoul_l.isra.0+0x8e>
 800cb0a:	4580      	cmp	r8, r0
 800cb0c:	d316      	bcc.n	800cb3c <_strtoul_l.isra.0+0xb0>
 800cb0e:	d101      	bne.n	800cb14 <_strtoul_l.isra.0+0x88>
 800cb10:	45a1      	cmp	r9, r4
 800cb12:	db13      	blt.n	800cb3c <_strtoul_l.isra.0+0xb0>
 800cb14:	fb00 4003 	mla	r0, r0, r3, r4
 800cb18:	2601      	movs	r6, #1
 800cb1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb1e:	e7e9      	b.n	800caf4 <_strtoul_l.isra.0+0x68>
 800cb20:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cb24:	f1bc 0f19 	cmp.w	ip, #25
 800cb28:	d801      	bhi.n	800cb2e <_strtoul_l.isra.0+0xa2>
 800cb2a:	3c37      	subs	r4, #55	@ 0x37
 800cb2c:	e7e8      	b.n	800cb00 <_strtoul_l.isra.0+0x74>
 800cb2e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cb32:	f1bc 0f19 	cmp.w	ip, #25
 800cb36:	d804      	bhi.n	800cb42 <_strtoul_l.isra.0+0xb6>
 800cb38:	3c57      	subs	r4, #87	@ 0x57
 800cb3a:	e7e1      	b.n	800cb00 <_strtoul_l.isra.0+0x74>
 800cb3c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800cb40:	e7eb      	b.n	800cb1a <_strtoul_l.isra.0+0x8e>
 800cb42:	1c73      	adds	r3, r6, #1
 800cb44:	d106      	bne.n	800cb54 <_strtoul_l.isra.0+0xc8>
 800cb46:	2322      	movs	r3, #34	@ 0x22
 800cb48:	f8ce 3000 	str.w	r3, [lr]
 800cb4c:	4630      	mov	r0, r6
 800cb4e:	b932      	cbnz	r2, 800cb5e <_strtoul_l.isra.0+0xd2>
 800cb50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb54:	b107      	cbz	r7, 800cb58 <_strtoul_l.isra.0+0xcc>
 800cb56:	4240      	negs	r0, r0
 800cb58:	2a00      	cmp	r2, #0
 800cb5a:	d0f9      	beq.n	800cb50 <_strtoul_l.isra.0+0xc4>
 800cb5c:	b106      	cbz	r6, 800cb60 <_strtoul_l.isra.0+0xd4>
 800cb5e:	1e69      	subs	r1, r5, #1
 800cb60:	6011      	str	r1, [r2, #0]
 800cb62:	e7f5      	b.n	800cb50 <_strtoul_l.isra.0+0xc4>
 800cb64:	0800ec39 	.word	0x0800ec39

0800cb68 <_strtoul_r>:
 800cb68:	f7ff bf90 	b.w	800ca8c <_strtoul_l.isra.0>

0800cb6c <fiprintf>:
 800cb6c:	b40e      	push	{r1, r2, r3}
 800cb6e:	b503      	push	{r0, r1, lr}
 800cb70:	4601      	mov	r1, r0
 800cb72:	ab03      	add	r3, sp, #12
 800cb74:	4805      	ldr	r0, [pc, #20]	@ (800cb8c <fiprintf+0x20>)
 800cb76:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb7a:	6800      	ldr	r0, [r0, #0]
 800cb7c:	9301      	str	r3, [sp, #4]
 800cb7e:	f7ff fab3 	bl	800c0e8 <_vfiprintf_r>
 800cb82:	b002      	add	sp, #8
 800cb84:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb88:	b003      	add	sp, #12
 800cb8a:	4770      	bx	lr
 800cb8c:	200001a4 	.word	0x200001a4

0800cb90 <abort>:
 800cb90:	b508      	push	{r3, lr}
 800cb92:	2006      	movs	r0, #6
 800cb94:	f000 f82c 	bl	800cbf0 <raise>
 800cb98:	2001      	movs	r0, #1
 800cb9a:	f7f8 f991 	bl	8004ec0 <_exit>

0800cb9e <_raise_r>:
 800cb9e:	291f      	cmp	r1, #31
 800cba0:	b538      	push	{r3, r4, r5, lr}
 800cba2:	4605      	mov	r5, r0
 800cba4:	460c      	mov	r4, r1
 800cba6:	d904      	bls.n	800cbb2 <_raise_r+0x14>
 800cba8:	2316      	movs	r3, #22
 800cbaa:	6003      	str	r3, [r0, #0]
 800cbac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbb0:	bd38      	pop	{r3, r4, r5, pc}
 800cbb2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbb4:	b112      	cbz	r2, 800cbbc <_raise_r+0x1e>
 800cbb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbba:	b94b      	cbnz	r3, 800cbd0 <_raise_r+0x32>
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	f000 f831 	bl	800cc24 <_getpid_r>
 800cbc2:	4622      	mov	r2, r4
 800cbc4:	4601      	mov	r1, r0
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbcc:	f000 b818 	b.w	800cc00 <_kill_r>
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d00a      	beq.n	800cbea <_raise_r+0x4c>
 800cbd4:	1c59      	adds	r1, r3, #1
 800cbd6:	d103      	bne.n	800cbe0 <_raise_r+0x42>
 800cbd8:	2316      	movs	r3, #22
 800cbda:	6003      	str	r3, [r0, #0]
 800cbdc:	2001      	movs	r0, #1
 800cbde:	e7e7      	b.n	800cbb0 <_raise_r+0x12>
 800cbe0:	2100      	movs	r1, #0
 800cbe2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	4798      	blx	r3
 800cbea:	2000      	movs	r0, #0
 800cbec:	e7e0      	b.n	800cbb0 <_raise_r+0x12>
	...

0800cbf0 <raise>:
 800cbf0:	4b02      	ldr	r3, [pc, #8]	@ (800cbfc <raise+0xc>)
 800cbf2:	4601      	mov	r1, r0
 800cbf4:	6818      	ldr	r0, [r3, #0]
 800cbf6:	f7ff bfd2 	b.w	800cb9e <_raise_r>
 800cbfa:	bf00      	nop
 800cbfc:	200001a4 	.word	0x200001a4

0800cc00 <_kill_r>:
 800cc00:	b538      	push	{r3, r4, r5, lr}
 800cc02:	4d07      	ldr	r5, [pc, #28]	@ (800cc20 <_kill_r+0x20>)
 800cc04:	2300      	movs	r3, #0
 800cc06:	4604      	mov	r4, r0
 800cc08:	4608      	mov	r0, r1
 800cc0a:	4611      	mov	r1, r2
 800cc0c:	602b      	str	r3, [r5, #0]
 800cc0e:	f7f8 f947 	bl	8004ea0 <_kill>
 800cc12:	1c43      	adds	r3, r0, #1
 800cc14:	d102      	bne.n	800cc1c <_kill_r+0x1c>
 800cc16:	682b      	ldr	r3, [r5, #0]
 800cc18:	b103      	cbz	r3, 800cc1c <_kill_r+0x1c>
 800cc1a:	6023      	str	r3, [r4, #0]
 800cc1c:	bd38      	pop	{r3, r4, r5, pc}
 800cc1e:	bf00      	nop
 800cc20:	20001430 	.word	0x20001430

0800cc24 <_getpid_r>:
 800cc24:	f7f8 b934 	b.w	8004e90 <_getpid>

0800cc28 <_init>:
 800cc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2a:	bf00      	nop
 800cc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2e:	bc08      	pop	{r3}
 800cc30:	469e      	mov	lr, r3
 800cc32:	4770      	bx	lr

0800cc34 <_fini>:
 800cc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc36:	bf00      	nop
 800cc38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc3a:	bc08      	pop	{r3}
 800cc3c:	469e      	mov	lr, r3
 800cc3e:	4770      	bx	lr
