

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_14_2'
================================================================
* Date:           Thu Oct 20 13:50:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_2  |     1541|     1541|        12|          6|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     220|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     220|    203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_141_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln18_fu_161_p2     |         +|   0|  0|  15|           8|           8|
    |icmp_ln14_fu_135_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln15_fu_155_p2    |      icmp|   0|  0|  11|           9|           1|
    |select_ln15_fu_189_p3  |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  85|          37|          23|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  37|          7|    1|          7|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_2           |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load3       |   9|          2|   32|         64|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    8|         16|
    |empty_fu_56                    |   9|          2|   32|         64|
    |n_fu_60                        |   9|          2|    9|         18|
    |phi_mul_fu_52                  |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 118|         25|  102|        209|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_reg_270                          |  32|   0|   32|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |cos_coefficients_table_load_reg_250  |  32|   0|   32|          0|
    |empty_fu_56                          |  32|   0|   32|          0|
    |icmp_ln14_reg_226                    |   1|   0|    1|          0|
    |icmp_ln15_reg_230                    |   1|   0|    1|          0|
    |mul9_reg_265                         |  32|   0|   32|          0|
    |n_fu_60                              |   9|   0|    9|          0|
    |phi_mul_fu_52                        |   8|   0|    8|          0|
    |real_sample_load_reg_245             |  32|   0|   32|          0|
    |select_ln15_reg_260                  |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 220|   0|  220|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_220_p_din0     |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_220_p_din1     |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_220_p_opcode   |  out|    2|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_220_p_dout0    |   in|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_220_p_ce       |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_224_p_din0     |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_224_p_din1     |  out|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_224_p_dout0    |   in|   32|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|grp_fu_224_p_ce       |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_14_2|  return value|
|bitcast_ln16          |   in|   32|     ap_none|                  bitcast_ln16|        scalar|
|real_sample_address0  |  out|    8|   ap_memory|                   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|                   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|                   real_sample|         array|
|trunc_ln18_1          |   in|    8|     ap_none|                  trunc_ln18_1|        scalar|
|p_out                 |  out|   32|      ap_vld|                         p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|                         p_out|       pointer|
+----------------------+-----+-----+------------+------------------------------+--------------+

