#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 16 21:10:41 2024
# Process ID: 1756388
# Current directory: /home/luhang/luhang-HPU.github.io
# Command line: vivado
# Log file: /home/luhang/luhang-HPU.github.io/vivado.log
# Journal file: /home/luhang/luhang-HPU.github.io/vivado.jou
# Running On: HIVE, OS: Linux, CPU Frequency: 1197.273 MHz, CPU Physical cores: 6, Host memory: 33563 MB
#-----------------------------------------------------------
start_gui
create_project WeiYiNet /home/luhang/MortarNet/WeiYiNet -part xczu3eg-sbva484-1-e
set_property board_part em.avnet.com:ultra96v2:part0:1.0 [current_project]
create_bd_design "weiyi"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
endgroup
set_property location {1 136 -222} [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list \
  CONFIG.PSU__USE__M_AXI_GP0 {1} \
  CONFIG.PSU__USE__M_AXI_GP1 {1} \
  CONFIG.PSU__USE__M_AXI_GP2 {0} \
  CONFIG.PSU__USE__S_AXI_GP2 {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 141 -396} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1.5 901 -451} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {128} \
  CONFIG.c_m_axi_s2mm_data_width {128} \
  CONFIG.c_m_axis_mm2s_tdata_width {128} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_s_axis_s2mm_tdata_width {128} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
set_property  ip_repo_paths  /home/luhang/MortarNet/monet5 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:monet:1.0 monet_0
endgroup
set_property location {3 855 -183} [get_bd_cells monet_0]
set_property location {1.5 259 -291} [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list \
  CONFIG.c_m_axi_mm2s_data_width {256} \
  CONFIG.c_m_axis_mm2s_tdata_width {256} \
  CONFIG.c_mm2s_burst_size {16} \
] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 915 -423} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {128} \
  CONFIG.c_m_axi_s2mm_data_width {128} \
  CONFIG.c_m_axis_mm2s_tdata_width {128} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_s_axis_s2mm_tdata_width {128} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
set_property location {2 807 -149} [get_bd_cells monet_0]
set_property location {2.5 923 -391} [get_bd_cells axi_dma_0]
set_property location {3 838 -119} [get_bd_cells monet_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/monet_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins monet_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells ps8_0_axi_periph]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
endgroup
set_property location {2 887 -199} [get_bd_cells axi_dma_0]
set_property location {2 818 -431} [get_bd_cells rst_ps8_0_100M]
set_property location {2 872 10} [get_bd_cells monet_0]
set_property location {2 902 -404} [get_bd_cells rst_ps8_0_100M]
connect_bd_intf_net [get_bd_intf_pins monet_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins monet_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {2 928 31} [get_bd_cells monet_0]
validate_bd_design
make_wrapper -files [get_files /home/luhang/MortarNet/WeiYiNet/WeiYiNet.srcs/sources_1/bd/weiyi/weiyi.bd] -top
add_files -norecurse /home/luhang/MortarNet/WeiYiNet/WeiYiNet.gen/sources_1/bd/weiyi/hdl/weiyi_wrapper.v
