
#BANK  44 HD  2.5V

set_property PACKAGE_PIN AE14 [get_ports {WIB_LED[0]}]
set_property PACKAGE_PIN AE15 [get_ports {WIB_LED[1]}]
set_property PACKAGE_PIN AG15 [get_ports {WIB_LED[2]}]
set_property PACKAGE_PIN AF15 [get_ports {WIB_LED[3]}]
set_property PACKAGE_PIN AG13 [get_ports {WIB_LED[4]}]
set_property PACKAGE_PIN AG14 [get_ports {WIB_LED[5]}]
set_property PACKAGE_PIN AF13 [get_ports {WIB_LED[6]}]
set_property PACKAGE_PIN AE13 [get_ports {WIB_LED[7]}]

set_property PACKAGE_PIN AJ14 [get_ports {MISC_IO[0]}]
set_property PACKAGE_PIN AJ15 [get_ports {MISC_IO[1]}]
set_property PACKAGE_PIN AH13 [get_ports {MISC_IO[2]}]
set_property PACKAGE_PIN AH14 [get_ports {MISC_IO[3]}]
set_property PACKAGE_PIN AL12 [get_ports {MISC_IO[4]}]
set_property PACKAGE_PIN AK13 [get_ports {MISC_IO[5]}]
set_property PACKAGE_PIN AK14 [get_ports {MISC_IO[6]}]
set_property PACKAGE_PIN AK15 [get_ports {MISC_IO[7]}]
set_property PACKAGE_PIN AM13 [get_ports {MISC_IO[8]}]
set_property PACKAGE_PIN AL13 [get_ports {MISC_IO[9]}]
set_property PACKAGE_PIN AP12 [get_ports {MISC_IO[10]}]
set_property PACKAGE_PIN AN12 [get_ports {MISC_IO[11]}]
set_property PACKAGE_PIN AN13 [get_ports {MISC_IO[12]}]
set_property PACKAGE_PIN AM14 [get_ports {MISC_IO[13]}]
set_property PACKAGE_PIN AP14 [get_ports {MISC_IO[14]}]
set_property PACKAGE_PIN AN14 [get_ports {MISC_IO[15]}]


#BANK  47 HD  3.3V



set_property PACKAGE_PIN A20 [get_ports QSFP_SEL]
set_property PACKAGE_PIN B20 [get_ports QSFP_SDA]
set_property PACKAGE_PIN A22 [get_ports QSFP_SCL]
set_property PACKAGE_PIN A21 [get_ports QSFP_RST]
set_property PACKAGE_PIN B21 [get_ports QSFP_MODE]
set_property PACKAGE_PIN C21 [get_ports QSFP_INTn]
set_property PACKAGE_PIN C22 [get_ports QSFP_PRSN]
set_property PACKAGE_PIN D21 [get_ports UART_nRST]
set_property PACKAGE_PIN D20 [get_ports ADN2814_LOL]
set_property PACKAGE_PIN E20 [get_ports ADN2814_LOS]
set_property PACKAGE_PIN D22 [get_ports ADN2814_SCK]
set_property PACKAGE_PIN E22 [get_ports ADN2814_SDA]
set_property PACKAGE_PIN G20 [get_ports PS_DIMM_VDDQ_TO_PSVCCO_ON]
set_property PACKAGE_PIN F21 [get_ports TX_TIMING_DISABLE]
set_property PACKAGE_PIN G21 [get_ports RESET_EXT]
set_property PACKAGE_PIN J20 [get_ports SENSOR_I2C_SCL]
set_property PACKAGE_PIN J19 [get_ports SENSOR_I2C_SDA]
set_property PACKAGE_PIN H21 [get_ports PL_FEMB_PWR_SCL]
set_property PACKAGE_PIN J21 [get_ports PL_FEMB_PWR_SDA]
set_property PACKAGE_PIN K19 [get_ports PL_FEMB_EN_SCL]
set_property PACKAGE_PIN L19 [get_ports PL_FEMB_EN_SDA]
set_property PACKAGE_PIN K20 [get_ports PL_FEMB_PWR2_SCL]
set_property PACKAGE_PIN L20 [get_ports PL_FEMB_PWR2_SDA]

#BANK  48 HD  2.5V

set_property PACKAGE_PIN A18 [get_ports {BP_CRATE_ADDR[0]}]
set_property PACKAGE_PIN A17 [get_ports {BP_CRATE_ADDR[1]}]
set_property PACKAGE_PIN C19 [get_ports {BP_CRATE_ADDR[2]}]
set_property PACKAGE_PIN C18 [get_ports {BP_CRATE_ADDR[3]}]
set_property PACKAGE_PIN B19 [get_ports MGT_CLK_SEL]
set_property PACKAGE_PIN B18 [get_ports FEMB_CMD_SEL]
set_property PACKAGE_PIN C17 [get_ports FEMB_CLK_SEL]
set_property PACKAGE_PIN D17 [get_ports RX_TIMING_SEL]
set_property PACKAGE_PIN E18 [get_ports FP_SFP_SEL]

set_property PACKAGE_PIN E17 [get_ports MON_ADC_SDO3]
#set_property PACKAGE_PIN D19
set_property PACKAGE_PIN E19 [get_ports CLK_IN_50MHz]
#set_property PACKAGE_PIN F18
set_property PACKAGE_PIN F17 [get_ports FLASH_SCL]
set_property PACKAGE_PIN G19 [get_ports FLASH_SDA]
#set_property PACKAGE_PIN G18
set_property PACKAGE_PIN K17 [get_ports {BP_IO[0]}]
set_property PACKAGE_PIN L17 [get_ports {BP_IO[1]}]
set_property PACKAGE_PIN K18 [get_ports {BP_IO[2]}]
set_property PACKAGE_PIN L18 [get_ports {BP_IO[3]}]
set_property PACKAGE_PIN H17 [get_ports {BP_IO[4]}]
set_property PACKAGE_PIN J17 [get_ports {BP_IO[5]}]
set_property PACKAGE_PIN H19 [get_ports {BP_IO[6]}]
set_property PACKAGE_PIN H18 [get_ports {BP_IO[7]}]




#BANK  49 HD   3.3V


set_property PACKAGE_PIN E13 [get_ports {EQ_LOS_BRD0_RX[0]}]
set_property PACKAGE_PIN F13 [get_ports {EQ_LOS_BRD0_RX[1]}]
set_property PACKAGE_PIN D12 [get_ports {EQ_LOS_BRD0_RX[2]}]
set_property PACKAGE_PIN E12 [get_ports {EQ_LOS_BRD0_RX[3]}]
set_property PACKAGE_PIN B12 [get_ports MON_ADC_SDO0]
set_property PACKAGE_PIN C12 [get_ports {EQ_LOS_BRD1_RX[0]}]
set_property PACKAGE_PIN A12 [get_ports {EQ_LOS_BRD1_RX[1]}]
set_property PACKAGE_PIN A13 [get_ports {EQ_LOS_BRD1_RX[2]}]
set_property PACKAGE_PIN B13 [get_ports {EQ_LOS_BRD1_RX[3]}]
set_property PACKAGE_PIN C13 [get_ports MON_ADC_SDO1]
set_property PACKAGE_PIN B14 [get_ports {EQ_LOS_BRD2_RX[0]}]
set_property PACKAGE_PIN C14 [get_ports {EQ_LOS_BRD2_RX[1]}]
set_property PACKAGE_PIN D14 [get_ports {EQ_LOS_BRD2_RX[2]}]
set_property PACKAGE_PIN E14 [get_ports {EQ_LOS_BRD2_RX[3]}]
set_property PACKAGE_PIN D15 [get_ports MON_ADC_SDO2]
set_property PACKAGE_PIN E15 [get_ports {EQ_LOS_BRD3_RX[0]}]
set_property PACKAGE_PIN A15 [get_ports {EQ_LOS_BRD3_RX[1]}]
set_property PACKAGE_PIN B15 [get_ports {EQ_LOS_BRD3_RX[2]}]
set_property PACKAGE_PIN A16 [get_ports {EQ_LOS_BRD3_RX[3]}]

set_property PACKAGE_PIN B16 [get_ports MON_ADC_SCK]
set_property PACKAGE_PIN C16 [get_ports MON_ADC_CS]
set_property PACKAGE_PIN D16 [get_ports PWR_GOOD]
set_property PACKAGE_PIN F15 [get_ports LTC2977_SDA]
set_property PACKAGE_PIN F16 [get_ports LTC2977_SCL]


#BANK  50 HD   2.5V



set_property PACKAGE_PIN J15 [get_ports SI5344_SDA]
set_property PACKAGE_PIN J16 [get_ports SI5344_SCL]
set_property PACKAGE_PIN G16 [get_ports SI5344_SEL0]
set_property PACKAGE_PIN H16 [get_ports SI5344_SEL1]
set_property PACKAGE_PIN H14 [get_ports SI5344_RST]
set_property PACKAGE_PIN J14 [get_ports SI5344_OE]
set_property PACKAGE_PIN G14 [get_ports SI5344_INTR]

#set_property PACKAGE_PIN G15 [get_ports
#set_property PACKAGE_PIN G13 [get_ports

set_property PACKAGE_PIN H13 [get_ports SI5342_SDA]
set_property PACKAGE_PIN H12 [get_ports SI5342_SCL]
set_property PACKAGE_PIN J12 [get_ports SI5342_SEL1]
set_property PACKAGE_PIN F11 [get_ports SI5342_SEL0]
set_property PACKAGE_PIN F12 [get_ports SI5342_RST]
set_property PACKAGE_PIN G11 [get_ports SI5342_OE]
set_property PACKAGE_PIN H11 [get_ports SI5342_INTR]


set_property PACKAGE_PIN D10 [get_ports {FP_IO[0]}]
set_property PACKAGE_PIN D11 [get_ports {FP_IO[1]}]
set_property PACKAGE_PIN E10 [get_ports {FP_IO[2]}]
set_property PACKAGE_PIN F10 [get_ports {FP_IO[3]}]


set_property PACKAGE_PIN G10 [get_ports {BP_SLOT_ADDR[3]}]
set_property PACKAGE_PIN H10 [get_ports {BP_SLOT_ADDR[2]}]
set_property PACKAGE_PIN J10 [get_ports {BP_SLOT_ADDR[0]}]
set_property PACKAGE_PIN J11 [get_ports {BP_SLOT_ADDR[1]}]

#BANK  64 HD   1.8V


set_property PACKAGE_PIN AK7 [get_ports CORE_CLK2_N]
set_property PACKAGE_PIN AK8 [get_ports CORE_CLK2_P]

set_property PACKAGE_PIN AM5 [get_ports {LEMO_IO[0]}]
set_property PACKAGE_PIN AM6 [get_ports {LEMO_IO[1]}]
set_property PACKAGE_PIN AP4 [get_ports {LEMO_DIR[0]}]
set_property PACKAGE_PIN AP5 [get_ports {LEMO_DIR[1]}]

set_property PACKAGE_PIN AN4 [get_ports {DIP_SW[0]}]
set_property PACKAGE_PIN AM4 [get_ports {DIP_SW[1]}]
set_property PACKAGE_PIN AK4 [get_ports {DIP_SW[2]}]
set_property PACKAGE_PIN AK5 [get_ports {DIP_SW[3]}]
set_property PACKAGE_PIN AP2 [get_ports {DIP_SW[4]}]
set_property PACKAGE_PIN AN2 [get_ports {DIP_SW[5]}]
set_property PACKAGE_PIN AK12 [get_ports {DIP_SW[6]}]
set_property PACKAGE_PIN AJ12 [get_ports {DIP_SW[7]}]


set_property PACKAGE_PIN AL2 [get_ports PS_DIMM_SUSPEND_EN]
set_property PACKAGE_PIN AK2 [get_ports TEMP_S1_ALERT]
set_property PACKAGE_PIN AK3 [get_ports TEMP_S2_ALERT]
set_property PACKAGE_PIN AM11 [get_ports TEMP_S3_ALERT]
set_property PACKAGE_PIN AP9 [get_ports PL_FEMB_PWR3_SCL]
set_property PACKAGE_PIN AN9 [get_ports PL_FEMB_PWR3_SDA]

#BANK  65 HD   1.8V


set_property PACKAGE_PIN AE2 [get_ports {FEMB_BRD0_IO_P[0]}]
set_property PACKAGE_PIN AE1 [get_ports {FEMB_BRD0_IO_N[0]}]
set_property PACKAGE_PIN AD2 [get_ports {FEMB_BRD0_IO_P[1]}]
set_property PACKAGE_PIN AD1 [get_ports {FEMB_BRD0_IO_N[1]}]
set_property PACKAGE_PIN AH1 [get_ports {FEMB_BRD0_IO_P[2]}]
set_property PACKAGE_PIN AJ1 [get_ports {FEMB_BRD0_IO_N[2]}]
set_property PACKAGE_PIN AF2 [get_ports {FEMB_BRD0_IO_P[3]}]
set_property PACKAGE_PIN AF1 [get_ports {FEMB_BRD0_IO_N[3]}]
set_property PACKAGE_PIN AG3 [get_ports {FEMB_BRD0_IO_P[4]}]
set_property PACKAGE_PIN AH3 [get_ports {FEMB_BRD0_IO_N[4]}]
set_property PACKAGE_PIN AH2 [get_ports {FEMB_BRD0_IO_P[5]}]
set_property PACKAGE_PIN AJ2 [get_ports {FEMB_BRD0_IO_N[5]}]


set_property PACKAGE_PIN AD4 [get_ports FEMB_CMD_FPGA_OUT_P]
set_property PACKAGE_PIN AE4 [get_ports FEMB_CMD_FPGA_OUT_N]



set_property PACKAGE_PIN AG5 [get_ports DUNE_CLK_FPGA_OUT_P]
set_property PACKAGE_PIN AG4 [get_ports DUNE_CLK_FPGA_OUT_N]
set_property PACKAGE_PIN AE5 [get_ports DUNE_CLK_FPGA_IN_P]
set_property PACKAGE_PIN AF5 [get_ports DUNE_CLK_FPGA_IN_N]
set_property PACKAGE_PIN AE7 [get_ports SI5344_OUT1_P]
set_property PACKAGE_PIN AF7 [get_ports SI5344_OUT1_N]


set_property PACKAGE_PIN AG6 [get_ports CORE_CLK3_N]
set_property PACKAGE_PIN AF6 [get_ports CORE_CLK3_P]







#BANK  66 HD   1.8V

set_property PACKAGE_PIN W2 [get_ports {FEMB_BRD1_IO_P[0]}]
set_property PACKAGE_PIN W1 [get_ports {FEMB_BRD1_IO_N[0]}]
set_property PACKAGE_PIN V2 [get_ports {FEMB_BRD1_IO_P[1]}]
set_property PACKAGE_PIN V1 [get_ports {FEMB_BRD1_IO_N[1]}]
set_property PACKAGE_PIN Y2 [get_ports {FEMB_BRD1_IO_P[2]}]
set_property PACKAGE_PIN Y1 [get_ports {FEMB_BRD1_IO_N[2]}]
set_property PACKAGE_PIN AA2 [get_ports {FEMB_BRD1_IO_P[3]}]
set_property PACKAGE_PIN AA1 [get_ports {FEMB_BRD1_IO_N[3]}]
set_property PACKAGE_PIN AB3 [get_ports {FEMB_BRD1_IO_P[4]}]
set_property PACKAGE_PIN AC3 [get_ports {FEMB_BRD1_IO_N[4]}]
set_property PACKAGE_PIN AC2 [get_ports {FEMB_BRD1_IO_P[5]}]
set_property PACKAGE_PIN AC1 [get_ports {FEMB_BRD1_IO_N[5]}]

set_property PACKAGE_PIN U5 [get_ports {FEMB_BRD2_IO_P[0]}]
set_property PACKAGE_PIN U4 [get_ports {FEMB_BRD2_IO_N[0]}]
set_property PACKAGE_PIN V4 [get_ports {FEMB_BRD2_IO_P[1]}]
set_property PACKAGE_PIN V3 [get_ports {FEMB_BRD2_IO_N[1]}]
set_property PACKAGE_PIN AB4 [get_ports {FEMB_BRD2_IO_P[2]}]
set_property PACKAGE_PIN AC4 [get_ports {FEMB_BRD2_IO_N[2]}]
set_property PACKAGE_PIN W5 [get_ports {FEMB_BRD2_IO_P[3]}]
set_property PACKAGE_PIN W4 [get_ports {FEMB_BRD2_IO_N[3]}]
set_property PACKAGE_PIN Y5 [get_ports {FEMB_BRD2_IO_P[4]}]
set_property PACKAGE_PIN AA5 [get_ports {FEMB_BRD2_IO_N[4]}]
set_property PACKAGE_PIN Y4 [get_ports {FEMB_BRD2_IO_P[5]}]
set_property PACKAGE_PIN Y3 [get_ports {FEMB_BRD2_IO_N[5]}]

set_property PACKAGE_PIN AA7 [get_ports {FEMB_BRD3_IO_P[0]}]
set_property PACKAGE_PIN AA6 [get_ports {FEMB_BRD3_IO_N[0]}]
set_property PACKAGE_PIN Y8 [get_ports {FEMB_BRD3_IO_P[1]}]
set_property PACKAGE_PIN Y7 [get_ports {FEMB_BRD3_IO_N[1]}]
set_property PACKAGE_PIN AB6 [get_ports {FEMB_BRD3_IO_P[2]}]
set_property PACKAGE_PIN AB5 [get_ports {FEMB_BRD3_IO_N[2]}]
set_property PACKAGE_PIN W7 [get_ports {FEMB_BRD3_IO_P[3]}]
set_property PACKAGE_PIN W6 [get_ports {FEMB_BRD3_IO_N[3]}]
set_property PACKAGE_PIN AB8 [get_ports {FEMB_BRD3_IO_P[4]}]
set_property PACKAGE_PIN AC8 [get_ports {FEMB_BRD3_IO_N[4]}]
set_property PACKAGE_PIN AC7 [get_ports {FEMB_BRD3_IO_P[5]}]
set_property PACKAGE_PIN AC6 [get_ports {FEMB_BRD3_IO_N[5]}]




#BANK  67 HD   1.8V


set_property PACKAGE_PIN K15 [get_ports SI5344_lol]
set_property PACKAGE_PIN L15 [get_ports SI5344_LOSXAXB]

set_property PACKAGE_PIN M13 [get_ports SI5342_LOSXAXB]
set_property PACKAGE_PIN N13 [get_ports SI5342_LOS3]
set_property PACKAGE_PIN N12 [get_ports SI5342_LOS2]
set_property PACKAGE_PIN P12 [get_ports SI5342_LOS1]
set_property PACKAGE_PIN M14 [get_ports SI5342_LOS0]
set_property PACKAGE_PIN M15 [get_ports SI5342_lol]

set_property PACKAGE_PIN L16 [get_ports TX_TIMING_P]
set_property PACKAGE_PIN K16 [get_ports TX_TIMING_N]

set_property PACKAGE_PIN L12 [get_ports ADN2814_DATA_P]
set_property PACKAGE_PIN K12 [get_ports ADN2814_DATA_N]

set_property PACKAGE_PIN P10 [get_ports RECOV_CLK_P]
set_property PACKAGE_PIN P9 [get_ports RECOV_CLK_N]


set_property PACKAGE_PIN T8 [get_ports SI5344_OUT0_P]
set_property PACKAGE_PIN R8 [get_ports SI5344_OUT0_N]



set_property PACKAGE_PIN R9 [get_ports CORE_CLK1_N]
set_property PACKAGE_PIN R10 [get_ports CORE_CLK1_P]



set_property PACKAGE_PIN U6 [get_ports FPGA_CLK_N]
set_property PACKAGE_PIN V6 [get_ports FPGA_CLK_P]





#BANK  44 HD  2.5V


set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WIB_LED[7]}]

set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MISC_IO[15]}]


#BANK  47 HD  3.3V



set_property IOSTANDARD LVCMOS33 [get_ports QSFP_SEL]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_RST]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_MODE]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_INTn]
set_property IOSTANDARD LVCMOS33 [get_ports QSFP_PRSN]
set_property IOSTANDARD LVCMOS33 [get_ports UART_nRST]
set_property IOSTANDARD LVCMOS33 [get_ports ADN2814_LOL]
set_property IOSTANDARD LVCMOS33 [get_ports ADN2814_LOS]
set_property IOSTANDARD LVCMOS33 [get_ports ADN2814_SCK]
set_property IOSTANDARD LVCMOS33 [get_ports ADN2814_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports PS_DIMM_VDDQ_TO_PSVCCO_ON]
set_property IOSTANDARD LVCMOS33 [get_ports TX_TIMING_DISABLE]
set_property IOSTANDARD LVCMOS33 [get_ports RESET_EXT]
set_property IOSTANDARD LVCMOS33 [get_ports SENSOR_I2C_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports SENSOR_I2C_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_PWR_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_PWR_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_EN_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_EN_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_PWR2_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports PL_FEMB_PWR2_SDA]

#BANK  48 HD  2.5V

set_property IOSTANDARD LVCMOS25 [get_ports {BP_CRATE_ADDR[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_CRATE_ADDR[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_CRATE_ADDR[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_CRATE_ADDR[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports MGT_CLK_SEL]
set_property IOSTANDARD LVCMOS25 [get_ports FEMB_CMD_SEL]
set_property IOSTANDARD LVCMOS25 [get_ports FEMB_CLK_SEL]
set_property IOSTANDARD LVCMOS25 [get_ports RX_TIMING_SEL]
set_property IOSTANDARD LVCMOS25 [get_ports FP_SFP_SEL]

set_property IOSTANDARD LVCMOS25 [get_ports MON_ADC_SDO3]
set_property IOSTANDARD LVCMOS25 [get_ports CLK_IN_50MHz]
set_property IOSTANDARD LVCMOS25 [get_ports FLASH_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports FLASH_SDA]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_IO[7]}]




#BANK  49 HD   3.3V


set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD0_RX[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD0_RX[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD0_RX[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD0_RX[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports MON_ADC_SDO0]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD1_RX[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD1_RX[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD1_RX[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD1_RX[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports MON_ADC_SDO1]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD2_RX[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD2_RX[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD2_RX[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD2_RX[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports MON_ADC_SDO2]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD3_RX[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD3_RX[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD3_RX[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {EQ_LOS_BRD3_RX[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports MON_ADC_SCK]
set_property IOSTANDARD LVCMOS33 [get_ports MON_ADC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports PWR_GOOD]
set_property IOSTANDARD LVCMOS33 [get_ports LTC2977_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports LTC2977_SCL]


#BANK  50 HD   2.5V



set_property IOSTANDARD LVCMOS25 [get_ports SI5344_SDA]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_SEL0]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_SEL1]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_RST]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_OE]
set_property IOSTANDARD LVCMOS25 [get_ports SI5344_INTR]

#set_property PACKAGE_PIN G15 [get_ports
#set_property PACKAGE_PIN G13 [get_ports

set_property IOSTANDARD LVCMOS25 [get_ports SI5342_SDA]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_SEL1]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_SEL0]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_RST]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_OE]
set_property IOSTANDARD LVCMOS25 [get_ports SI5342_INTR]


set_property IOSTANDARD LVCMOS25 [get_ports {FP_IO[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {FP_IO[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {FP_IO[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {FP_IO[3]}]


set_property IOSTANDARD LVCMOS25 [get_ports {BP_SLOT_ADDR[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_SLOT_ADDR[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_SLOT_ADDR[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {BP_SLOT_ADDR[1]}]

#BANK  64 HD   1.8V


set_property IOSTANDARD LVDS [get_ports CORE_CLK2_N]
set_property IOSTANDARD LVDS [get_ports CORE_CLK2_P]

set_property IOSTANDARD LVCMOS18 [get_ports {LEMO_IO[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEMO_IO[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEMO_DIR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEMO_DIR[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIP_SW[7]}]


set_property IOSTANDARD LVCMOS18 [get_ports PS_DIMM_SUSPEND_EN]
set_property IOSTANDARD LVCMOS18 [get_ports TEMP_S1_ALERT]
set_property IOSTANDARD LVCMOS18 [get_ports TEMP_S2_ALERT]
set_property IOSTANDARD LVCMOS18 [get_ports TEMP_S3_ALERT]
set_property IOSTANDARD LVCMOS18 [get_ports PL_FEMB_PWR3_SCL]
set_property IOSTANDARD LVCMOS18 [get_ports PL_FEMB_PWR3_SDA]

#BANK  65 HD   1.8V


set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_N[0]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_P[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD0_IO_N[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD0_IO_P[1]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_N[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_P[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_N[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_P[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_N[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_P[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_N[5]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD0_IO_P[5]}]


set_property IOSTANDARD LVDS [get_ports FEMB_CMD_FPGA_OUT_N]
set_property IOSTANDARD LVDS [get_ports FEMB_CMD_FPGA_OUT_P]



set_property IOSTANDARD LVDS [get_ports DUNE_CLK_FPGA_OUT_N]
set_property IOSTANDARD LVDS [get_ports DUNE_CLK_FPGA_OUT_P]
set_property IOSTANDARD LVDS [get_ports DUNE_CLK_FPGA_IN_N]
set_property IOSTANDARD LVDS [get_ports DUNE_CLK_FPGA_IN_P]
set_property IOSTANDARD LVDS [get_ports SI5344_OUT1_N]
set_property IOSTANDARD LVDS [get_ports SI5344_OUT1_P]


set_property IOSTANDARD LVDS [get_ports CORE_CLK3_N]
set_property IOSTANDARD LVDS [get_ports CORE_CLK3_P]







#BANK  66 HD   1.8V

set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_N[0]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_P[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD1_IO_N[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD1_IO_P[1]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_N[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_P[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_N[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_P[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_N[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_P[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_N[5]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD1_IO_P[5]}]

set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_N[0]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_P[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD2_IO_N[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD2_IO_P[1]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_N[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_P[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_N[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_P[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_N[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_P[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_N[5]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD2_IO_P[5]}]

set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_N[0]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_P[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD3_IO_N[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FEMB_BRD3_IO_P[1]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_N[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_P[2]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_N[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_P[3]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_N[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_P[4]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_N[5]}]
set_property IOSTANDARD LVDS [get_ports {FEMB_BRD3_IO_P[5]}]




#BANK  67 HD   1.8V


set_property IOSTANDARD LVCMOS18 [get_ports SI5344_lol]
set_property IOSTANDARD LVCMOS18 [get_ports SI5344_LOSXAXB]

set_property IOSTANDARD LVCMOS18 [get_ports SI5342_LOSXAXB]
set_property IOSTANDARD LVCMOS18 [get_ports SI5342_LOS3]
set_property IOSTANDARD LVCMOS18 [get_ports SI5342_LOS2]
set_property IOSTANDARD LVCMOS18 [get_ports SI5342_LOS1]
set_property IOSTANDARD LVCMOS18 [get_ports SI5342_LOS0]
set_property IOSTANDARD LVCMOS18 [get_ports SI5342_lol]

set_property IOSTANDARD LVDS [get_ports TX_TIMING_N]
set_property IOSTANDARD LVDS [get_ports TX_TIMING_P]

set_property IOSTANDARD LVDS [get_ports ADN2814_DATA_N]
set_property IOSTANDARD LVDS [get_ports ADN2814_DATA_P]

set_property IOSTANDARD LVDS [get_ports RECOV_CLK_N]
set_property IOSTANDARD LVDS [get_ports RECOV_CLK_P]


set_property IOSTANDARD LVDS [get_ports SI5344_OUT0_N]
set_property IOSTANDARD LVDS [get_ports SI5344_OUT0_P]

set_property IOSTANDARD LVDS [get_ports CORE_CLK1_N]
set_property IOSTANDARD LVDS [get_ports CORE_CLK1_P]

set_property IOSTANDARD LVDS [get_ports FPGA_CLK_N]
set_property IOSTANDARD LVDS [get_ports FPGA_CLK_P]


