

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-reserve_accessed_page_percent                   20 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
dcd554d92c4d4b539c4d75b6edd75f42  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Rv7whf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CKXcxg"
Running: cat _ptx_CKXcxg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_N0CTMh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_N0CTMh --output-file  /dev/null 2> _ptx_CKXcxginfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CKXcxg _ptx2_N0CTMh _ptx_CKXcxginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=14825

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 14825 (inst/sec)
gpgpu_simulation_rate = 3782 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=26512

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 26512 (inst/sec)
gpgpu_simulation_rate = 6088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=10668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7ff90dccee00 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 38 sec (338 sec)
gpgpu_simulation_rate = 10668 (inst/sec)
gpgpu_simulation_rate = 2698 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=13682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 45 sec (345 sec)
gpgpu_simulation_rate = 13682 (inst/sec)
gpgpu_simulation_rate = 3291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 363288
gpu_sim_insn = 1253132
gpu_ipc =       3.4494
gpu_tot_sim_cycle = 1726228
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.4606
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 7992336
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6823
partiton_reqs_in_parallel_util = 7992336
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 363288
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.1422 GB/Sec
L2_BW_total  =       0.7357 GB/Sec
gpu_total_sim_rate=5097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36832	W0_Idle:24664425	W0_Scoreboard:5746078	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 2003 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 1726227 
mrq_lat_table:1220 	83 	107 	229 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8715 	2601 	10 	0 	513 	4 	1294 	10 	14 	63 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5879 	259 	79 	0 	5255 	20 	0 	0 	0 	514 	4 	1293 	10 	14 	63 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	201 	31 	0 	0 	4 	4 	8 	5 	7 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         3         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         6         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    220819     80383    223363    213418    176486     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    176683     11500    208852      7848    117601    112156    148520     46748    211162    211416    226069      5970      4369     20697     35625     72949 
dram[2]:     11493     11493     64573    118994     92051    173002    137073     83755     84581      8189      2912      3869    212996      3443    116675      4581 
dram[3]:     11497     11500    118989      1005     90985     79922    181555    153557      1152     84582      1577    120780     84275      2376      4580    199803 
dram[4]:     11500     11502      1005     32190     36565    177281     31255    212672     19597     40101    131814    126103      3687    243270     66695      3792 
dram[5]:     11504     11507    118985    225149    188685    107588    225390    226642     88186      2590     72132    119000    205908     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    204163     35062     85138    225321      5219      3032     89893    140304     25045 
dram[7]:    118971     11507       985      3642    185563    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    225414    149273     89373    182141    174551    106706      6228      6473    119387      5844    229080 
dram[9]:     11500     11501      1004     64579     82036    325744     15866     54277     23376      8953      4898     93942    131078    115018    228863    105556 
dram[10]:    172667     57374      5707       987     83112    174911     69874    206693     84979         0     22910     10747     92336         0    133972    205483 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.714286  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  1.900000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.500000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.500000  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     28770      2999     15025       440      6686      2710     23929      4026       402      1641    104431       548      3743     24556     22529
dram[1]:      13695     15184      3644      1966     20475     20363       446       710       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151      9385      9660     10413       348       262      3721      8764       311       169       169       169       169     34546     26946
dram[3]:      15151     15063      9092      2484      6545       558       443     24897     21074      3579     23344       170       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       350     30435       259       884       286       311      8468       630     39689     21576     23424
dram[5]:      12613     12490      9570      2258     13365       493       236     20403       371       160     59941      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088     20883       170       764       363      1185     25648     23392
dram[7]:      31605     12539      2149      1818       863       277       276     30599       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     24211     26148      5112       954      5128       376     17566       169      1072       523     29769     25396
dram[9]:      11870     12525      2161      3217     16795       307      1869      1472       144       286     52754       260       223     27455     43758     27052
dram[10]:      12013     15638      1926      2317      6097       357       845       342     67331    none       42107       389       424    none       38382     33863
maximum mf latency per bank:
dram[0]:      10703    146720     15926    118728       359     68984     32726    118419     33834       341      5000    103920       354     17647     10678     10711
dram[1]:      11618     10660     32508       475    118704    118497       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    118503    118723    118498       359       352     33824     34230       352       341       342       341       341    118675     10724
dram[3]:      10659     10638    118390       492    118718       359       358    137873    103922     35087    103713       341       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358     89888       347       352       341       341     64691       347    118434     10633     10664
dram[5]:      10633     10644    118610       499     90089       359       352     90097       341       348    103921     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358     89884       341       352       352       359     10646     10665
dram[7]:     132891     10615       477       486      6492       359       352     90000       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    118322     90002     33815       358     33833       352    118788       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637     90090       359     10414      8206       337       341    103904       341       341     81499    132675     10670
dram[10]:      14201     63901       416       461    118713       352       360       358    118708         0    103709       352       341         0    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118542 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.001235
n_activity=3339 dram_eff=0.4139
bk0: 68a 1119118i bk1: 68a 1119022i bk2: 64a 1119078i bk3: 72a 1118916i bk4: 44a 1119105i bk5: 40a 1119138i bk6: 36a 1119081i bk7: 16a 1119184i bk8: 20a 1119165i bk9: 16a 1119219i bk10: 20a 1119152i bk11: 12a 1119230i bk12: 12a 1119225i bk13: 12a 1119226i bk14: 76a 1119082i bk15: 80a 1118960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00255517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118564 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.001181
n_activity=3322 dram_eff=0.398
bk0: 72a 1119025i bk1: 64a 1119044i bk2: 72a 1118981i bk3: 68a 1118951i bk4: 52a 1119018i bk5: 48a 1119025i bk6: 20a 1119156i bk7: 16a 1119250i bk8: 12a 1119206i bk9: 8a 1119240i bk10: 4a 1119272i bk11: 12a 1119218i bk12: 20a 1119191i bk13: 16a 1119223i bk14: 68a 1119119i bk15: 80a 1118923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00331814
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118574 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.001192
n_activity=3058 dram_eff=0.4362
bk0: 68a 1119074i bk1: 64a 1119018i bk2: 68a 1119015i bk3: 64a 1118939i bk4: 44a 1119112i bk5: 60a 1119004i bk6: 24a 1119195i bk7: 28a 1119113i bk8: 8a 1119253i bk9: 16a 1119208i bk10: 8a 1119257i bk11: 16a 1119223i bk12: 8a 1119260i bk13: 16a 1119227i bk14: 72a 1119079i bk15: 72a 1118986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00333065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118532 n_act=46 n_pre=30 n_req=201 n_rd=656 n_write=37 bw_util=0.001238
n_activity=3514 dram_eff=0.3944
bk0: 64a 1119102i bk1: 64a 1119034i bk2: 68a 1119035i bk3: 60a 1118971i bk4: 56a 1118941i bk5: 44a 1119042i bk6: 32a 1119134i bk7: 24a 1119126i bk8: 24a 1119148i bk9: 24a 1119146i bk10: 20a 1119185i bk11: 4a 1119270i bk12: 16a 1119221i bk13: 20a 1119192i bk14: 64a 1119152i bk15: 72a 1118973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00382024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80529d80, atomic=0 1 entries : 0x7ff9137798a0 :  mf: uid=210931, sid16:w41, part=4, addr=0x80529dc0, load , size=32, unknown  status = IN_PARTITION_DRAM (1726227), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118588 n_act=40 n_pre=24 n_req=183 n_rd=622 n_write=27 bw_util=0.00116
n_activity=3118 dram_eff=0.4163
bk0: 64a 1119120i bk1: 64a 1119044i bk2: 60a 1119069i bk3: 72a 1118894i bk4: 60a 1119087i bk5: 40a 1119054i bk6: 20a 1119164i bk7: 16a 1119183i bk8: 8a 1119236i bk9: 4a 1119272i bk10: 12a 1119240i bk11: 20a 1119201i bk12: 12a 1119224i bk13: 6a 1119245i bk14: 84a 1119033i bk15: 80a 1118940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00350487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118585 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.001161
n_activity=3073 dram_eff=0.423
bk0: 64a 1119105i bk1: 64a 1119023i bk2: 64a 1118996i bk3: 64a 1118922i bk4: 48a 1119048i bk5: 20a 1119217i bk6: 20a 1119211i bk7: 28a 1119101i bk8: 8a 1119249i bk9: 24a 1119171i bk10: 20a 1119165i bk11: 20a 1119187i bk12: 8a 1119241i bk13: 8a 1119260i bk14: 80a 1119061i bk15: 80a 1118940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00398552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118654 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.001056
n_activity=2628 dram_eff=0.4498
bk0: 64a 1119131i bk1: 64a 1119065i bk2: 68a 1118974i bk3: 64a 1118897i bk4: 8a 1119277i bk5: 20a 1119256i bk6: 16a 1119239i bk7: 28a 1119160i bk8: 16a 1119202i bk9: 24a 1119116i bk10: 4a 1119270i bk11: 8a 1119245i bk12: 20a 1119192i bk13: 12a 1119227i bk14: 76a 1119071i bk15: 80a 1118930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00449566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118587 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.001163
n_activity=3065 dram_eff=0.4248
bk0: 72a 1119038i bk1: 64a 1119042i bk2: 60a 1119063i bk3: 68a 1118900i bk4: 44a 1119119i bk5: 40a 1119098i bk6: 20a 1119195i bk7: 20a 1119190i bk8: 12a 1119216i bk9: 0a 1119300i bk10: 8a 1119262i bk11: 20a 1119179i bk12: 28a 1119134i bk13: 24a 1119154i bk14: 68a 1119112i bk15: 72a 1118991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00266684
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118601 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.001115
n_activity=3133 dram_eff=0.3983
bk0: 68a 1119062i bk1: 64a 1119040i bk2: 60a 1119047i bk3: 60a 1118938i bk4: 20a 1119232i bk5: 24a 1119200i bk6: 24a 1119173i bk7: 20a 1119150i bk8: 16a 1119184i bk9: 24a 1119133i bk10: 20a 1119157i bk11: 8a 1119251i bk12: 20a 1119163i bk13: 20a 1119153i bk14: 68a 1119113i bk15: 80a 1118907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00274725
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118589 n_act=35 n_pre=19 n_req=190 n_rd=624 n_write=34 bw_util=0.001176
n_activity=3023 dram_eff=0.4353
bk0: 68a 1119052i bk1: 64a 1119008i bk2: 60a 1119040i bk3: 60a 1118974i bk4: 36a 1119142i bk5: 48a 1119056i bk6: 36a 1119123i bk7: 20a 1119205i bk8: 8a 1119253i bk9: 4a 1119270i bk10: 20a 1119198i bk11: 12a 1119236i bk12: 32a 1119152i bk13: 8a 1119244i bk14: 72a 1119086i bk15: 76a 1118938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00364335
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119301 n_nop=1118540 n_act=50 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.001206
n_activity=3567 dram_eff=0.3785
bk0: 68a 1119044i bk1: 68a 1118995i bk2: 60a 1119047i bk3: 56a 1118984i bk4: 60a 1118924i bk5: 44a 1119094i bk6: 36a 1119046i bk7: 24a 1119158i bk8: 16a 1119169i bk9: 0a 1119291i bk10: 12a 1119222i bk11: 28a 1119155i bk12: 12a 1119241i bk13: 0a 1119305i bk14: 76a 1119069i bk15: 84a 1118899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00275886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10895
	minimum = 6
	maximum = 27
Network latency average = 7.08554
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63327
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000241022
	minimum = 8.80846e-05 (at node 3)
	maximum = 0.000521626 (at node 26)
Accepted packet rate average = 0.000241022
	minimum = 8.80846e-05 (at node 3)
	maximum = 0.000521626 (at node 26)
Injected flit rate average = 0.000363734
	minimum = 8.80846e-05 (at node 3)
	maximum = 0.000767988 (at node 48)
Accepted flit rate average= 0.000363734
	minimum = 0.000176169 (at node 3)
	maximum = 0.000933147 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5809 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6147 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1094 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114711 (5 samples)
	minimum = 0.00845334 (5 samples)
	maximum = 0.0178857 (5 samples)
Accepted packet rate average = 0.0114711 (5 samples)
	minimum = 0.00845334 (5 samples)
	maximum = 0.0178857 (5 samples)
Injected flit rate average = 0.0173878 (5 samples)
	minimum = 0.00845334 (5 samples)
	maximum = 0.0358294 (5 samples)
Accepted flit rate average = 0.0173878 (5 samples)
	minimum = 0.0126234 (5 samples)
	maximum = 0.0268307 (5 samples)
Injected packet size average = 1.5158 (5 samples)
Accepted packet size average = 1.5158 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 32 sec (1172 sec)
gpgpu_simulation_rate = 5097 (inst/sec)
gpgpu_simulation_rate = 1472 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 60921
gpu_sim_insn = 1117092
gpu_ipc =      18.3367
gpu_tot_sim_cycle = 2009299
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.5290
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 1340262
partiton_reqs_in_parallel_total    = 13261400
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2670
partiton_reqs_in_parallel_util = 1340262
partiton_reqs_in_parallel_util_total    = 13261400
gpu_sim_cycle_parition_util = 60921
gpu_tot_sim_cycle_parition_util    = 602798
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       4.8543 GB/Sec
L2_BW_total  =       0.7792 GB/Sec
gpu_total_sim_rate=5295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2154
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 507
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42361	W0_Idle:27998563	W0_Scoreboard:5762779	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 1795 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 2009298 
mrq_lat_table:1220 	83 	107 	229 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11483 	2713 	10 	0 	513 	92 	1446 	10 	14 	63 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7551 	390 	225 	241 	5830 	112 	23 	0 	0 	515 	91 	1445 	10 	14 	63 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10166 	2362 	1654 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	31 	0 	0 	4 	5 	9 	5 	7 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         3         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         6         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    220819     80383    223363    213418    176486     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    176683     11500    208852      7848    117601    112156    148520     46748    211162    211416    226069      5970      4369     20697     35625     72949 
dram[2]:     11493     11493     64573    118994     92051    173002    137073     83755     84581      8189      2912      3869    212996      3443    116675      4581 
dram[3]:     11497     11500    118989      1005     90985     79922    181555    153557      1152     84582      1577    120780     84275      2376      4580    199803 
dram[4]:     11500     11502      1005     32190     36565    177281     31255    212672     19597     40101    131814    126103      3687    243270     66695      3792 
dram[5]:     11504     11507    118985    225149    188685    107588    225390    226642     88186      2590     72132    119000    205908     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    204163     35062     85138    225321      5219      3032     89893    140304     25045 
dram[7]:    118971     11507       985      3642    185563    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    225414    149273     89373    182141    174551    106706      6228      6473    119387      5844    229080 
dram[9]:     11500     11501      1004     64579     82036    325744     15866     54277     23376      8953      4898     93942    131078    115018    228863    105556 
dram[10]:    172667     57374      5707       987     83112    174911     69874    206693     84979         0     22910     10747     92336         0    133972    205483 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.714286  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  1.900000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.500000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.500000  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      17360     31362      3653     15629       578      6802      2764     24029      4026       402      1641    104431       548      3743     25426     24187
dram[1]:      14536     18064      4181      2511     20623     20484       578       897       417       372       170      1240       491       202     34491     26919
dram[2]:      15970     18011     10041     10332     10574       535       333      3751      8764       311       169       169       169       169     37856     28984
dram[3]:      18050     17346      9694      3196      6636       755       504     24987     21074      3579     23344       170       230       464     36889     32608
dram[4]:      16862     16066      2889      4712      1377       432     30513       310       884       286       311      8468       630     39689     22751     26550
dram[5]:      13673     12857     10262      2939     13526       612       348     20457       371       160     59941      1527       382       169     26835     25588
dram[6]:      15530     14886      6752      2784       478       606     19558       446      1088     20883       170       764       363      1185     28647     25939
dram[7]:      33534     14247      2839      2419       998       356       321     30698       493    none         227     13070     11584      7309     33608     30925
dram[8]:      17721     14840      2684      2721     24494     26294      5208      1057      5128       376     17566       169      4645       523     33902     28974
dram[9]:      13430     14164      2890      3871     16968       418      1888      1544       144       286     52754       260       223     27455     48172     29559
dram[10]:      15139     16630      2590      3092      6153       568       918       419     67331    none       42107       389       424    none       41810     35378
maximum mf latency per bank:
dram[0]:      10703    146720     15926    118728       379     68984     32726    118419     33834       341      5000    103920       354     17647     10678     10711
dram[1]:      11618     10660     32508       475    118704    118497       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    118503    118723    118498       439       352     33824     34230       352       341       342       341       341    118675     10724
dram[3]:      10659     10638    118390       498    118718       399       358    137873    103922     35087    103713       341       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358     89888       347       352       341       341     64691       347    118434     10633     10664
dram[5]:      10633     10644    118610       499     90089       359       352     90097       341       348    103921     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358     89884       341       352       352       359     10646     10665
dram[7]:     132891     10615       477       486      6492       359       352     90000       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    118322     90002     33815       358     33833       352    118788       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637     90090       359     10414      8206       337       341    103904       341       341     81499    132675     10670
dram[10]:      14201     63901       416       461    118713       394       360       358    118708         0    103709       352       341         0    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231662 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.001121
n_activity=3339 dram_eff=0.4139
bk0: 68a 1232238i bk1: 68a 1232142i bk2: 64a 1232198i bk3: 72a 1232036i bk4: 44a 1232225i bk5: 40a 1232258i bk6: 36a 1232201i bk7: 16a 1232304i bk8: 20a 1232285i bk9: 16a 1232339i bk10: 20a 1232272i bk11: 12a 1232350i bk12: 12a 1232345i bk13: 12a 1232346i bk14: 76a 1232202i bk15: 80a 1232080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00232064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231684 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.001073
n_activity=3322 dram_eff=0.398
bk0: 72a 1232145i bk1: 64a 1232164i bk2: 72a 1232101i bk3: 68a 1232071i bk4: 52a 1232138i bk5: 48a 1232145i bk6: 20a 1232276i bk7: 16a 1232370i bk8: 12a 1232326i bk9: 8a 1232360i bk10: 4a 1232392i bk11: 12a 1232338i bk12: 20a 1232311i bk13: 16a 1232343i bk14: 68a 1232239i bk15: 80a 1232043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231694 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.001082
n_activity=3058 dram_eff=0.4362
bk0: 68a 1232194i bk1: 64a 1232138i bk2: 68a 1232135i bk3: 64a 1232059i bk4: 44a 1232232i bk5: 60a 1232124i bk6: 24a 1232315i bk7: 28a 1232233i bk8: 8a 1232373i bk9: 16a 1232328i bk10: 8a 1232377i bk11: 16a 1232343i bk12: 8a 1232380i bk13: 16a 1232347i bk14: 72a 1232199i bk15: 72a 1232106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00302494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231652 n_act=46 n_pre=30 n_req=201 n_rd=656 n_write=37 bw_util=0.001125
n_activity=3514 dram_eff=0.3944
bk0: 64a 1232222i bk1: 64a 1232154i bk2: 68a 1232155i bk3: 60a 1232091i bk4: 56a 1232061i bk5: 44a 1232162i bk6: 32a 1232254i bk7: 24a 1232246i bk8: 24a 1232268i bk9: 24a 1232266i bk10: 20a 1232305i bk11: 4a 1232390i bk12: 16a 1232341i bk13: 20a 1232312i bk14: 64a 1232272i bk15: 72a 1232093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231706 n_act=40 n_pre=24 n_req=183 n_rd=624 n_write=27 bw_util=0.001056
n_activity=3136 dram_eff=0.4152
bk0: 64a 1232240i bk1: 64a 1232164i bk2: 60a 1232189i bk3: 72a 1232014i bk4: 60a 1232207i bk5: 40a 1232174i bk6: 20a 1232284i bk7: 16a 1232303i bk8: 8a 1232356i bk9: 4a 1232392i bk10: 12a 1232360i bk11: 20a 1232321i bk12: 12a 1232344i bk13: 8a 1232362i bk14: 84a 1232153i bk15: 80a 1232060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00318317
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231705 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.001055
n_activity=3073 dram_eff=0.423
bk0: 64a 1232225i bk1: 64a 1232143i bk2: 64a 1232116i bk3: 64a 1232042i bk4: 48a 1232168i bk5: 20a 1232337i bk6: 20a 1232331i bk7: 28a 1232221i bk8: 8a 1232369i bk9: 24a 1232291i bk10: 20a 1232285i bk11: 20a 1232307i bk12: 8a 1232361i bk13: 8a 1232380i bk14: 80a 1232181i bk15: 80a 1232060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0036197
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231774 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0009591
n_activity=2628 dram_eff=0.4498
bk0: 64a 1232251i bk1: 64a 1232185i bk2: 68a 1232094i bk3: 64a 1232017i bk4: 8a 1232397i bk5: 20a 1232376i bk6: 16a 1232359i bk7: 28a 1232280i bk8: 16a 1232322i bk9: 24a 1232236i bk10: 4a 1232390i bk11: 8a 1232365i bk12: 20a 1232312i bk13: 12a 1232347i bk14: 76a 1232191i bk15: 80a 1232050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00408302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231707 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.001056
n_activity=3065 dram_eff=0.4248
bk0: 72a 1232158i bk1: 64a 1232162i bk2: 60a 1232183i bk3: 68a 1232020i bk4: 44a 1232239i bk5: 40a 1232218i bk6: 20a 1232315i bk7: 20a 1232310i bk8: 12a 1232336i bk9: 0a 1232420i bk10: 8a 1232382i bk11: 20a 1232299i bk12: 28a 1232254i bk13: 24a 1232274i bk14: 68a 1232232i bk15: 72a 1232111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00242206
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231721 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.001013
n_activity=3133 dram_eff=0.3983
bk0: 68a 1232182i bk1: 64a 1232160i bk2: 60a 1232167i bk3: 60a 1232058i bk4: 20a 1232352i bk5: 24a 1232320i bk6: 24a 1232293i bk7: 20a 1232270i bk8: 16a 1232304i bk9: 24a 1232253i bk10: 20a 1232277i bk11: 8a 1232371i bk12: 20a 1232283i bk13: 20a 1232273i bk14: 68a 1232233i bk15: 80a 1232027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00249509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231709 n_act=35 n_pre=19 n_req=190 n_rd=624 n_write=34 bw_util=0.001068
n_activity=3023 dram_eff=0.4353
bk0: 68a 1232172i bk1: 64a 1232128i bk2: 60a 1232160i bk3: 60a 1232094i bk4: 36a 1232262i bk5: 48a 1232176i bk6: 36a 1232243i bk7: 20a 1232325i bk8: 8a 1232373i bk9: 4a 1232390i bk10: 20a 1232318i bk11: 12a 1232356i bk12: 32a 1232272i bk13: 8a 1232364i bk14: 72a 1232206i bk15: 76a 1232058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00330893
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232421 n_nop=1231660 n_act=50 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.001095
n_activity=3567 dram_eff=0.3785
bk0: 68a 1232164i bk1: 68a 1232115i bk2: 60a 1232167i bk3: 56a 1232104i bk4: 60a 1232044i bk5: 44a 1232214i bk6: 36a 1232166i bk7: 24a 1232278i bk8: 16a 1232289i bk9: 0a 1232411i bk10: 12a 1232342i bk11: 28a 1232275i bk12: 12a 1232361i bk13: 0a 1232425i bk14: 76a 1232189i bk15: 84a 1232019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00250564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.912
	minimum = 6
	maximum = 324
Network latency average = 16.1846
	minimum = 6
	maximum = 201
Slowest packet = 29162
Flit latency average = 16.7487
	minimum = 6
	maximum = 200
Slowest flit = 45988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00102429
	minimum = 0.000623764 (at node 23)
	maximum = 0.00328297 (at node 44)
Accepted packet rate average = 0.00102429
	minimum = 0.000623764 (at node 23)
	maximum = 0.00328297 (at node 44)
Injected flit rate average = 0.00153643
	minimum = 0.000722253 (at node 23)
	maximum = 0.00403805 (at node 44)
Accepted flit rate average= 0.00153643
	minimum = 0.00114904 (at node 23)
	maximum = 0.00581085 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8028 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.667 (6 samples)
Network latency average = 12.3764 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.5 (6 samples)
Flit latency average = 12.0493 (6 samples)
	minimum = 6 (6 samples)
	maximum = 67.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00972993 (6 samples)
	minimum = 0.00714841 (6 samples)
	maximum = 0.0154519 (6 samples)
Accepted packet rate average = 0.00972993 (6 samples)
	minimum = 0.00714841 (6 samples)
	maximum = 0.0154519 (6 samples)
Injected flit rate average = 0.0147459 (6 samples)
	minimum = 0.00716483 (6 samples)
	maximum = 0.0305309 (6 samples)
Accepted flit rate average = 0.0147459 (6 samples)
	minimum = 0.010711 (6 samples)
	maximum = 0.0233274 (6 samples)
Injected packet size average = 1.51552 (6 samples)
Accepted packet size average = 1.51552 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 19 sec (1339 sec)
gpgpu_simulation_rate = 5295 (inst/sec)
gpgpu_simulation_rate = 1500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 318038
gpu_sim_insn = 1294722
gpu_ipc =       4.0710
gpu_tot_sim_cycle = 2554559
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.2826
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 6996836
partiton_reqs_in_parallel_total    = 14601662
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4549
partiton_reqs_in_parallel_util = 6996836
partiton_reqs_in_parallel_util_total    = 14601662
gpu_sim_cycle_parition_util = 318038
gpu_tot_sim_cycle_parition_util    = 663719
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       4.8340 GB/Sec
L2_BW_total  =       1.2147 GB/Sec
gpu_total_sim_rate=4298

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177862
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 175, 425, 320, 191, 513, 191, 176, 284, 176, 176, 176, 176, 176, 176, 170, 155, 273, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 377, 155, 155, 560, 155, 155, 155, 155, 155, 155, 155, 155, 155, 299, 155, 155, 155, 155, 170, 430, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8336
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2833
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 617
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48761	W0_Idle:34317159	W0_Scoreboard:12546735	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 192 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 1990 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 2554278 
mrq_lat_table:3477 	99 	140 	549 	199 	310 	223 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25932 	3749 	10 	1 	521 	134 	1520 	141 	326 	228 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21135 	423 	225 	241 	7699 	112 	23 	0 	2 	525 	138 	1511 	141 	338 	216 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22263 	2509 	1654 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	391 	31 	0 	0 	4 	11 	13 	10 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10         6         8         4        12         8        13         2         4         9        16        16 
dram[1]:        17        16        15        16         6         4         2         4         8        12        22        19        10        10        16        16 
dram[2]:        16        16        17        15         5         7         4        10        12        10        20         8        12         9        16        16 
dram[3]:        16        16        16        15         4         6        14         8         8        12        10         2        10        12        16        16 
dram[4]:        16        16        16        15         9         5         4         6         4         6         6        19        16        17        16        16 
dram[5]:         0        16        15        15        10         8         4        12         4        12         2         8         9         4        18        10 
dram[6]:        16        16        15        15         8         5        10        17         4         6         2        24        21         8        16        16 
dram[7]:        17        16        15        14         6         6        12         8         4        12         4         4         6        10        16        16 
dram[8]:        16        16        15        14         7         6         6         4        14         4        14        15        20         4        16        16 
dram[9]:        16        16        15        16        10         6        10        10         7         4         6        18        16        10        16        16 
dram[10]:        17        16        14        14         4        12         6         8         8        10        16        14         6         2        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     85810    246486     80383    223363    213418    244501    116562    238741    141447      2196    156970    113776     95224 
dram[1]:    176683     58129    208852      7848    117601    112156    148520     46748    211162    246751    238729    239510    117968    163599     35625     72949 
dram[2]:     86367     58180     64573    118994     92051    173002    137073     83755     84581    238740    243810     47896    212996     70987    116675     56516 
dram[3]:     11497     58048    118989     69306     90985     97767    181555    153557    303697    239607    238736    120780     84275     70224     50306    199803 
dram[4]:     11500     11502     19281     32190     36565    177281     31255    212672     56601     59368    131814    126103    149271    243270     66695     60119 
dram[5]:     11504     75676    118985    225149    188685    107588    225390    226642     88186      2590     72132    119000    205908     21231     58497     63024 
dram[6]:     11507    103919     57674      6059     12622    125171    136704    204163     35062     85138    225321    238737    309230    156973    140304     57369 
dram[7]:    118971     85826     58786      3642    185563    141784    138032    128376     57136     47899     66763     92819     61101     86344     57095     56253 
dram[8]:     87300     11507      1553     84030    114923    225414    149273     89373    182141    174551    238726    238739    222486    119387      5844    229080 
dram[9]:     11500     11501     82916     64579     82036    325744     88014     82006     56606     47898     56601    243808    156960    150114    228863    105556 
dram[10]:    172667     57374     65351     84925    108129    224075     94860    206693     84979     49777     35271    238722    218825       824    133972    205483 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  3.307692  2.200000  2.750000  2.750000  3.750000  2.600000  3.000000  3.125000  4.600000  3.500000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.105263  2.176471  2.100000  3.750000  3.000000  4.000000  3.875000  3.625000  3.666667  3.500000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.058824  3.727273  2.545455  2.400000  7.000000  4.000000  4.285714  4.333333  4.000000  4.200000  6.800000  4.375000 
dram[3]:  6.666667  5.250000  3.428571  4.000000  2.210526  2.235294  3.000000  2.500000  3.125000  3.666667  3.125000  5.000000  4.142857  4.000000  4.285714  7.200000 
dram[4]:  5.500000  4.750000  8.500000  4.000000  3.200000  2.866667  2.384615  3.111111  3.000000  3.857143  4.166667  6.200000  3.555556  3.571429  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.437500  3.166667  4.000000  2.062500  3.428571  8.000000  4.142857  4.571429  3.000000  5.500000  7.600000  4.714286 
dram[6]:  6.000000  3.833333  4.000000  4.200000  3.500000  2.615385  3.500000  4.000000  5.000000  3.181818  6.500000  4.125000  5.142857  2.888889  4.555555  5.857143 
dram[7]:  4.200000  6.000000  4.600000  3.285714  3.230769  3.166667  3.300000  2.538461  3.333333  5.800000  4.800000  3.428571  3.875000  4.375000  5.666667  6.800000 
dram[8]:  4.200000  7.000000  4.000000  3.833333  2.583333  3.200000  2.166667  2.300000  4.000000  4.333333  3.000000  4.800000  5.428571  3.857143  6.800000  5.285714 
dram[9]:  4.750000  4.200000  3.833333  3.666667  3.000000  2.166667  2.818182  2.875000  4.800000  3.666667  5.800000  4.666667  4.571429  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  4.000000  1.791667  2.588235  2.307692  3.600000  2.888889  9.333333  4.833333  5.166667  3.000000  6.500000  4.375000  5.000000 
average row locality = 5028/1357 = 3.705232
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        11        10        13         9        11        10        10        12        11         9 
dram[1]:         1         0         1         1         9        10         5        11         9        12        13        13         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        14        11        13        10         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        13        13        11        10        11 
dram[5]:         0         0         1         0        11         9         7        10        10        15        14        13        10        10        10         7 
dram[6]:         0         0         1         2         7         8        12        14        12        13        13        16        16        10         9        10 
dram[7]:         1         0         2         1        12         9        13        11         9        13        11        10        13        17         6         8 
dram[8]:         0         0         2         1         6        14         8         8        14        12        12        10        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8        10         9        14        14        14         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        11        13        15        14         6        11         7         7 
total reads: 1422
min_bank_accesses = 0!
chip skew: 143/118 = 1.21
average mf latency per bank:
dram[0]:      31504     41391      9004     23259      1062      5620      1788      4192      8859      7872     28308     33247      9466      9659     15589     17059
dram[1]:      24749     29350      7830     10318      8678      8753       993       550       834      7861     30250     23337      6775      5016     19300     17114
dram[2]:      29945     28136     13857     14979      9023      2784       773      1445      5201     11516     26493     22158      6583      9933     21587     18573
dram[3]:      20575     21274     17305     10456      5574      7592      3399     10153     14957      4411     38465     17366      7633     14878     24637     17659
dram[4]:      28923     19851      4181      8740      1213      4395      6335       810      5413      5268     13586     32031     11604     13089     13765     16517
dram[5]:      20753     23332      8247     11301      5206      2922       574      8833      3849     12692     37086     23581     11111      9395     16667     18417
dram[6]:      24817     29162      6126      6332       652      2992      2707       473      4295     10241     18167     31775      8208     11690     17522     19330
dram[7]:      38116     23248      5584     10325      2538      9473      3367      6067     10157      7132     21498     24355      8609     11349     19799     20174
dram[8]:      23998     21341      8585     11837      7031      6072      1872       665      8108      3045     17774     29139      7239      3265     18522     17647
dram[9]:      18119     20335      8925      7598      7907      1187      4286      4944      8098      9579     39205     29086      6564     14510     33113     20737
dram[10]:      22284     24825      2438      8643      7597      5000       933       601     18416      5451     36080     28796       874      8036     25676     26406
maximum mf latency per bank:
dram[0]:      83150    146720     37257    118728     19160     91831     32726    118419     81572     95972     81564    103920     63867     65962     47705     10711
dram[1]:      26338     47722     75416     37260    118704    118497       361       359     10896     81569     81575     66536     64748     65039     10663     47713
dram[2]:      75392     47714    118503    118723    118498     41468       378     33824     59011     81574     86637     66327     77438     73854    118675     47716
dram[3]:      26315     47713    118390     75415    118718     91834     96018    137873    103922     61350    103713     66548     73887     74020     80061     17656
dram[4]:      83139     26333     19149     37256     11647     41474     89888       368     63397     64804     66445     73962     74028    118434     10633     47721
dram[5]:      26317     75387    118610     88834     90089     41464       359     91806     62390     66307    103921     66260     74025     65017     24177     10671
dram[6]:      80056     80059     57573     37256       358     41470     75289       358     64515     89884     66272     81575     86637     66410     47736     80059
dram[7]:     132891     75386     37251     86236     37261     41478     96143     90000     64355     65036     65561     72119     63234     69423     47727     47725
dram[8]:      83137     86225     37251     75404    118322     90002     33815       358     62963     66304    118788     81559     66462     63489     10631     16032
dram[9]:      26317     80060     75410     75430     90090     19122     91818     96035     66279     63087    103904     86632     63023     81499    132675     80059
dram[10]:      80053     63901       416     75431    118713     91842       360       363    118708     62576    103709     81563       367     66356    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821286 n_act=126 n_pre=110 n_req=458 n_rd=1320 n_write=128 bw_util=0.001589
n_activity=8323 dram_eff=0.348
bk0: 76a 1822710i bk1: 80a 1822629i bk2: 72a 1822689i bk3: 88a 1822495i bk4: 124a 1822322i bk5: 104a 1822391i bk6: 88a 1822426i bk7: 92a 1822410i bk8: 68a 1822500i bk9: 68a 1822502i bk10: 64a 1822287i bk11: 60a 1822332i bk12: 52a 1822548i bk13: 64a 1822503i bk14: 116a 1822459i bk15: 104a 1822487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00420797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821326 n_act=128 n_pre=112 n_req=444 n_rd=1280 n_write=124 bw_util=0.00154
n_activity=8341 dram_eff=0.3367
bk0: 76a 1822660i bk1: 76a 1822600i bk2: 80a 1822594i bk3: 76a 1822596i bk4: 124a 1822228i bk5: 108a 1822264i bk6: 64a 1822556i bk7: 76a 1822526i bk8: 48a 1822602i bk9: 80a 1822494i bk10: 72a 1822349i bk11: 64a 1822355i bk12: 52a 1822595i bk13: 64a 1822504i bk14: 100a 1822609i bk15: 120a 1822309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00463584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821324 n_act=122 n_pre=106 n_req=449 n_rd=1292 n_write=126 bw_util=0.001556
n_activity=8169 dram_eff=0.3472
bk0: 76a 1822675i bk1: 80a 1822580i bk2: 72a 1822658i bk3: 92a 1822412i bk4: 108a 1822300i bk5: 116a 1822372i bk6: 84a 1822484i bk7: 92a 1822288i bk8: 44a 1822689i bk9: 68a 1822546i bk10: 64a 1822419i bk11: 60a 1822454i bk12: 76a 1822503i bk13: 44a 1822606i bk14: 104a 1822565i bk15: 112a 1822382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00401268
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821262 n_act=133 n_pre=117 n_req=453 n_rd=1340 n_write=118 bw_util=0.0016
n_activity=8811 dram_eff=0.3309
bk0: 80a 1822694i bk1: 84a 1822587i bk2: 96a 1822537i bk3: 80a 1822515i bk4: 124a 1822219i bk5: 116a 1822277i bk6: 96a 1822373i bk7: 80a 1822437i bk8: 64a 1822562i bk9: 80a 1822465i bk10: 64a 1822424i bk11: 44a 1822551i bk12: 64a 1822455i bk13: 56a 1822527i bk14: 104a 1822553i bk15: 108a 1822425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0040615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821274 n_act=120 n_pre=104 n_req=464 n_rd=1344 n_write=128 bw_util=0.001615
n_activity=8368 dram_eff=0.3518
bk0: 88a 1822667i bk1: 76a 1822608i bk2: 68a 1822697i bk3: 92a 1822433i bk4: 100a 1822508i bk5: 120a 1822298i bk6: 80a 1822389i bk7: 76a 1822517i bk8: 64a 1822557i bk9: 64a 1822544i bk10: 60a 1822509i bk11: 72a 1822410i bk12: 76a 1822385i bk13: 56a 1822524i bk14: 132a 1822424i bk15: 120a 1822353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00500941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821393 n_act=111 n_pre=95 n_req=438 n_rd=1244 n_write=127 bw_util=0.001504
n_activity=7941 dram_eff=0.3453
bk0: 64a 1822777i bk1: 68a 1822667i bk2: 80a 1822564i bk3: 80a 1822496i bk4: 112a 1822323i bk5: 116a 1822390i bk6: 52a 1822674i bk7: 92a 1822283i bk8: 56a 1822486i bk9: 68a 1822552i bk10: 60a 1822395i bk11: 76a 1822376i bk12: 56a 1822463i bk13: 48a 1822609i bk14: 112a 1822555i bk15: 104a 1822449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0051268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821189 n_act=123 n_pre=107 n_req=495 n_rd=1408 n_write=143 bw_util=0.001702
n_activity=8477 dram_eff=0.3659
bk0: 72a 1822741i bk1: 92a 1822566i bk2: 76a 1822581i bk3: 76a 1822451i bk4: 112a 1822464i bk5: 104a 1822376i bk6: 92a 1822412i bk7: 88a 1822402i bk8: 92a 1822480i bk9: 88a 1822409i bk10: 52a 1822479i bk11: 68a 1822305i bk12: 80a 1822378i bk13: 64a 1822468i bk14: 128a 1822384i bk15: 124a 1822312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00777303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821310 n_act=118 n_pre=102 n_req=462 n_rd=1304 n_write=136 bw_util=0.00158
n_activity=7979 dram_eff=0.3609
bk0: 80a 1822608i bk1: 72a 1822635i bk2: 84a 1822586i bk3: 88a 1822446i bk4: 120a 1822337i bk5: 116a 1822414i bk6: 80a 1822441i bk7: 88a 1822367i bk8: 44a 1822480i bk9: 64a 1822560i bk10: 52a 1822515i bk11: 56a 1822509i bk12: 72a 1822439i bk13: 72a 1822393i bk14: 112a 1822514i bk15: 104a 1822446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00353599
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821260 n_act=125 n_pre=109 n_req=468 n_rd=1344 n_write=132 bw_util=0.001619
n_activity=8831 dram_eff=0.3343
bk0: 84a 1822626i bk1: 84a 1822623i bk2: 88a 1822542i bk3: 88a 1822467i bk4: 100a 1822474i bk5: 136a 1822243i bk6: 72a 1822480i bk7: 60a 1822554i bk8: 72a 1822463i bk9: 56a 1822596i bk10: 84a 1822320i bk11: 56a 1822505i bk12: 80a 1822442i bk13: 64a 1822456i bk14: 108a 1822575i bk15: 112a 1822402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00331492
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821372 n_act=121 n_pre=105 n_req=436 n_rd=1248 n_write=124 bw_util=0.001505
n_activity=7865 dram_eff=0.3489
bk0: 76a 1822651i bk1: 84a 1822545i bk2: 84a 1822524i bk3: 80a 1822467i bk4: 116a 1822349i bk5: 116a 1822233i bk6: 80a 1822457i bk7: 60a 1822596i bk8: 56a 1822655i bk9: 52a 1822604i bk10: 60a 1822390i bk11: 56a 1822404i bk12: 72a 1822460i bk13: 40a 1822591i bk14: 100a 1822568i bk15: 116a 1822274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00526833
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1822970 n_nop=1821288 n_act=131 n_pre=115 n_req=461 n_rd=1300 n_write=136 bw_util=0.001575
n_activity=8954 dram_eff=0.3208
bk0: 80a 1822601i bk1: 72a 1822617i bk2: 72a 1822628i bk3: 88a 1822473i bk4: 128a 1822095i bk5: 124a 1822188i bk6: 80a 1822424i bk7: 92a 1822411i bk8: 60a 1822473i bk9: 60a 1822617i bk10: 56a 1822436i bk11: 68a 1822478i bk12: 36a 1822719i bk13: 60a 1822569i bk14: 112a 1822501i bk15: 112a 1822356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00322221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3255
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.17666
	minimum = 6
	maximum = 55
Network latency average = 7.1017
	minimum = 6
	maximum = 47
Slowest packet = 54571
Flit latency average = 6.61885
	minimum = 6
	maximum = 46
Slowest flit = 82840
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00102001
	minimum = 0.000465355 (at node 18)
	maximum = 0.00151555 (at node 34)
Accepted packet rate average = 0.00102001
	minimum = 0.000465355 (at node 18)
	maximum = 0.00151555 (at node 34)
Injected flit rate average = 0.00154702
	minimum = 0.000559683 (at node 18)
	maximum = 0.00277326 (at node 34)
Accepted flit rate average= 0.00154702
	minimum = 0.000836381 (at node 18)
	maximum = 0.00253115 (at node 15)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5705 (7 samples)
	minimum = 6 (7 samples)
	maximum = 95.8571 (7 samples)
Network latency average = 11.6228 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65.4286 (7 samples)
Flit latency average = 11.2735 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00848566 (7 samples)
	minimum = 0.00619369 (7 samples)
	maximum = 0.013461 (7 samples)
Accepted packet rate average = 0.00848566 (7 samples)
	minimum = 0.00619369 (7 samples)
	maximum = 0.013461 (7 samples)
Injected flit rate average = 0.0128604 (7 samples)
	minimum = 0.00622124 (7 samples)
	maximum = 0.0265655 (7 samples)
Accepted flit rate average = 0.0128604 (7 samples)
	minimum = 0.00930037 (7 samples)
	maximum = 0.0203565 (7 samples)
Injected packet size average = 1.51554 (7 samples)
Accepted packet size average = 1.51554 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 31 sec (1951 sec)
gpgpu_simulation_rate = 4298 (inst/sec)
gpgpu_simulation_rate = 1309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2879
gpu_sim_insn = 1132352
gpu_ipc =     393.3143
gpu_tot_sim_cycle = 2779588
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.4242
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7217
partiton_reqs_in_parallel = 63338
partiton_reqs_in_parallel_total    = 21598498
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7932
partiton_reqs_in_parallel_util = 63338
partiton_reqs_in_parallel_util_total    = 21598498
gpu_sim_cycle_parition_util = 2879
gpu_tot_sim_cycle_parition_util    = 981757
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     224.6634 GB/Sec
L2_BW_total  =       1.3491 GB/Sec
gpu_total_sim_rate=4838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
233, 233, 217, 482, 362, 263, 585, 248, 248, 341, 233, 233, 248, 233, 218, 233, 191, 191, 309, 191, 191, 191, 191, 176, 176, 206, 206, 191, 191, 191, 191, 284, 191, 206, 176, 413, 176, 191, 596, 191, 191, 176, 176, 191, 191, 191, 176, 176, 335, 176, 176, 191, 191, 206, 451, 176, 191, 176, 191, 176, 206, 191, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 51412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43397
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3129
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105077	W0_Idle:34354522	W0_Scoreboard:12560326	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 192 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 1716 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 2779587 
mrq_lat_table:3477 	99 	140 	549 	199 	310 	223 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31349 	4523 	266 	378 	521 	134 	1520 	141 	326 	228 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	22838 	592 	468 	1106 	10029 	872 	250 	203 	326 	525 	138 	1511 	141 	338 	216 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23956 	2857 	1661 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	393 	34 	0 	0 	4 	11 	13 	10 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10         6         8         4        12         8        13         2         4         9        16        16 
dram[1]:        17        16        15        16         6         4         2         4         8        12        22        19        10        10        16        16 
dram[2]:        16        16        17        15         5         7         4        10        12        10        20         8        12         9        16        16 
dram[3]:        16        16        16        15         4         6        14         8         8        12        10         2        10        12        16        16 
dram[4]:        16        16        16        15         9         5         4         6         4         6         6        19        16        17        16        16 
dram[5]:         0        16        15        15        10         8         4        12         4        12         2         8         9         4        18        10 
dram[6]:        16        16        15        15         8         5        10        17         4         6         2        24        21         8        16        16 
dram[7]:        17        16        15        14         6         6        12         8         4        12         4         4         6        10        16        16 
dram[8]:        16        16        15        14         7         6         6         4        14         4        14        15        20         4        16        16 
dram[9]:        16        16        15        16        10         6        10        10         7         4         6        18        16        10        16        16 
dram[10]:        17        16        14        14         4        12         6         8         8        10        16        14         6         2        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     85810    246486     80383    223363    213418    244501    116562    238741    141447      2196    156970    113776     95224 
dram[1]:    176683     58129    208852      7848    117601    112156    148520     46748    211162    246751    238729    239510    117968    163599     35625     72949 
dram[2]:     86367     58180     64573    118994     92051    173002    137073     83755     84581    238740    243810     47896    212996     70987    116675     56516 
dram[3]:     11497     58048    118989     69306     90985     97767    181555    153557    303697    239607    238736    120780     84275     70224     50306    199803 
dram[4]:     11500     11502     19281     32190     36565    177281     31255    212672     56601     59368    131814    126103    149271    243270     66695     60119 
dram[5]:     11504     75676    118985    225149    188685    107588    225390    226642     88186      2590     72132    119000    205908     21231     58497     63024 
dram[6]:     11507    103919     57674      6059     12622    125171    136704    204163     35062     85138    225321    238737    309230    156973    140304     57369 
dram[7]:    118971     85826     58786      3642    185563    141784    138032    128376     57136     47899     66763     92819     61101     86344     57095     56253 
dram[8]:     87300     11507      1553     84030    114923    225414    149273     89373    182141    174551    238726    238739    222486    119387      5844    229080 
dram[9]:     11500     11501     82916     64579     82036    325744     88014     82006     56606     47898     56601    243808    156960    150114    228863    105556 
dram[10]:    172667     57374     65351     84925    108129    224075     94860    206693     84979     49777     35271    238722    218825       824    133972    205483 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  3.307692  2.200000  2.750000  2.750000  3.750000  2.600000  3.000000  3.125000  4.600000  3.500000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.105263  2.176471  2.100000  3.750000  3.000000  4.000000  3.875000  3.625000  3.666667  3.500000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.058824  3.727273  2.545455  2.400000  7.000000  4.000000  4.285714  4.333333  4.000000  4.200000  6.800000  4.375000 
dram[3]:  6.666667  5.250000  3.428571  4.000000  2.210526  2.235294  3.000000  2.500000  3.125000  3.666667  3.125000  5.000000  4.142857  4.000000  4.285714  7.200000 
dram[4]:  5.500000  4.750000  8.500000  4.000000  3.200000  2.866667  2.384615  3.111111  3.000000  3.857143  4.166667  6.200000  3.555556  3.571429  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.437500  3.166667  4.000000  2.062500  3.428571  8.000000  4.142857  4.571429  3.000000  5.500000  7.600000  4.714286 
dram[6]:  6.000000  3.833333  4.000000  4.200000  3.500000  2.615385  3.500000  4.000000  5.000000  3.181818  6.500000  4.125000  5.142857  2.888889  4.555555  5.857143 
dram[7]:  4.200000  6.000000  4.600000  3.285714  3.230769  3.166667  3.300000  2.538461  3.333333  5.800000  4.800000  3.428571  3.875000  4.375000  5.666667  6.800000 
dram[8]:  4.200000  7.000000  4.000000  3.833333  2.583333  3.200000  2.166667  2.300000  4.000000  4.333333  3.000000  4.800000  5.428571  3.857143  6.800000  5.285714 
dram[9]:  4.750000  4.200000  3.833333  3.666667  3.000000  2.166667  2.818182  2.875000  4.800000  3.666667  5.800000  4.666667  4.571429  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  4.000000  1.791667  2.588235  2.307692  3.600000  2.888889  9.333333  4.833333  5.166667  3.000000  6.500000  4.375000  5.000000 
average row locality = 5028/1357 = 3.705232
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        11        10        13         9        11        10        10        12        11         9 
dram[1]:         1         0         1         1         9        10         5        11         9        12        13        13         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        14        11        13        10         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        13        13        11        10        11 
dram[5]:         0         0         1         0        11         9         7        10        10        15        14        13        10        10        10         7 
dram[6]:         0         0         1         2         7         8        12        14        12        13        13        16        16        10         9        10 
dram[7]:         1         0         2         1        12         9        13        11         9        13        11        10        13        17         6         8 
dram[8]:         0         0         2         1         6        14         8         8        14        12        12        10        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8        10         9        14        14        14         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        11        13        15        14         6        11         7         7 
total reads: 1422
min_bank_accesses = 0!
chip skew: 143/118 = 1.21
average mf latency per bank:
dram[0]:      32371     42210      9889     24025      1259      5928      1881      4290      8859      7872     28308     33247      9466      9659     16332     17777
dram[1]:      25725     30308      8643     11182      8893      8972      1149       615       834      7861     30250     23337      6775      5016     20370     18033
dram[2]:      31088     29009     14680     15707      9179      2967       865      1518      5201     11516     26493     22158      6583      9933     22403     19509
dram[3]:      21556     22048     17974     11241      5756      7788      3464     10278     14957      4411     38465     17366      7633     14878     25746     18500
dram[4]:      29714     21018      5251      9488      1456      4558      6405       922      5413      5268     13586     32031     11604     13089     14463     17080
dram[5]:      22010     24574      9102     12166      5383      3151       680      8902      3849     12692     37086     23581     11111      9395     17430     19359
dram[6]:      26093     29774      6925      7153       907      3189      2780       533      4295     10241     18167     31775      8208     11690     18365     20072
dram[7]:      38902     24110      6300     11051      2745      9725      3454      6147     10157      7132     21498     24355      8609     11349     20441     20976
dram[8]:      24819     22260      9417     12707      7329      6265      1991       782      8108      3045     17774     29139     14426      3265     19315     18379
dram[9]:      19030     21296      9706      8327      8116      1374      4354      5028      8098      9579     39205     29086      6564     14510     33920     21368
dram[10]:      23188     25799      3169      9318      7769      5152      1002       673     18416      5451     36080     28796       874      8036     26175     27251
maximum mf latency per bank:
dram[0]:      83150    146720     37257    118728     19160     91831     32726    118419     81572     95972     81564    103920     63867     65962     47705     10711
dram[1]:      26338     47722     75416     37260    118704    118497       361       359     10896     81569     81575     66536     64748     65039     10663     47713
dram[2]:      75392     47714    118503    118723    118498     41468       378     33824     59011     81574     86637     66327     77438     73854    118675     47716
dram[3]:      26315     47713    118390     75415    118718     91834     96018    137873    103922     61350    103713     66548     73887     74020     80061     17656
dram[4]:      83139     26333     19149     37256     11647     41474     89888       368     63397     64804     66445     73962     74028    118434     10633     47721
dram[5]:      26317     75387    118610     88834     90089     41464       359     91806     62390     66307    103921     66260     74025     65017     24177     10671
dram[6]:      80056     80059     57573     37256       358     41470     75289       358     64515     89884     66272     81575     86637     66410     47736     80059
dram[7]:     132891     75386     37251     86236     37261     41478     96143     90000     64355     65036     65561     72119     63234     69423     47727     47725
dram[8]:      83137     86225     37251     75404    118322     90002     33815       358     62963     66304    118788     81559     66462     63489     10631     16032
dram[9]:      26317     80060     75410     75430     90090     19122     91818     96035     66279     63087    103904     86632     63023     81499    132675     80059
dram[10]:      80053     63901       416     75431    118713     91842       360       363    118708     62576    103709     81563       367     66356    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826631 n_act=126 n_pre=110 n_req=458 n_rd=1320 n_write=128 bw_util=0.001584
n_activity=8323 dram_eff=0.348
bk0: 76a 1828055i bk1: 80a 1827974i bk2: 72a 1828034i bk3: 88a 1827840i bk4: 124a 1827667i bk5: 104a 1827736i bk6: 88a 1827771i bk7: 92a 1827755i bk8: 68a 1827845i bk9: 68a 1827847i bk10: 64a 1827632i bk11: 60a 1827677i bk12: 52a 1827893i bk13: 64a 1827848i bk14: 116a 1827804i bk15: 104a 1827832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00419567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826671 n_act=128 n_pre=112 n_req=444 n_rd=1280 n_write=124 bw_util=0.001536
n_activity=8341 dram_eff=0.3367
bk0: 76a 1828005i bk1: 76a 1827945i bk2: 80a 1827939i bk3: 76a 1827941i bk4: 124a 1827573i bk5: 108a 1827609i bk6: 64a 1827901i bk7: 76a 1827871i bk8: 48a 1827947i bk9: 80a 1827839i bk10: 72a 1827694i bk11: 64a 1827700i bk12: 52a 1827940i bk13: 64a 1827849i bk14: 100a 1827954i bk15: 120a 1827654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00462229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826669 n_act=122 n_pre=106 n_req=449 n_rd=1292 n_write=126 bw_util=0.001551
n_activity=8169 dram_eff=0.3472
bk0: 76a 1828020i bk1: 80a 1827925i bk2: 72a 1828003i bk3: 92a 1827757i bk4: 108a 1827645i bk5: 116a 1827717i bk6: 84a 1827829i bk7: 92a 1827633i bk8: 44a 1828034i bk9: 68a 1827891i bk10: 64a 1827764i bk11: 60a 1827799i bk12: 76a 1827848i bk13: 44a 1827951i bk14: 104a 1827910i bk15: 112a 1827727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00400095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826607 n_act=133 n_pre=117 n_req=453 n_rd=1340 n_write=118 bw_util=0.001595
n_activity=8811 dram_eff=0.3309
bk0: 80a 1828039i bk1: 84a 1827932i bk2: 96a 1827882i bk3: 80a 1827860i bk4: 124a 1827564i bk5: 116a 1827622i bk6: 96a 1827718i bk7: 80a 1827782i bk8: 64a 1827907i bk9: 80a 1827810i bk10: 64a 1827769i bk11: 44a 1827896i bk12: 64a 1827800i bk13: 56a 1827872i bk14: 104a 1827898i bk15: 108a 1827770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00404963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826619 n_act=120 n_pre=104 n_req=464 n_rd=1344 n_write=128 bw_util=0.00161
n_activity=8368 dram_eff=0.3518
bk0: 88a 1828012i bk1: 76a 1827953i bk2: 68a 1828042i bk3: 92a 1827778i bk4: 100a 1827853i bk5: 120a 1827643i bk6: 80a 1827734i bk7: 76a 1827862i bk8: 64a 1827902i bk9: 64a 1827889i bk10: 60a 1827854i bk11: 72a 1827755i bk12: 76a 1827730i bk13: 56a 1827869i bk14: 132a 1827769i bk15: 120a 1827698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00499476
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826738 n_act=111 n_pre=95 n_req=438 n_rd=1244 n_write=127 bw_util=0.0015
n_activity=7941 dram_eff=0.3453
bk0: 64a 1828122i bk1: 68a 1828012i bk2: 80a 1827909i bk3: 80a 1827841i bk4: 112a 1827668i bk5: 116a 1827735i bk6: 52a 1828019i bk7: 92a 1827628i bk8: 56a 1827831i bk9: 68a 1827897i bk10: 60a 1827740i bk11: 76a 1827721i bk12: 56a 1827808i bk13: 48a 1827954i bk14: 112a 1827900i bk15: 104a 1827794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00511181
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826534 n_act=123 n_pre=107 n_req=495 n_rd=1408 n_write=143 bw_util=0.001697
n_activity=8477 dram_eff=0.3659
bk0: 72a 1828086i bk1: 92a 1827911i bk2: 76a 1827926i bk3: 76a 1827796i bk4: 112a 1827809i bk5: 104a 1827721i bk6: 92a 1827757i bk7: 88a 1827747i bk8: 92a 1827825i bk9: 88a 1827754i bk10: 52a 1827824i bk11: 68a 1827650i bk12: 80a 1827723i bk13: 64a 1827813i bk14: 128a 1827729i bk15: 124a 1827657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00775031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826655 n_act=118 n_pre=102 n_req=462 n_rd=1304 n_write=136 bw_util=0.001575
n_activity=7979 dram_eff=0.3609
bk0: 80a 1827953i bk1: 72a 1827980i bk2: 84a 1827931i bk3: 88a 1827791i bk4: 120a 1827682i bk5: 116a 1827759i bk6: 80a 1827786i bk7: 88a 1827712i bk8: 44a 1827825i bk9: 64a 1827905i bk10: 52a 1827860i bk11: 56a 1827854i bk12: 72a 1827784i bk13: 72a 1827738i bk14: 112a 1827859i bk15: 104a 1827791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00352565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826605 n_act=125 n_pre=109 n_req=468 n_rd=1344 n_write=132 bw_util=0.001615
n_activity=8831 dram_eff=0.3343
bk0: 84a 1827971i bk1: 84a 1827968i bk2: 88a 1827887i bk3: 88a 1827812i bk4: 100a 1827819i bk5: 136a 1827588i bk6: 72a 1827825i bk7: 60a 1827899i bk8: 72a 1827808i bk9: 56a 1827941i bk10: 84a 1827665i bk11: 56a 1827850i bk12: 80a 1827787i bk13: 64a 1827801i bk14: 108a 1827920i bk15: 112a 1827747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00330523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826717 n_act=121 n_pre=105 n_req=436 n_rd=1248 n_write=124 bw_util=0.001501
n_activity=7865 dram_eff=0.3489
bk0: 76a 1827996i bk1: 84a 1827890i bk2: 84a 1827869i bk3: 80a 1827812i bk4: 116a 1827694i bk5: 116a 1827578i bk6: 80a 1827802i bk7: 60a 1827941i bk8: 56a 1828000i bk9: 52a 1827949i bk10: 60a 1827735i bk11: 56a 1827749i bk12: 72a 1827805i bk13: 40a 1827936i bk14: 100a 1827913i bk15: 116a 1827619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00525292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828315 n_nop=1826633 n_act=131 n_pre=115 n_req=461 n_rd=1300 n_write=136 bw_util=0.001571
n_activity=8954 dram_eff=0.3208
bk0: 80a 1827946i bk1: 72a 1827962i bk2: 72a 1827973i bk3: 88a 1827818i bk4: 128a 1827440i bk5: 124a 1827533i bk6: 80a 1827769i bk7: 92a 1827756i bk8: 60a 1827818i bk9: 60a 1827962i bk10: 56a 1827781i bk11: 68a 1827823i bk12: 36a 1828064i bk13: 60a 1827914i bk14: 112a 1827846i bk15: 112a 1827701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00321279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3255
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.7961
	minimum = 6
	maximum = 582
Network latency average = 36.0179
	minimum = 6
	maximum = 335
Slowest packet = 68030
Flit latency average = 43.8028
	minimum = 6
	maximum = 334
Slowest flit = 107424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474218
	minimum = 0.0347464 (at node 3)
	maximum = 0.25139 (at node 44)
Accepted packet rate average = 0.0474218
	minimum = 0.0347464 (at node 3)
	maximum = 0.25139 (at node 44)
Injected flit rate average = 0.0711327
	minimum = 0.0562891 (at node 48)
	maximum = 0.267373 (at node 44)
Accepted flit rate average= 0.0711327
	minimum = 0.0458652 (at node 3)
	maximum = 0.486796 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9737 (8 samples)
	minimum = 6 (8 samples)
	maximum = 156.625 (8 samples)
Network latency average = 14.6722 (8 samples)
	minimum = 6 (8 samples)
	maximum = 99.125 (8 samples)
Flit latency average = 15.3396 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0133527 (8 samples)
	minimum = 0.00976277 (8 samples)
	maximum = 0.0432021 (8 samples)
Accepted packet rate average = 0.0133527 (8 samples)
	minimum = 0.00976277 (8 samples)
	maximum = 0.0432021 (8 samples)
Injected flit rate average = 0.0201444 (8 samples)
	minimum = 0.0124797 (8 samples)
	maximum = 0.0566665 (8 samples)
Accepted flit rate average = 0.0201444 (8 samples)
	minimum = 0.013871 (8 samples)
	maximum = 0.0786615 (8 samples)
Injected packet size average = 1.50864 (8 samples)
Accepted packet size average = 1.50864 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 47 sec (1967 sec)
gpgpu_simulation_rate = 4838 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 157494
gpu_sim_insn = 1536501
gpu_ipc =       9.7559
gpu_tot_sim_cycle = 3164304
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.4935
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7330
partiton_reqs_in_parallel = 3464868
partiton_reqs_in_parallel_total    = 21661836
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9407
partiton_reqs_in_parallel_util = 3464868
partiton_reqs_in_parallel_util_total    = 21661836
gpu_sim_cycle_parition_util = 157494
gpu_tot_sim_cycle_parition_util    = 984636
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      47.2638 GB/Sec
L2_BW_total  =       3.5375 GB/Sec
gpu_total_sim_rate=4596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
531, 364, 567, 505, 607, 286, 608, 271, 271, 535, 505, 503, 271, 593, 449, 684, 359, 487, 528, 333, 567, 214, 214, 199, 359, 388, 229, 214, 396, 214, 385, 555, 462, 229, 448, 436, 422, 437, 801, 525, 214, 342, 199, 214, 448, 214, 199, 199, 644, 199, 199, 333, 214, 229, 474, 410, 307, 329, 463, 199, 348, 214, 214, 407, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 65630
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 57606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3138
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113584	W0_Idle:38493952	W0_Scoreboard:16643317	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 192 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 956 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 3164266 
mrq_lat_table:6795 	159 	269 	1043 	598 	557 	284 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106639 	6926 	266 	378 	521 	243 	1605 	397 	419 	526 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	92840 	3999 	1063 	1106 	13702 	883 	250 	203 	326 	525 	247 	1596 	397 	431 	514 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75751 	6802 	1958 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	586 	34 	2 	2 	5 	11 	17 	13 	14 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        10        10        12        14        13        16        16         9        16        16 
dram[1]:        17        16        15        16        16         6        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        10        12        10        20        13        12         9        16        16 
dram[3]:        16        16        16        15        12        10        14         8         8        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        10         8        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10         8        18        12        12        18        20        17        12        14        18        10 
dram[6]:        16        16        15        15        19        20        14        17        22        10        22        24        21        16        16        16 
dram[7]:        17        16        15        14         6        11        12         8        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16         8        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        12        12        19        18        16        10        16        16 
dram[10]:        17        16        14        14        10        12         6        12         8        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     64576     85810    246486     80383    223363    213418    244501    116562    238741    141447     61186    156970    113776     95224 
dram[1]:    176683     67488    208852     49642    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994     92051    173002    137073    124649     84581    238740    243810     75388    212996     70987    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     84275     70224     56649    199803 
dram[4]:     58476     58500     49844     64208    115886    177281     71769    212672     75432     76565    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     83658     74483    119000    205908     61131     58497     63024 
dram[6]:     58466    103919     70247     70336     78987    125171    136704    204163     75414     85138    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     62866    185563    141784    138032    128376     75454     83684     74593     92819     61119     86344     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     64579    124631    325744    115280    105874     75452     47898     75526    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     65351     99609    124695    224075    124664    206693     84979     83675     75438    238722    218825     59688    133972    205483 
average row accesses per activate:
dram[0]:  3.636364  2.916667  3.888889  3.000000  3.200000  3.000000  3.142857  2.818182  3.235294  3.473684  3.333333  3.421053  3.647059  3.352941  3.437500  4.750000 
dram[1]:  4.000000  4.111111  3.090909  4.875000  2.592592  2.225806  3.173913  3.250000  3.764706  3.181818  2.739130  3.210526  4.071429  2.619048  3.411765  3.866667 
dram[2]:  4.500000  3.250000  3.800000  2.750000  2.760000  3.300000  2.384615  2.791667  4.214286  3.666667  3.090909  4.187500  3.733333  3.933333  5.454545  3.588235 
dram[3]:  4.500000  3.000000  3.000000  2.750000  2.629630  2.480000  3.400000  2.791667  2.739130  3.222222  3.611111  3.928571  3.058824  3.733333  3.333333  4.307693 
dram[4]:  2.666667  2.916667  4.111111  3.636364  3.300000  2.840000  2.636364  2.809524  3.529412  3.266667  3.666667  3.647059  3.777778  3.050000  3.866667  3.352941 
dram[5]:  3.857143  3.444444  3.500000  3.333333  2.692308  3.350000  4.214286  2.423077  3.400000  4.923077  3.882353  3.500000  3.176471  4.428571  4.636364  2.894737 
dram[6]:  4.250000  2.923077  3.636364  3.400000  4.058824  3.450000  3.300000  3.470588  4.214286  3.450000  4.923077  4.214286  4.000000  3.687500  3.421053  4.000000 
dram[7]:  3.200000  4.500000  3.727273  3.076923  2.750000  3.300000  2.809524  2.818182  3.380952  4.066667  4.066667  4.071429  3.500000  3.277778  3.823529  4.333333 
dram[8]:  3.400000  5.142857  3.545455  3.071429  3.476191  2.785714  3.300000  2.423077  3.000000  4.428571  3.190476  4.000000  3.882353  3.277778  3.857143  3.647059 
dram[9]:  3.181818  3.000000  3.300000  2.615385  3.000000  2.615385  2.952381  3.470588  4.285714  3.625000  5.153846  4.066667  3.625000  2.904762  4.142857  3.294118 
dram[10]:  3.083333  3.363636  3.000000  3.166667  2.193548  2.500000  2.481482  2.791667  2.727273  4.142857  4.062500  4.333333  3.111111  4.000000  3.277778  3.055556 
average row locality = 9736/2917 = 3.337676
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        17        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        11        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        17        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        17        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        19        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2172
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      16927     26612     15739     23369      4217     14662      4606      5371     12194     11373     20809     17554      9908      8471     14948     14293
dram[1]:      17759     17215     10052     12796      9895      8236      3472      2333     11327     14755     20235     16001      5746      5876     15453     15609
dram[2]:      18158     16397     11786     13340      8116      7124      2565      3157     11397     13158     19597     15289      9466     12523     15877     17785
dram[3]:      13501     14282     15233     11777      6028      6500      6445      7663     15517      8440     18937     13579      7692     14776     17364     16171
dram[4]:      21948     12990      9654     10005      4309      6472      6718      2890      6509      7869      9445     22508     13034      9143     18324     13717
dram[5]:      14847     15151     12985      7885      9553      5284      3168      7387      7088     14423     21336     16914     10844      8805     14297     16151
dram[6]:      15337     19321      7944     20686      4051      4738      4902      3216      6956     11896     13524     21770      9836      9078     14581     17932
dram[7]:      27117     17759     11398     18180      6586      9463      5529      6818     10656     11555     15934     13105     11324     11194     15242     17036
dram[8]:      16811     14621     12655     13149      9334      6805      3821      2763     10336      7547     14986     18417     10969      6154     13858     15478
dram[9]:      12059     12857     17867     10107      6755      3367      6652      4415      8284     12870     24410     21445      8813     11646     21702     15875
dram[10]:      14674     14111      8463     10133      6841      6015      3187      2389     15496      9027     22354     20928      6367      6106     18831     19087
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     32726    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      26338     47722     99980    100045    118704    118497     20944     20941     70723     81569     81575     70716     64748     84148     89222     89228
dram[2]:      75392     47714    118503    118723    118498    100019     20947     33824     70690     81574     86637     70723     84080     84163    118675     89184
dram[3]:      26315     47713    118390     99982    118718     91834     96018    137873    103922     70714    103713     70750     84093     84103     89162     89223
dram[4]:      83139     26333    100074    100004    100038    100003     89888     20929     70726     70722     70644     73962     84120    118434     89253     47721
dram[5]:      26317     75387    118610     88834    100019     99989     20937     91806     70681     70707    103921     70580     84093     84091     24177     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     20935     70533     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     70705     70690     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     33815     20923     70639     70693    118788     81559     66462     84164     12378     89198
dram[9]:      26317     80060    100043    100056     90090     20970     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     63901    100030     99950    118713     91842     20870     20880    118708     70699    103709     81563     84162     66356    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117313 n_act=265 n_pre=249 n_req=881 n_rd=2732 n_write=198 bw_util=0.002763
n_activity=14705 dram_eff=0.3985
bk0: 160a 2119894i bk1: 136a 2119810i bk2: 132a 2120024i bk3: 148a 2119683i bk4: 192a 2119508i bk5: 184a 2119403i bk6: 196a 2119604i bk7: 184a 2119560i bk8: 156a 2119735i bk9: 192a 2119490i bk10: 172a 2119315i bk11: 184a 2119123i bk12: 184a 2119525i bk13: 160a 2119570i bk14: 172a 2119733i bk15: 180a 2119775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00669949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117171 n_act=285 n_pre=269 n_req=905 n_rd=2836 n_write=196 bw_util=0.002859
n_activity=15800 dram_eff=0.3838
bk0: 124a 2120117i bk1: 148a 2119991i bk2: 132a 2120086i bk3: 152a 2119969i bk4: 212a 2119407i bk5: 212a 2119337i bk6: 228a 2119396i bk7: 188a 2119416i bk8: 192a 2119448i bk9: 212a 2119318i bk10: 180a 2119297i bk11: 168a 2119431i bk12: 164a 2119753i bk13: 152a 2119664i bk14: 188a 2119775i bk15: 184a 2119615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00638734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117257 n_act=262 n_pre=246 n_req=895 n_rd=2796 n_write=196 bw_util=0.002822
n_activity=15007 dram_eff=0.3987
bk0: 144a 2120118i bk1: 156a 2119904i bk2: 144a 2119983i bk3: 128a 2119962i bk4: 212a 2119385i bk5: 200a 2119448i bk6: 180a 2119471i bk7: 200a 2119452i bk8: 172a 2119711i bk9: 156a 2119775i bk10: 192a 2119300i bk11: 200a 2119286i bk12: 160a 2119769i bk13: 168a 2119645i bk14: 188a 2119893i bk15: 196a 2119652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00553293
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117278 n_act=277 n_pre=261 n_req=877 n_rd=2752 n_write=189 bw_util=0.002774
n_activity=15432 dram_eff=0.3812
bk0: 144a 2119996i bk1: 144a 2119830i bk2: 152a 2119790i bk3: 128a 2119776i bk4: 212a 2119290i bk5: 184a 2119493i bk6: 204a 2119638i bk7: 204a 2119334i bk8: 188a 2119404i bk9: 168a 2119557i bk10: 196a 2119347i bk11: 156a 2119539i bk12: 144a 2119652i bk13: 160a 2119567i bk14: 192a 2119713i bk15: 176a 2119749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00602615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117357 n_act=266 n_pre=250 n_req=868 n_rd=2688 n_write=196 bw_util=0.00272
n_activity=15036 dram_eff=0.3836
bk0: 128a 2120076i bk1: 140a 2119917i bk2: 144a 2119948i bk3: 156a 2119816i bk4: 200a 2119574i bk5: 216a 2119424i bk6: 168a 2119623i bk7: 172a 2119585i bk8: 176a 2119675i bk9: 128a 2119778i bk10: 148a 2119649i bk11: 180a 2119377i bk12: 196a 2119410i bk13: 176a 2119376i bk14: 184a 2119830i bk15: 176a 2119722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00689329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117442 n_act=248 n_pre=232 n_req=858 n_rd=2636 n_write=199 bw_util=0.002674
n_activity=14468 dram_eff=0.3919
bk0: 108a 2120218i bk1: 124a 2120028i bk2: 136a 2120027i bk3: 156a 2119755i bk4: 208a 2119397i bk5: 200a 2119493i bk6: 172a 2119853i bk7: 184a 2119416i bk8: 140a 2119674i bk9: 192a 2119722i bk10: 176a 2119550i bk11: 184a 2119500i bk12: 148a 2119672i bk13: 180a 2119690i bk14: 156a 2120036i bk15: 172a 2119597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00633453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117279 n_act=242 n_pre=226 n_req=904 n_rd=2808 n_write=202 bw_util=0.002839
n_activity=14404 dram_eff=0.4179
bk0: 136a 2120116i bk1: 152a 2119993i bk2: 156a 2119870i bk3: 128a 2119892i bk4: 208a 2119636i bk5: 200a 2119450i bk6: 200a 2119648i bk7: 164a 2119725i bk8: 172a 2119820i bk9: 212a 2119546i bk10: 184a 2119535i bk11: 156a 2119524i bk12: 172a 2119714i bk13: 164a 2119634i bk14: 212a 2119546i bk15: 192a 2119630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00874216
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117357 n_act=255 n_pre=239 n_req=875 n_rd=2708 n_write=198 bw_util=0.002741
n_activity=14475 dram_eff=0.4015
bk0: 124a 2120048i bk1: 108a 2120141i bk2: 156a 2119990i bk3: 152a 2119800i bk4: 200a 2119425i bk5: 196a 2119491i bk6: 172a 2119635i bk7: 180a 2119463i bk8: 216a 2119093i bk9: 180a 2119395i bk10: 172a 2119489i bk11: 160a 2119490i bk12: 156a 2119778i bk13: 160a 2119476i bk14: 212a 2119555i bk15: 164a 2119734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00597192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117174 n_act=271 n_pre=255 n_req=915 n_rd=2856 n_write=201 bw_util=0.002883
n_activity=15587 dram_eff=0.3922
bk0: 136a 2120077i bk1: 144a 2120038i bk2: 148a 2120050i bk3: 164a 2119781i bk4: 216a 2119526i bk5: 248a 2119259i bk6: 200a 2119512i bk7: 184a 2119290i bk8: 160a 2119718i bk9: 180a 2119624i bk10: 196a 2119451i bk11: 156a 2119516i bk12: 176a 2119679i bk13: 172a 2119555i bk14: 172a 2119870i bk15: 204a 2119569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00511798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117358 n_act=259 n_pre=243 n_req=875 n_rd=2696 n_write=201 bw_util=0.002732
n_activity=14648 dram_eff=0.3955
bk0: 140a 2119982i bk1: 156a 2119700i bk2: 124a 2120060i bk3: 124a 2119896i bk4: 192a 2119607i bk5: 208a 2119371i bk6: 184a 2119626i bk7: 172a 2119535i bk8: 172a 2119887i bk9: 164a 2119616i bk10: 188a 2119514i bk11: 164a 2119415i bk12: 160a 2119603i bk13: 180a 2119464i bk14: 188a 2119861i bk15: 180a 2119451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00708049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120757 n_nop=2117253 n_act=288 n_pre=272 n_req=883 n_rd=2748 n_write=196 bw_util=0.002776
n_activity=16003 dram_eff=0.3679
bk0: 144a 2119970i bk1: 148a 2120018i bk2: 148a 2119967i bk3: 144a 2119797i bk4: 208a 2119243i bk5: 176a 2119456i bk6: 204a 2119383i bk7: 200a 2119386i bk8: 172a 2119513i bk9: 168a 2119657i bk10: 180a 2119523i bk11: 188a 2119611i bk12: 160a 2119770i bk13: 140a 2119809i bk14: 192a 2119767i bk15: 176a 2119668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00481668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 138, Reservation_fails = 1
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22027
	minimum = 6
	maximum = 68
Network latency average = 8.06974
	minimum = 6
	maximum = 52
Slowest packet = 82452
Flit latency average = 7.53399
	minimum = 6
	maximum = 51
Slowest flit = 169176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00997301
	minimum = 0.00607011 (at node 4)
	maximum = 0.0119085 (at node 33)
Accepted packet rate average = 0.00997301
	minimum = 0.00607011 (at node 4)
	maximum = 0.0119085 (at node 33)
Injected flit rate average = 0.015674
	minimum = 0.00775273 (at node 4)
	maximum = 0.0223756 (at node 33)
Accepted flit rate average= 0.015674
	minimum = 0.0109846 (at node 4)
	maximum = 0.0216708 (at node 17)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5566 (9 samples)
	minimum = 6 (9 samples)
	maximum = 146.778 (9 samples)
Network latency average = 13.9386 (9 samples)
	minimum = 6 (9 samples)
	maximum = 93.8889 (9 samples)
Flit latency average = 14.4724 (9 samples)
	minimum = 6 (9 samples)
	maximum = 93 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0129772 (9 samples)
	minimum = 0.00935248 (9 samples)
	maximum = 0.039725 (9 samples)
Accepted packet rate average = 0.0129772 (9 samples)
	minimum = 0.00935248 (9 samples)
	maximum = 0.039725 (9 samples)
Injected flit rate average = 0.0196477 (9 samples)
	minimum = 0.0119545 (9 samples)
	maximum = 0.0528564 (9 samples)
Accepted flit rate average = 0.0196477 (9 samples)
	minimum = 0.0135503 (9 samples)
	maximum = 0.0723292 (9 samples)
Injected packet size average = 1.51402 (9 samples)
Accepted packet size average = 1.51402 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 5 sec (2405 sec)
gpgpu_simulation_rate = 4596 (inst/sec)
gpgpu_simulation_rate = 1315 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4306
gpu_sim_insn = 1211812
gpu_ipc =     281.4241
gpu_tot_sim_cycle = 3390760
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.6175
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7331
partiton_reqs_in_parallel = 94732
partiton_reqs_in_parallel_total    = 25126704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4383
partiton_reqs_in_parallel_util = 94732
partiton_reqs_in_parallel_util_total    = 25126704
gpu_sim_cycle_parition_util = 4306
gpu_tot_sim_cycle_parition_util    = 1142130
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     223.8188 GB/Sec
L2_BW_total  =       3.5854 GB/Sec
gpu_total_sim_rate=5054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373118
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
603, 436, 639, 577, 679, 358, 680, 343, 343, 607, 577, 575, 343, 665, 521, 756, 395, 523, 564, 369, 603, 250, 250, 235, 395, 424, 265, 250, 432, 250, 421, 591, 498, 265, 484, 472, 458, 473, 837, 561, 250, 378, 235, 250, 484, 250, 235, 235, 680, 235, 235, 369, 250, 265, 510, 446, 343, 365, 499, 235, 384, 250, 250, 443, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 142816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 133029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4901
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228844	W0_Idle:38542844	W0_Scoreboard:16655507	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 192 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 904 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 3390759 
mrq_lat_table:6795 	159 	269 	1043 	598 	557 	284 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115163 	8057 	357 	644 	677 	243 	1605 	397 	419 	526 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	94645 	4335 	1395 	2823 	17821 	2189 	317 	293 	604 	643 	247 	1596 	397 	431 	514 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	77544 	7051 	1964 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	591 	38 	2 	2 	5 	11 	17 	13 	14 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        10        10        12        14        13        16        16         9        16        16 
dram[1]:        17        16        15        16        16         6        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        10        12        10        20        13        12         9        16        16 
dram[3]:        16        16        16        15        12        10        14         8         8        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        10         8        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10         8        18        12        12        18        20        17        12        14        18        10 
dram[6]:        16        16        15        15        19        20        14        17        22        10        22        24        21        16        16        16 
dram[7]:        17        16        15        14         6        11        12         8        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16         8        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        12        12        19        18        16        10        16        16 
dram[10]:        17        16        14        14        10        12         6        12         8        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     64576     85810    246486     80383    223363    213418    244501    116562    238741    141447     61186    156970    113776     95224 
dram[1]:    176683     67488    208852     49642    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994     92051    173002    137073    124649     84581    238740    243810     75388    212996     70987    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     84275     70224     56649    199803 
dram[4]:     58476     58500     49844     64208    115886    177281     71769    212672     75432     76565    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     83658     74483    119000    205908     61131     58497     63024 
dram[6]:     58466    103919     70247     70336     78987    125171    136704    204163     75414     85138    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     62866    185563    141784    138032    128376     75454     83684     74593     92819     61119     86344     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     64579    124631    325744    115280    105874     75452     47898     75526    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     65351     99609    124695    224075    124664    206693     84979     83675     75438    238722    218825     59688    133972    205483 
average row accesses per activate:
dram[0]:  3.636364  2.916667  3.888889  3.000000  3.200000  3.000000  3.142857  2.818182  3.235294  3.473684  3.333333  3.421053  3.647059  3.352941  3.437500  4.750000 
dram[1]:  4.000000  4.111111  3.090909  4.875000  2.592592  2.225806  3.173913  3.250000  3.764706  3.181818  2.739130  3.210526  4.071429  2.619048  3.411765  3.866667 
dram[2]:  4.500000  3.250000  3.800000  2.750000  2.760000  3.300000  2.384615  2.791667  4.214286  3.666667  3.090909  4.187500  3.733333  3.933333  5.454545  3.588235 
dram[3]:  4.500000  3.000000  3.000000  2.750000  2.629630  2.480000  3.400000  2.791667  2.739130  3.222222  3.611111  3.928571  3.058824  3.733333  3.333333  4.307693 
dram[4]:  2.666667  2.916667  4.111111  3.636364  3.300000  2.840000  2.636364  2.809524  3.529412  3.266667  3.666667  3.647059  3.777778  3.050000  3.866667  3.352941 
dram[5]:  3.857143  3.444444  3.500000  3.333333  2.692308  3.350000  4.214286  2.423077  3.400000  4.923077  3.882353  3.500000  3.176471  4.428571  4.636364  2.894737 
dram[6]:  4.250000  2.923077  3.636364  3.400000  4.058824  3.450000  3.300000  3.470588  4.214286  3.450000  4.923077  4.214286  4.000000  3.687500  3.421053  4.000000 
dram[7]:  3.200000  4.500000  3.727273  3.076923  2.750000  3.300000  2.809524  2.818182  3.380952  4.066667  4.066667  4.071429  3.500000  3.277778  3.823529  4.333333 
dram[8]:  3.400000  5.142857  3.545455  3.071429  3.476191  2.785714  3.300000  2.423077  3.000000  4.428571  3.190476  4.000000  3.882353  3.277778  3.857143  3.647059 
dram[9]:  3.181818  3.000000  3.300000  2.615385  3.000000  2.615385  2.952381  3.470588  4.285714  3.625000  5.153846  4.066667  3.625000  2.904762  4.142857  3.294118 
dram[10]:  3.083333  3.363636  3.000000  3.166667  2.193548  2.500000  2.481482  2.791667  2.727273  4.142857  4.062500  4.333333  3.111111  4.000000  3.277778  3.055556 
average row locality = 9736/2917 = 3.337676
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        17        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        11        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        17        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        17        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        19        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2172
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      17471     27252     16387     23940      4433     14894      4674      5448     12194     11373     20809     17554      9908      8471     15733     14991
dram[1]:      18400     17772     10694     13384     10092      8429      3532      2404     11327     14755     20235     16001      5746      5876     16263     16288
dram[2]:      18865     17059     12375     14035      8312      7319      2633      3224     11397     13158     19597     15289      9466     12523     16690     18503
dram[3]:      14220     14999     15805     12461      6234      6724      6519      7732     15517      8440     18937     13579      7692     14776     18103     16984
dram[4]:      22722     13742     10244     10576      4511      6654      6792      2963      6509      7869      9445     22508     13034      9143     19018     14389
dram[5]:      15726     15903     13675      8470      9741      5480      3238      7458      7088     14423     21336     16914     10844      8805     15195     16911
dram[6]:      15981     19888      8488     21327      4234      4924      4966      3289      6956     11896     13524     21770      9836      9078     15243     18562
dram[7]:      27801     18585     11926     18723      6783      9667      5603      6890     10656     11555     15934     13105     11324     11194     15848     17741
dram[8]:      17653     15355     13299     13715      9568      7004      3898      2840     10336      7547     14986     18417     18090      6154     14606     16048
dram[9]:      12860     13539     18542     10749      6957      3558      6710      4479      8284     12870     24410     21445      8813     11646     22412     16436
dram[10]:      15331     14790      9006     10703      7028      6230      3242      2442     15496      9027     22354     20928      6367      6106     19474     19772
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     32726    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      26338     47722     99980    100045    118704    118497     20944     20941     70723     81569     81575     70716     64748     84148     89222     89228
dram[2]:      75392     47714    118503    118723    118498    100019     20947     33824     70690     81574     86637     70723     84080     84163    118675     89184
dram[3]:      26315     47713    118390     99982    118718     91834     96018    137873    103922     70714    103713     70750     84093     84103     89162     89223
dram[4]:      83139     26333    100074    100004    100038    100003     89888     20929     70726     70722     70644     73962     84120    118434     89253     47721
dram[5]:      26317     75387    118610     88834    100019     99989     20937     91806     70681     70707    103921     70580     84093     84091     24177     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     20935     70533     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     70705     70690     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     33815     20923     70639     70693    118788     81559     66462     84164     12378     89198
dram[9]:      26317     80060    100043    100056     90090     20970     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     63901    100030     99950    118713     91842     20870     20880    118708     70699    103709     81563     84162     66356    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125307 n_act=265 n_pre=249 n_req=881 n_rd=2732 n_write=198 bw_util=0.002753
n_activity=14705 dram_eff=0.3985
bk0: 160a 2127888i bk1: 136a 2127804i bk2: 132a 2128018i bk3: 148a 2127677i bk4: 192a 2127502i bk5: 184a 2127397i bk6: 196a 2127598i bk7: 184a 2127554i bk8: 156a 2127729i bk9: 192a 2127484i bk10: 172a 2127309i bk11: 184a 2127117i bk12: 184a 2127519i bk13: 160a 2127564i bk14: 172a 2127727i bk15: 180a 2127769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00667434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125165 n_act=285 n_pre=269 n_req=905 n_rd=2836 n_write=196 bw_util=0.002849
n_activity=15800 dram_eff=0.3838
bk0: 124a 2128111i bk1: 148a 2127985i bk2: 132a 2128080i bk3: 152a 2127963i bk4: 212a 2127401i bk5: 212a 2127331i bk6: 228a 2127390i bk7: 188a 2127410i bk8: 192a 2127442i bk9: 212a 2127312i bk10: 180a 2127291i bk11: 168a 2127425i bk12: 164a 2127747i bk13: 152a 2127658i bk14: 188a 2127769i bk15: 184a 2127609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00636336
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125251 n_act=262 n_pre=246 n_req=895 n_rd=2796 n_write=196 bw_util=0.002811
n_activity=15007 dram_eff=0.3987
bk0: 144a 2128112i bk1: 156a 2127898i bk2: 144a 2127977i bk3: 128a 2127956i bk4: 212a 2127379i bk5: 200a 2127442i bk6: 180a 2127465i bk7: 200a 2127446i bk8: 172a 2127705i bk9: 156a 2127769i bk10: 192a 2127294i bk11: 200a 2127280i bk12: 160a 2127763i bk13: 168a 2127639i bk14: 188a 2127887i bk15: 196a 2127646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00551215
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125272 n_act=277 n_pre=261 n_req=877 n_rd=2752 n_write=189 bw_util=0.002763
n_activity=15432 dram_eff=0.3812
bk0: 144a 2127990i bk1: 144a 2127824i bk2: 152a 2127784i bk3: 128a 2127770i bk4: 212a 2127284i bk5: 184a 2127487i bk6: 204a 2127632i bk7: 204a 2127328i bk8: 188a 2127398i bk9: 168a 2127551i bk10: 196a 2127341i bk11: 156a 2127533i bk12: 144a 2127646i bk13: 160a 2127561i bk14: 192a 2127707i bk15: 176a 2127743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00600352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125351 n_act=266 n_pre=250 n_req=868 n_rd=2688 n_write=196 bw_util=0.00271
n_activity=15036 dram_eff=0.3836
bk0: 128a 2128070i bk1: 140a 2127911i bk2: 144a 2127942i bk3: 156a 2127810i bk4: 200a 2127568i bk5: 216a 2127418i bk6: 168a 2127617i bk7: 172a 2127579i bk8: 176a 2127669i bk9: 128a 2127772i bk10: 148a 2127643i bk11: 180a 2127371i bk12: 196a 2127404i bk13: 176a 2127370i bk14: 184a 2127824i bk15: 176a 2127716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00686741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125436 n_act=248 n_pre=232 n_req=858 n_rd=2636 n_write=199 bw_util=0.002664
n_activity=14468 dram_eff=0.3919
bk0: 108a 2128212i bk1: 124a 2128022i bk2: 136a 2128021i bk3: 156a 2127749i bk4: 208a 2127391i bk5: 200a 2127487i bk6: 172a 2127847i bk7: 184a 2127410i bk8: 140a 2127668i bk9: 192a 2127716i bk10: 176a 2127544i bk11: 184a 2127494i bk12: 148a 2127666i bk13: 180a 2127684i bk14: 156a 2128030i bk15: 172a 2127591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00631074
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125273 n_act=242 n_pre=226 n_req=904 n_rd=2808 n_write=202 bw_util=0.002828
n_activity=14404 dram_eff=0.4179
bk0: 136a 2128110i bk1: 152a 2127987i bk2: 156a 2127864i bk3: 128a 2127886i bk4: 208a 2127630i bk5: 200a 2127444i bk6: 200a 2127642i bk7: 164a 2127719i bk8: 172a 2127814i bk9: 212a 2127540i bk10: 184a 2127529i bk11: 156a 2127518i bk12: 172a 2127708i bk13: 164a 2127628i bk14: 212a 2127540i bk15: 192a 2127624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00870933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125351 n_act=255 n_pre=239 n_req=875 n_rd=2708 n_write=198 bw_util=0.00273
n_activity=14475 dram_eff=0.4015
bk0: 124a 2128042i bk1: 108a 2128135i bk2: 156a 2127984i bk3: 152a 2127794i bk4: 200a 2127419i bk5: 196a 2127485i bk6: 172a 2127629i bk7: 180a 2127457i bk8: 216a 2127087i bk9: 180a 2127389i bk10: 172a 2127483i bk11: 160a 2127484i bk12: 156a 2127772i bk13: 160a 2127470i bk14: 212a 2127549i bk15: 164a 2127728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0059495
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125168 n_act=271 n_pre=255 n_req=915 n_rd=2856 n_write=201 bw_util=0.002872
n_activity=15587 dram_eff=0.3922
bk0: 136a 2128071i bk1: 144a 2128032i bk2: 148a 2128044i bk3: 164a 2127775i bk4: 216a 2127520i bk5: 248a 2127253i bk6: 200a 2127506i bk7: 184a 2127284i bk8: 160a 2127712i bk9: 180a 2127618i bk10: 196a 2127445i bk11: 156a 2127510i bk12: 176a 2127673i bk13: 172a 2127549i bk14: 172a 2127864i bk15: 204a 2127563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00509876
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125352 n_act=259 n_pre=243 n_req=875 n_rd=2696 n_write=201 bw_util=0.002722
n_activity=14648 dram_eff=0.3955
bk0: 140a 2127976i bk1: 156a 2127694i bk2: 124a 2128054i bk3: 124a 2127890i bk4: 192a 2127601i bk5: 208a 2127365i bk6: 184a 2127620i bk7: 172a 2127529i bk8: 172a 2127881i bk9: 164a 2127610i bk10: 188a 2127508i bk11: 164a 2127409i bk12: 160a 2127597i bk13: 180a 2127458i bk14: 188a 2127855i bk15: 180a 2127445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0070539
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128751 n_nop=2125247 n_act=288 n_pre=272 n_req=883 n_rd=2748 n_write=196 bw_util=0.002766
n_activity=16003 dram_eff=0.3679
bk0: 144a 2127964i bk1: 148a 2128012i bk2: 148a 2127961i bk3: 144a 2127791i bk4: 208a 2127237i bk5: 176a 2127450i bk6: 204a 2127377i bk7: 200a 2127380i bk8: 172a 2127507i bk9: 168a 2127651i bk10: 180a 2127517i bk11: 188a 2127605i bk12: 160a 2127764i bk13: 140a 2127803i bk14: 192a 2127761i bk15: 176a 2127662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00479859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 1
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3305
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.5189
	minimum = 6
	maximum = 588
Network latency average = 40.2427
	minimum = 6
	maximum = 338
Slowest packet = 239070
Flit latency average = 49.9488
	minimum = 6
	maximum = 337
Slowest flit = 371181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472381
	minimum = 0.0357724 (at node 13)
	maximum = 0.278746 (at node 44)
Accepted packet rate average = 0.0472381
	minimum = 0.0357724 (at node 13)
	maximum = 0.278746 (at node 44)
Injected flit rate average = 0.0708571
	minimum = 0.0528455 (at node 48)
	maximum = 0.289431 (at node 44)
Accepted flit rate average= 0.0708571
	minimum = 0.0432056 (at node 13)
	maximum = 0.546806 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.0529 (10 samples)
	minimum = 6 (10 samples)
	maximum = 190.9 (10 samples)
Network latency average = 16.569 (10 samples)
	minimum = 6 (10 samples)
	maximum = 118.3 (10 samples)
Flit latency average = 18.02 (10 samples)
	minimum = 6 (10 samples)
	maximum = 117.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0164033 (10 samples)
	minimum = 0.0119945 (10 samples)
	maximum = 0.0636271 (10 samples)
Accepted packet rate average = 0.0164033 (10 samples)
	minimum = 0.0119945 (10 samples)
	maximum = 0.0636271 (10 samples)
Injected flit rate average = 0.0247686 (10 samples)
	minimum = 0.0160436 (10 samples)
	maximum = 0.0765138 (10 samples)
Accepted flit rate average = 0.0247686 (10 samples)
	minimum = 0.0165158 (10 samples)
	maximum = 0.119777 (10 samples)
Injected packet size average = 1.50998 (10 samples)
Accepted packet size average = 1.50998 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 27 sec (2427 sec)
gpgpu_simulation_rate = 5054 (inst/sec)
gpgpu_simulation_rate = 1397 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 185149
gpu_sim_insn = 2703696
gpu_ipc =      14.6028
gpu_tot_sim_cycle = 3803131
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.9362
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 96763
gpu_stall_icnt2sh    = 460573
partiton_reqs_in_parallel = 3976671
partiton_reqs_in_parallel_total    = 25221436
partiton_level_parallism =      21.4782
partiton_level_parallism_total  =       7.6774
partiton_reqs_in_parallel_util = 3976671
partiton_reqs_in_parallel_util_total    = 25221436
gpu_sim_cycle_parition_util = 185148
gpu_tot_sim_cycle_parition_util    = 1146436
partiton_level_parallism_util =      21.4783
partiton_level_parallism_util_total  =      21.9273
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     154.0065 GB/Sec
L2_BW_total  =      10.6942 GB/Sec
gpu_total_sim_rate=5040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 778, 930, 826, 908, 660, 978, 645, 711, 811, 867, 907, 631, 1147, 829, 986, 730, 782, 821, 706, 822, 600, 522, 440, 693, 681, 604, 443, 703, 495, 771, 861, 738, 479, 798, 728, 688, 855, 1149, 1049, 524, 697, 498, 465, 863, 518, 258, 540, 997, 451, 629, 678, 500, 610, 864, 704, 556, 712, 713, 541, 598, 694, 476, 932, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 619355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 608596
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5873
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:752293	W0_Idle:40471953	W0_Scoreboard:21471349	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 748 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 3802762 
mrq_lat_table:10744 	339 	569 	1505 	1237 	1443 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	383521 	34554 	2410 	869 	714 	262 	1985 	1214 	2519 	873 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	220281 	41816 	78045 	29224 	30808 	18946 	1391 	406 	639 	675 	266 	1976 	1214 	2531 	861 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146560 	57913 	73870 	11333 	264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	827 	47 	2 	5 	7 	12 	21 	20 	16 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        11        20        13        13        13        16        16 
dram[3]:        16        16        16        15        12        10        14         9         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        10        10        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        10 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14         8        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        12        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486     80383    223363    213418    244501    116562    238741    141447     71824    156970    113776     95224 
dram[1]:    176683     67488    208852     49642    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994     92051    173002    137073    124649    117534    238740    243810     75388    212996     71772    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     84275     71814     56649    199803 
dram[4]:     58476     58500     49844     64208    115886    177281     71769    212672     86733     86753    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     74483    119000    205908     74681     58497     63024 
dram[6]:     58466    103919     70247     70336     78987    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     74593     92819     69181     86344     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     69364    124631    325744    115280    105874     86745     86738     75526    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     75438    238722    218825     71805    133972    205483 
average row accesses per activate:
dram[0]:  3.772727  3.850000  3.772727  2.892857  3.793103  3.933333  4.103448  4.233333  4.296296  4.033333  4.241379  4.481482  3.896552  3.500000  4.347826  4.809524 
dram[1]:  4.588235  4.105263  3.545455  5.200000  3.264706  2.815789  4.096774  4.392857  4.214286  3.696970  3.870968  4.133333  3.931035  3.437500  3.884615  4.571429 
dram[2]:  4.277778  4.105263  3.545455  4.157895  3.257143  4.035714  3.558824  3.562500  5.363636  4.640000  3.969697  5.458333  4.692307  3.800000  5.526316  4.280000 
dram[3]:  4.294117  3.700000  3.952381  3.904762  3.411765  3.171429  4.250000  3.593750  3.485714  3.636364  4.392857  5.130435  3.656250  3.833333  3.333333  4.250000 
dram[4]:  3.857143  3.950000  4.500000  3.818182  3.758621  3.218750  3.666667  4.206897  4.285714  4.880000  4.777778  4.241379  3.656250  3.741935  4.565217  4.695652 
dram[5]:  4.470588  4.000000  3.842105  3.375000  3.382353  3.821429  4.954545  3.235294  4.782609  5.173913  4.920000  4.807693  3.709677  3.656250  5.555555  3.814815 
dram[6]:  5.000000  3.347826  4.500000  4.000000  4.115385  4.259259  4.214286  4.720000  4.960000  4.161290  5.681818  5.565217  4.071429  3.962963  4.160000  4.714286 
dram[7]:  4.210526  5.714286  4.250000  3.291667  3.562500  3.571429  4.068965  3.833333  3.906250  4.692307  5.333333  4.869565  3.531250  3.741935  4.217391  5.388889 
dram[8]:  4.315790  4.529412  4.157895  3.038461  3.533333  3.111111  4.214286  3.529412  3.454545  4.840000  4.275862  5.272727  3.741935  4.068965  4.227273  4.130435 
dram[9]:  4.000000  3.636364  3.761905  3.192308  3.281250  3.000000  4.103448  4.440000  4.913043  4.142857  5.375000  5.434783  3.612903  3.281250  4.318182  4.173913 
dram[10]:  3.727273  3.727273  3.480000  3.565217  2.846154  3.085714  3.342857  3.843750  3.676471  4.875000  5.291667  4.629630  3.533333  4.400000  4.120000  3.464286 
average row locality = 18577/4616 = 4.024480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      22527     24494     15821     21155     15593     19524     16136     16010     16246     15292     21939     23079     11348      9977     17069     16944
dram[1]:      21141     19362     13490     15895     18559     16917     15721     14691     16410     20672     23479     22935     10495      8158     17192     17828
dram[2]:      21233     20855     15797     15674     15312     15933     17011     11752     17685     19946     24651     22487     11392     12007     15747     20229
dram[3]:      18978     18233     17084     14220     13830     15305     16228     17978     18563     15682     25257     22458     10630     13874     17946     16474
dram[4]:      22273     18325     14041     14088     14614     15345     18141     16261     14597     14127     20564     26519     12655     11149     20575     17457
dram[5]:      16839     20411     15957     13104     17217     15417     12324     17124     15201     19133     26914     25473     10103     10242     18216     16576
dram[6]:      20726     22181     14456     18512     15229     14184     17001     15633     13082     17888     24138     25288     10540      9346     16535     18537
dram[7]:      25516     19393     15481     19150     14233     18957     18668     16699     15294     16649     24684     22199     12245     11304     20777     18194
dram[8]:      19156     19318     15002     17931     18727     15916     15515     17407     16132     16020     23568     22332     16696      9103     17378     18039
dram[9]:      17635     18418     17407     13998     16051     15253     16543     15878     16952     16261     27022     26134     10985     11220     23169     19113
dram[10]:      18237     18633     13126     13931     15539     14434     17467     15700     20487     14451     26583     25109      9081      8532     19456     19347
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      69588     69738     99980    100045    118704    118497     61452     61357     70723     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     70690     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     70714    103713     70750     84093     84103     89162     89223
dram[4]:      83139     69570    100074    100004    100038    100003     89888     61381     70726     70722     70644     73962     84120    118434     89253     69774
dram[5]:      69740     75387    118610     88834    100019     99989     61363     91806     70681     70707    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     70533     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     70705     70690     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70639     70693    118788     81559     68966     84164     69784     89198
dram[9]:      69584     80060    100043    100056     90090     50681     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     69906    100030     99950    118713     91842     61369     61348    118708     70699    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465479 n_act=429 n_pre=413 n_req=1705 n_rd=6024 n_write=199 bw_util=0.005034
n_activity=23967 dram_eff=0.5193
bk0: 332a 2469831i bk1: 304a 2469352i bk2: 324a 2469085i bk3: 316a 2468671i bk4: 376a 2468973i bk5: 400a 2468566i bk6: 408a 2469563i bk7: 444a 2469091i bk8: 400a 2469645i bk9: 412a 2469023i bk10: 424a 2468224i bk11: 408a 2468109i bk12: 388a 2468319i bk13: 380a 2468125i bk14: 352a 2469099i bk15: 356a 2469061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0465933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465543 n_act=434 n_pre=418 n_req=1685 n_rd=5952 n_write=197 bw_util=0.004974
n_activity=24506 dram_eff=0.5018
bk0: 308a 2469685i bk1: 312a 2469671i bk2: 308a 2469445i bk3: 308a 2469437i bk4: 376a 2469276i bk5: 364a 2469306i bk6: 444a 2469548i bk7: 420a 2469221i bk8: 408a 2468921i bk9: 420a 2468939i bk10: 408a 2468825i bk11: 420a 2468435i bk12: 392a 2468489i bk13: 372a 2468561i bk14: 356a 2469411i bk15: 336a 2469071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0423078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465454 n_act=411 n_pre=395 n_req=1718 n_rd=6088 n_write=196 bw_util=0.005083
n_activity=24214 dram_eff=0.519
bk0: 308a 2470224i bk1: 312a 2469758i bk2: 304a 2469487i bk3: 312a 2469334i bk4: 392a 2468755i bk5: 388a 2468892i bk6: 416a 2469514i bk7: 388a 2469638i bk8: 408a 2469549i bk9: 400a 2469144i bk10: 444a 2468651i bk11: 456a 2468278i bk12: 424a 2468337i bk13: 388a 2468099i bk14: 368a 2469004i bk15: 380a 2469032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0468631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465481 n_act=443 n_pre=427 n_req=1690 n_rd=6004 n_write=189 bw_util=0.005009
n_activity=24691 dram_eff=0.5016
bk0: 292a 2470654i bk1: 296a 2469646i bk2: 328a 2469466i bk3: 324a 2469080i bk4: 392a 2468765i bk5: 380a 2468974i bk6: 408a 2469494i bk7: 396a 2469448i bk8: 424a 2469293i bk9: 416a 2468859i bk10: 428a 2469373i bk11: 408a 2469373i bk12: 404a 2468448i bk13: 396a 2468344i bk14: 352a 2469540i bk15: 360a 2469281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0417275
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465477 n_act=419 n_pre=403 n_req=1709 n_rd=6048 n_write=197 bw_util=0.005051
n_activity=24549 dram_eff=0.5088
bk0: 324a 2469296i bk1: 316a 2469187i bk2: 320a 2469111i bk3: 332a 2468887i bk4: 372a 2468903i bk5: 344a 2468787i bk6: 376a 2469737i bk7: 424a 2469300i bk8: 416a 2469419i bk9: 420a 2468827i bk10: 444a 2468567i bk11: 420a 2468372i bk12: 392a 2468292i bk13: 396a 2468123i bk14: 372a 2469228i bk15: 380a 2468937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0516735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465738 n_act=401 n_pre=385 n_req=1655 n_rd=5820 n_write=200 bw_util=0.004869
n_activity=23308 dram_eff=0.5166
bk0: 304a 2470643i bk1: 288a 2469844i bk2: 288a 2469729i bk3: 320a 2469114i bk4: 388a 2468551i bk5: 360a 2468684i bk6: 372a 2469568i bk7: 372a 2469140i bk8: 376a 2469151i bk9: 412a 2469262i bk10: 404a 2469207i bk11: 432a 2468616i bk12: 392a 2468706i bk13: 396a 2468620i bk14: 352a 2469717i bk15: 364a 2468875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0433553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465554 n_act=386 n_pre=370 n_req=1710 n_rd=6032 n_write=202 bw_util=0.005043
n_activity=23447 dram_eff=0.5318
bk0: 320a 2469601i bk1: 308a 2469486i bk2: 320a 2469278i bk3: 328a 2468964i bk4: 360a 2469269i bk5: 384a 2468713i bk6: 408a 2469352i bk7: 400a 2469516i bk8: 432a 2468917i bk9: 452a 2468433i bk10: 428a 2468642i bk11: 432a 2468211i bk12: 388a 2468528i bk13: 356a 2468523i bk14: 368a 2468836i bk15: 348a 2469233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0546057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465623 n_act=405 n_pre=389 n_req=1681 n_rd=5928 n_write=199 bw_util=0.004956
n_activity=23685 dram_eff=0.5174
bk0: 316a 2469571i bk1: 320a 2469387i bk2: 332a 2469511i bk3: 308a 2469114i bk4: 392a 2468846i bk5: 332a 2468935i bk6: 408a 2469628i bk7: 392a 2469746i bk8: 432a 2469295i bk9: 424a 2468735i bk10: 440a 2469049i bk11: 380a 2469224i bk12: 384a 2469038i bk13: 384a 2468430i bk14: 340a 2469490i bk15: 344a 2469090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.043359
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465637 n_act=423 n_pre=407 n_req=1670 n_rd=5876 n_write=201 bw_util=0.004916
n_activity=23957 dram_eff=0.5073
bk0: 328a 2469937i bk1: 308a 2469678i bk2: 308a 2469817i bk3: 308a 2469347i bk4: 348a 2469590i bk5: 384a 2469251i bk6: 408a 2469473i bk7: 412a 2469400i bk8: 388a 2469456i bk9: 416a 2469133i bk10: 424a 2469190i bk11: 396a 2468766i bk12: 376a 2468699i bk13: 408a 2468572i bk14: 328a 2469449i bk15: 336a 2469641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465723 n_act=416 n_pre=400 n_req=1652 n_rd=5804 n_write=201 bw_util=0.004857
n_activity=23517 dram_eff=0.5107
bk0: 304a 2469856i bk1: 320a 2469621i bk2: 308a 2469714i bk3: 320a 2469393i bk4: 348a 2469461i bk5: 368a 2469079i bk6: 412a 2469604i bk7: 380a 2469431i bk8: 384a 2470042i bk9: 396a 2469579i bk10: 436a 2469139i bk11: 420a 2468639i bk12: 376a 2468795i bk13: 356a 2468593i bk14: 336a 2469691i bk15: 340a 2468962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0383164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2472544 n_nop=2465440 n_act=450 n_pre=434 n_req=1702 n_rd=6024 n_write=196 bw_util=0.005031
n_activity=25070 dram_eff=0.4962
bk0: 324a 2470037i bk1: 328a 2469770i bk2: 340a 2469373i bk3: 320a 2469010i bk4: 380a 2468509i bk5: 368a 2468223i bk6: 404a 2469513i bk7: 424a 2469268i bk8: 432a 2468578i bk9: 404a 2468442i bk10: 428a 2468816i bk11: 428a 2468253i bk12: 360a 2468482i bk13: 372a 2468464i bk14: 368a 2469427i bk15: 344a 2469315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0466855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 143, Reservation_fails = 1
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 1
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3449
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.5284
	minimum = 6
	maximum = 753
Network latency average = 23.0212
	minimum = 6
	maximum = 699
Slowest packet = 281262
Flit latency average = 20.7418
	minimum = 6
	maximum = 699
Slowest flit = 443293
Fragmentation average = 0.0302626
	minimum = 0
	maximum = 403
Injected packet rate average = 0.0324965
	minimum = 0.024205 (at node 22)
	maximum = 0.0377995 (at node 45)
Accepted packet rate average = 0.0324965
	minimum = 0.024205 (at node 22)
	maximum = 0.0377995 (at node 45)
Injected flit rate average = 0.0555859
	minimum = 0.0320149 (at node 25)
	maximum = 0.0807327 (at node 45)
Accepted flit rate average= 0.0555859
	minimum = 0.048067 (at node 46)
	maximum = 0.0725474 (at node 13)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0961 (11 samples)
	minimum = 6 (11 samples)
	maximum = 242 (11 samples)
Network latency average = 17.1556 (11 samples)
	minimum = 6 (11 samples)
	maximum = 171.091 (11 samples)
Flit latency average = 18.2674 (11 samples)
	minimum = 6 (11 samples)
	maximum = 170.273 (11 samples)
Fragmentation average = 0.00275115 (11 samples)
	minimum = 0 (11 samples)
	maximum = 36.6364 (11 samples)
Injected packet rate average = 0.0178663 (11 samples)
	minimum = 0.0131045 (11 samples)
	maximum = 0.0612791 (11 samples)
Accepted packet rate average = 0.0178663 (11 samples)
	minimum = 0.0131045 (11 samples)
	maximum = 0.0612791 (11 samples)
Injected flit rate average = 0.0275702 (11 samples)
	minimum = 0.0174955 (11 samples)
	maximum = 0.0768974 (11 samples)
Accepted flit rate average = 0.0275702 (11 samples)
	minimum = 0.0193841 (11 samples)
	maximum = 0.115483 (11 samples)
Injected packet size average = 1.54314 (11 samples)
Accepted packet size average = 1.54314 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 30 sec (2970 sec)
gpgpu_simulation_rate = 5040 (inst/sec)
gpgpu_simulation_rate = 1280 (cycle/sec)
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4479
gpu_sim_insn = 1431682
gpu_ipc =     319.6432
gpu_tot_sim_cycle = 4029760
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.0701
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 96763
gpu_stall_icnt2sh    = 460574
partiton_reqs_in_parallel = 98538
partiton_reqs_in_parallel_total    = 29198107
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2701
partiton_reqs_in_parallel_util = 98538
partiton_reqs_in_parallel_util_total    = 29198107
gpu_sim_cycle_parition_util = 4479
gpu_tot_sim_cycle_parition_util    = 1331584
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9276
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     216.6975 GB/Sec
L2_BW_total  =      10.3336 GB/Sec
gpu_total_sim_rate=5476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672766
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
778, 850, 1002, 898, 980, 732, 1050, 717, 783, 883, 939, 979, 703, 1219, 901, 1058, 802, 854, 893, 778, 894, 672, 594, 512, 765, 753, 676, 515, 775, 567, 843, 933, 774, 515, 834, 764, 724, 891, 1185, 1085, 560, 733, 534, 501, 899, 554, 294, 576, 1033, 487, 665, 714, 536, 646, 900, 740, 592, 748, 749, 577, 634, 730, 512, 968, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 695812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9185
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:862051	W0_Idle:40523825	W0_Scoreboard:21485119	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 740 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 4029759 
mrq_lat_table:10744 	339 	569 	1505 	1237 	1443 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	391357 	35789 	2669 	1422 	1071 	262 	1985 	1214 	2519 	873 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	222082 	42096 	78449 	30553 	34627 	20324 	1514 	639 	1246 	941 	266 	1976 	1214 	2531 	861 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148377 	58136 	73878 	11333 	264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	831 	51 	3 	5 	7 	12 	21 	20 	16 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        11        20        13        13        13        16        16 
dram[3]:        16        16        16        15        12        10        14         9         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        10        10        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        10 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14         8        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        12        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486     80383    223363    213418    244501    116562    238741    141447     71824    156970    113776     95224 
dram[1]:    176683     67488    208852     49642    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994     92051    173002    137073    124649    117534    238740    243810     75388    212996     71772    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     84275     71814     56649    199803 
dram[4]:     58476     58500     49844     64208    115886    177281     71769    212672     86733     86753    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     74483    119000    205908     74681     58497     63024 
dram[6]:     58466    103919     70247     70336     78987    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     74593     92819     69181     86344     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     69364    124631    325744    115280    105874     86745     86738     75526    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     75438    238722    218825     71805    133972    205483 
average row accesses per activate:
dram[0]:  3.772727  3.850000  3.772727  2.892857  3.793103  3.933333  4.103448  4.233333  4.296296  4.033333  4.241379  4.481482  3.896552  3.500000  4.347826  4.809524 
dram[1]:  4.588235  4.105263  3.545455  5.200000  3.264706  2.815789  4.096774  4.392857  4.214286  3.696970  3.870968  4.133333  3.931035  3.437500  3.884615  4.571429 
dram[2]:  4.277778  4.105263  3.545455  4.157895  3.257143  4.035714  3.558824  3.562500  5.363636  4.640000  3.969697  5.458333  4.692307  3.800000  5.526316  4.280000 
dram[3]:  4.294117  3.700000  3.952381  3.904762  3.411765  3.171429  4.250000  3.593750  3.485714  3.636364  4.392857  5.130435  3.656250  3.833333  3.333333  4.250000 
dram[4]:  3.857143  3.950000  4.500000  3.818182  3.758621  3.218750  3.666667  4.206897  4.285714  4.880000  4.777778  4.241379  3.656250  3.741935  4.565217  4.695652 
dram[5]:  4.470588  4.000000  3.842105  3.375000  3.382353  3.821429  4.954545  3.235294  4.782609  5.173913  4.920000  4.807693  3.709677  3.656250  5.555555  3.814815 
dram[6]:  5.000000  3.347826  4.500000  4.000000  4.115385  4.259259  4.214286  4.720000  4.960000  4.161290  5.681818  5.565217  4.071429  3.962963  4.160000  4.714286 
dram[7]:  4.210526  5.714286  4.250000  3.291667  3.562500  3.571429  4.068965  3.833333  3.906250  4.692307  5.333333  4.869565  3.531250  3.741935  4.217391  5.388889 
dram[8]:  4.315790  4.529412  4.157895  3.038461  3.533333  3.111111  4.214286  3.529412  3.454545  4.840000  4.275862  5.272727  3.741935  4.068965  4.227273  4.130435 
dram[9]:  4.000000  3.636364  3.761905  3.192308  3.281250  3.000000  4.103448  4.440000  4.913043  4.142857  5.375000  5.434783  3.612903  3.281250  4.318182  4.173913 
dram[10]:  3.727273  3.727273  3.480000  3.565217  2.846154  3.085714  3.342857  3.843750  3.676471  4.875000  5.291667  4.629630  3.533333  4.400000  4.120000  3.464286 
average row locality = 18577/4616 = 4.024480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      22886     24856     16092     21438     15727     19655     16175     16048     16246     15292     21939     23079     11348      9977     17828     17651
dram[1]:      21529     19742     13779     16192     18686     17044     15756     14726     16410     20672     23479     22935     10495      8158     17989     18613
dram[2]:      21646     21260     16086     15955     15431     16050     17046     11792     17685     19946     24651     22487     11392     12007     16598     20964
dram[3]:      19464     18653     17358     14494     13951     15426     16268     18016     18563     15682     25257     22458     10630     13874     18772     17148
dram[4]:      22676     18725     14321     14360     14740     15474     18179     16295     14597     14127     20564     26519     12655     11149     21421     18181
dram[5]:      17312     20857     16307     13400     17339     15547     12360     17161     15201     19133     26914     25473     10103     10242     19090     17307
dram[6]:      21083     22545     14737     18774     15358     14298     17036     15667     13082     17888     24138     25288     10540      9346     17276     19230
dram[7]:      25889     19755     15731     19425     14352     19088     18702     16735     15294     16649     24684     22199     12245     11304     21536     18909
dram[8]:      19560     19729     15325     18242     18896     16052     15559     17447     16132     16020     23568     22332     20793      9103     18319     18811
dram[9]:      18034     18770     17698     14266     16180     15370     16575     15912     16952     16261     27022     26134     10985     11220     24024     19926
dram[10]:      18605     18970     13382     14205     15658     14555     17498     15727     20487     14451     26583     25109      9081      8532     20319     20063
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      69588     69738     99980    100045    118704    118497     61452     61357     70723     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     70690     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     70714    103713     70750     84093     84103     89162     89223
dram[4]:      83139     69570    100074    100004    100038    100003     89888     61381     70726     70722     70644     73962     84120    118434     89253     69774
dram[5]:      69740     75387    118610     88834    100019     99989     61363     91806     70681     70707    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     70533     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     70705     70690     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70639     70693    118788     81559     68966     84164     69784     89198
dram[9]:      69584     80060    100043    100056     90090     50681     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     69906    100030     99950    118713     91842     61369     61348    118708     70699    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473794 n_act=429 n_pre=413 n_req=1705 n_rd=6024 n_write=199 bw_util=0.005017
n_activity=23967 dram_eff=0.5193
bk0: 332a 2478146i bk1: 304a 2477667i bk2: 324a 2477400i bk3: 316a 2476986i bk4: 376a 2477288i bk5: 400a 2476881i bk6: 408a 2477878i bk7: 444a 2477406i bk8: 400a 2477960i bk9: 412a 2477338i bk10: 424a 2476539i bk11: 408a 2476424i bk12: 388a 2476634i bk13: 380a 2476440i bk14: 352a 2477414i bk15: 356a 2477376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0464371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473858 n_act=434 n_pre=418 n_req=1685 n_rd=5952 n_write=197 bw_util=0.004957
n_activity=24506 dram_eff=0.5018
bk0: 308a 2478000i bk1: 312a 2477986i bk2: 308a 2477760i bk3: 308a 2477752i bk4: 376a 2477591i bk5: 364a 2477621i bk6: 444a 2477863i bk7: 420a 2477536i bk8: 408a 2477236i bk9: 420a 2477254i bk10: 408a 2477140i bk11: 420a 2476750i bk12: 392a 2476804i bk13: 372a 2476876i bk14: 356a 2477726i bk15: 336a 2477386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.042166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473769 n_act=411 n_pre=395 n_req=1718 n_rd=6088 n_write=196 bw_util=0.005066
n_activity=24214 dram_eff=0.519
bk0: 308a 2478539i bk1: 312a 2478073i bk2: 304a 2477802i bk3: 312a 2477649i bk4: 392a 2477070i bk5: 388a 2477207i bk6: 416a 2477829i bk7: 388a 2477953i bk8: 408a 2477864i bk9: 400a 2477459i bk10: 444a 2476966i bk11: 456a 2476593i bk12: 424a 2476652i bk13: 388a 2476414i bk14: 368a 2477319i bk15: 380a 2477347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.046706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473796 n_act=443 n_pre=427 n_req=1690 n_rd=6004 n_write=189 bw_util=0.004993
n_activity=24691 dram_eff=0.5016
bk0: 292a 2478969i bk1: 296a 2477961i bk2: 328a 2477781i bk3: 324a 2477395i bk4: 392a 2477080i bk5: 380a 2477289i bk6: 408a 2477809i bk7: 396a 2477763i bk8: 424a 2477608i bk9: 416a 2477174i bk10: 428a 2477688i bk11: 408a 2477688i bk12: 404a 2476763i bk13: 396a 2476659i bk14: 352a 2477855i bk15: 360a 2477596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0415876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473792 n_act=419 n_pre=403 n_req=1709 n_rd=6048 n_write=197 bw_util=0.005035
n_activity=24549 dram_eff=0.5088
bk0: 324a 2477611i bk1: 316a 2477502i bk2: 320a 2477426i bk3: 332a 2477202i bk4: 372a 2477218i bk5: 344a 2477102i bk6: 376a 2478052i bk7: 424a 2477615i bk8: 416a 2477734i bk9: 420a 2477142i bk10: 444a 2476882i bk11: 420a 2476687i bk12: 392a 2476607i bk13: 396a 2476438i bk14: 372a 2477543i bk15: 380a 2477252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0515003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2474053 n_act=401 n_pre=385 n_req=1655 n_rd=5820 n_write=200 bw_util=0.004853
n_activity=23308 dram_eff=0.5166
bk0: 304a 2478958i bk1: 288a 2478159i bk2: 288a 2478044i bk3: 320a 2477429i bk4: 388a 2476866i bk5: 360a 2476999i bk6: 372a 2477883i bk7: 372a 2477455i bk8: 376a 2477466i bk9: 412a 2477577i bk10: 404a 2477522i bk11: 432a 2476931i bk12: 392a 2477021i bk13: 396a 2476935i bk14: 352a 2478032i bk15: 364a 2477190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.04321
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473869 n_act=386 n_pre=370 n_req=1710 n_rd=6032 n_write=202 bw_util=0.005026
n_activity=23447 dram_eff=0.5318
bk0: 320a 2477916i bk1: 308a 2477801i bk2: 320a 2477593i bk3: 328a 2477279i bk4: 360a 2477584i bk5: 384a 2477028i bk6: 408a 2477667i bk7: 400a 2477831i bk8: 432a 2477232i bk9: 452a 2476748i bk10: 428a 2476957i bk11: 432a 2476526i bk12: 388a 2476843i bk13: 356a 2476838i bk14: 368a 2477151i bk15: 348a 2477548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0544227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473938 n_act=405 n_pre=389 n_req=1681 n_rd=5928 n_write=199 bw_util=0.004939
n_activity=23685 dram_eff=0.5174
bk0: 316a 2477886i bk1: 320a 2477702i bk2: 332a 2477826i bk3: 308a 2477429i bk4: 392a 2477161i bk5: 332a 2477250i bk6: 408a 2477943i bk7: 392a 2478061i bk8: 432a 2477610i bk9: 424a 2477050i bk10: 440a 2477364i bk11: 380a 2477539i bk12: 384a 2477353i bk13: 384a 2476745i bk14: 340a 2477805i bk15: 344a 2477405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0432137
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473952 n_act=423 n_pre=407 n_req=1670 n_rd=5876 n_write=201 bw_util=0.004899
n_activity=23957 dram_eff=0.5073
bk0: 328a 2478252i bk1: 308a 2477993i bk2: 308a 2478132i bk3: 308a 2477662i bk4: 348a 2477905i bk5: 384a 2477566i bk6: 408a 2477788i bk7: 412a 2477715i bk8: 388a 2477771i bk9: 416a 2477448i bk10: 424a 2477505i bk11: 396a 2477081i bk12: 376a 2477014i bk13: 408a 2476887i bk14: 328a 2477764i bk15: 336a 2477956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.03647
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2474038 n_act=416 n_pre=400 n_req=1652 n_rd=5804 n_write=201 bw_util=0.004841
n_activity=23517 dram_eff=0.5107
bk0: 304a 2478171i bk1: 320a 2477936i bk2: 308a 2478029i bk3: 320a 2477708i bk4: 348a 2477776i bk5: 368a 2477394i bk6: 412a 2477919i bk7: 380a 2477746i bk8: 384a 2478357i bk9: 396a 2477894i bk10: 436a 2477454i bk11: 420a 2476954i bk12: 376a 2477110i bk13: 356a 2476908i bk14: 336a 2478006i bk15: 340a 2477277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.038188
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2480859 n_nop=2473755 n_act=450 n_pre=434 n_req=1702 n_rd=6024 n_write=196 bw_util=0.005014
n_activity=25070 dram_eff=0.4962
bk0: 324a 2478352i bk1: 328a 2478085i bk2: 340a 2477688i bk3: 320a 2477325i bk4: 380a 2476824i bk5: 368a 2476538i bk6: 404a 2477828i bk7: 424a 2477583i bk8: 432a 2476893i bk9: 404a 2476757i bk10: 428a 2477131i bk11: 428a 2476568i bk12: 360a 2476797i bk13: 372a 2476779i bk14: 368a 2477742i bk15: 344a 2477630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.046529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 1
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 1
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3449
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.4485
	minimum = 6
	maximum = 587
Network latency average = 39.5247
	minimum = 6
	maximum = 416
Slowest packet = 860830
Flit latency average = 49.056
	minimum = 6
	maximum = 415
Slowest flit = 1431591
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0457347
	minimum = 0.0357302 (at node 2)
	maximum = 0.27021 (at node 44)
Accepted packet rate average = 0.0457347
	minimum = 0.0357302 (at node 2)
	maximum = 0.27021 (at node 44)
Injected flit rate average = 0.0686021
	minimum = 0.0513622 (at node 46)
	maximum = 0.280482 (at node 44)
Accepted flit rate average= 0.0686021
	minimum = 0.0428763 (at node 2)
	maximum = 0.530147 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0421 (12 samples)
	minimum = 6 (12 samples)
	maximum = 270.75 (12 samples)
Network latency average = 19.0197 (12 samples)
	minimum = 6 (12 samples)
	maximum = 191.5 (12 samples)
Flit latency average = 20.8331 (12 samples)
	minimum = 6 (12 samples)
	maximum = 190.667 (12 samples)
Fragmentation average = 0.00252189 (12 samples)
	minimum = 0 (12 samples)
	maximum = 33.5833 (12 samples)
Injected packet rate average = 0.0201886 (12 samples)
	minimum = 0.01499 (12 samples)
	maximum = 0.07869 (12 samples)
Accepted packet rate average = 0.0201886 (12 samples)
	minimum = 0.01499 (12 samples)
	maximum = 0.07869 (12 samples)
Injected flit rate average = 0.0309895 (12 samples)
	minimum = 0.0203178 (12 samples)
	maximum = 0.0938628 (12 samples)
Accepted flit rate average = 0.0309895 (12 samples)
	minimum = 0.0213418 (12 samples)
	maximum = 0.150039 (12 samples)
Injected packet size average = 1.535 (12 samples)
Accepted packet size average = 1.535 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 55 sec (2995 sec)
gpgpu_simulation_rate = 5476 (inst/sec)
gpgpu_simulation_rate = 1345 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 203718
gpu_sim_insn = 4962251
gpu_ipc =      24.3584
gpu_tot_sim_cycle = 4460700
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.7894
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 496386
gpu_stall_icnt2sh    = 2498106
partiton_reqs_in_parallel = 4082173
partiton_reqs_in_parallel_total    = 29296645
partiton_level_parallism =      20.0384
partiton_level_parallism_total  =       7.4829
partiton_reqs_in_parallel_util = 4082173
partiton_reqs_in_parallel_util_total    = 29296645
gpu_sim_cycle_parition_util = 203561
gpu_tot_sim_cycle_parition_util    = 1336063
partiton_level_parallism_util =      20.0538
partiton_level_parallism_util_total  =      21.6798
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     243.6520 GB/Sec
L2_BW_total  =      20.4628 GB/Sec
gpu_total_sim_rate=5869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966770
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1510, 1430, 1514, 1481, 1612, 1341, 1591, 1428, 1349, 1520, 1573, 1569, 1275, 1803, 1520, 1687, 1133, 1163, 1157, 1073, 1198, 930, 900, 794, 1044, 1118, 998, 795, 1067, 894, 1122, 1253, 980, 810, 1179, 1140, 1007, 1146, 1453, 1353, 859, 1001, 842, 781, 1195, 769, 548, 897, 1304, 772, 976, 1042, 833, 941, 1348, 1029, 864, 1060, 1143, 900, 936, 1067, 746, 1240, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 1914916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1892647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17383
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1948313	W0_Idle:42394796	W0_Scoreboard:26784348	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 702 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 4460216 
mrq_lat_table:14030 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	788119 	152482 	3943 	2477 	1733 	1331 	3025 	2633 	5543 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	340143 	99312 	256991 	98342 	73448 	69801 	5838 	1328 	2153 	1587 	1328 	2998 	2819 	5363 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196521 	142473 	252581 	80062 	13871 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	129990 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1017 	107 	26 	11 	14 	17 	25 	24 	16 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.594594  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.718750  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.264706  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.333333  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.527778  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.258065  3.933333  3.277778 
average row locality = 22147/5744 = 3.855675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      34342     33340     32301     36875     31082     35347     40801     41136     34007     33963     27150     27627     20034     18919     22724     23140
dram[1]:      30981     30163     29315     32172     34079     33371     40956     39297     33980     37232     28042     28158     19426     17262     23688     23474
dram[2]:      31990     30745     30905     30868     33475     33547     42274     36508     35285     36057     30390     29234     20917     20692     22909     27158
dram[3]:      27914     28686     32594     31715     30909     32727     40925     42248     36134     33757     30614     27491     19809     22253     24422     23108
dram[4]:      34127     29810     31658     30576     30842     30995     42037     41824     33013     32122     26630     31251     21352     20631     26425     23893
dram[5]:      27869     31576     31021     29200     32898     30832     37234     40179     31306     36607     30382     30542     19262     19577     23712     23193
dram[6]:      32533     32698     31613     34702     31983     31218     41592     40099     32586     35777     29453     30613     19696     18179     22757     23713
dram[7]:      37280     31278     32911     33683     32432     33616     42514     41660     33460     34561     30593     26062     20948     20025     25634     23409
dram[8]:      32176     31539     30953     33006     34076     32616     41436     42196     32893     34234     28635     26805     27736     18857     22982     22941
dram[9]:      28742     30525     32657     29126     30999     30983     40622     38812     32565     32996     32046     30773     19532     19546     27038     23886
dram[10]:      29354     32236     31030     30261     32478     30791     40716     40572     37713     32159     31405     30096     18232     17777     25534     24425
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     50681     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850615 n_act=535 n_pre=519 n_req=2015 n_rd=7264 n_write=199 bw_util=0.00522
n_activity=30689 dram_eff=0.4864
bk0: 388a 2856169i bk1: 384a 2855631i bk2: 388a 2855356i bk3: 388a 2854968i bk4: 448a 2855158i bk5: 448a 2854965i bk6: 488a 2855783i bk7: 488a 2855397i bk8: 512a 2855726i bk9: 512a 2855092i bk10: 512a 2854406i bk11: 512a 2854287i bk12: 468a 2854572i bk13: 464a 2854430i bk14: 432a 2855220i bk15: 432a 2855365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850631 n_act=530 n_pre=514 n_req=2012 n_rd=7260 n_write=197 bw_util=0.005216
n_activity=31330 dram_eff=0.476
bk0: 384a 2856007i bk1: 384a 2855951i bk2: 388a 2855695i bk3: 388a 2855687i bk4: 448a 2855630i bk5: 448a 2855565i bk6: 488a 2855924i bk7: 488a 2855444i bk8: 512a 2855074i bk9: 512a 2855108i bk10: 512a 2855020i bk11: 512a 2854648i bk12: 468a 2854763i bk13: 468a 2854789i bk14: 428a 2855714i bk15: 432a 2855305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850674 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.005218
n_activity=30581 dram_eff=0.4879
bk0: 384a 2856531i bk1: 384a 2855974i bk2: 388a 2855756i bk3: 388a 2855620i bk4: 448a 2855147i bk5: 448a 2855242i bk6: 488a 2855798i bk7: 488a 2855795i bk8: 512a 2855650i bk9: 512a 2855230i bk10: 512a 2854980i bk11: 512a 2854609i bk12: 468a 2854702i bk13: 468a 2854363i bk14: 432a 2855349i bk15: 432a 2855399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0406557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850603 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.005213
n_activity=31537 dram_eff=0.4727
bk0: 384a 2856876i bk1: 384a 2855910i bk2: 388a 2855835i bk3: 388a 2855412i bk4: 448a 2855086i bk5: 448a 2855199i bk6: 488a 2855780i bk7: 488a 2855615i bk8: 512a 2855490i bk9: 512a 2855015i bk10: 512a 2855647i bk11: 512a 2855579i bk12: 468a 2854753i bk13: 468a 2854595i bk14: 432a 2855799i bk15: 432a 2855465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0361851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850635 n_act=528 n_pre=512 n_req=2012 n_rd=7260 n_write=197 bw_util=0.005216
n_activity=31135 dram_eff=0.479
bk0: 384a 2855619i bk1: 384a 2855510i bk2: 388a 2855395i bk3: 388a 2855242i bk4: 448a 2855234i bk5: 448a 2854909i bk6: 488a 2855735i bk7: 488a 2855499i bk8: 512a 2855594i bk9: 512a 2854971i bk10: 512a 2854803i bk11: 508a 2854599i bk12: 464a 2854579i bk13: 464a 2854402i bk14: 436a 2855522i bk15: 436a 2855246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0448926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850644 n_act=522 n_pre=506 n_req=2015 n_rd=7260 n_write=200 bw_util=0.005218
n_activity=30765 dram_eff=0.485
bk0: 384a 2856937i bk1: 384a 2856079i bk2: 388a 2855913i bk3: 388a 2855330i bk4: 448a 2854922i bk5: 448a 2854826i bk6: 488a 2855536i bk7: 488a 2855088i bk8: 512a 2855197i bk9: 508a 2855273i bk10: 512a 2855351i bk11: 512a 2854862i bk12: 464a 2854974i bk13: 464a 2854865i bk14: 436a 2855991i bk15: 436a 2855067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0378304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850708 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.005228
n_activity=30027 dram_eff=0.4978
bk0: 384a 2855922i bk1: 384a 2855727i bk2: 392a 2855575i bk3: 392a 2855290i bk4: 448a 2855520i bk5: 448a 2855032i bk6: 488a 2855482i bk7: 488a 2855641i bk8: 512a 2855128i bk9: 512a 2854669i bk10: 512a 2854950i bk11: 512a 2854498i bk12: 464a 2854819i bk13: 464a 2854726i bk14: 436a 2855116i bk15: 436a 2855393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.047413
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850693 n_act=502 n_pre=486 n_req=2012 n_rd=7252 n_write=199 bw_util=0.005212
n_activity=30224 dram_eff=0.4931
bk0: 384a 2855855i bk1: 384a 2855613i bk2: 392a 2855851i bk3: 392a 2855340i bk4: 444a 2855194i bk5: 448a 2855025i bk6: 488a 2855760i bk7: 488a 2855805i bk8: 512a 2855549i bk9: 512a 2854901i bk10: 512a 2855353i bk11: 512a 2855378i bk12: 464a 2855269i bk13: 464a 2854656i bk14: 428a 2855755i bk15: 428a 2855221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.037667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850643 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.005219
n_activity=30612 dram_eff=0.4875
bk0: 384a 2856320i bk1: 384a 2855939i bk2: 392a 2856036i bk3: 392a 2855547i bk4: 448a 2855788i bk5: 448a 2855492i bk6: 488a 2855695i bk7: 488a 2855509i bk8: 512a 2855533i bk9: 512a 2855119i bk10: 512a 2855406i bk11: 512a 2854857i bk12: 468a 2854984i bk13: 464a 2854830i bk14: 428a 2855606i bk15: 428a 2855893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318205
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850637 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.005222
n_activity=30682 dram_eff=0.4866
bk0: 384a 2856086i bk1: 384a 2855888i bk2: 392a 2855958i bk3: 392a 2855678i bk4: 448a 2855602i bk5: 448a 2855318i bk6: 492a 2855801i bk7: 492a 2855587i bk8: 512a 2856114i bk9: 512a 2855589i bk10: 512a 2855439i bk11: 512a 2854848i bk12: 464a 2855022i bk13: 464a 2854753i bk14: 428a 2855939i bk15: 428a 2855083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0333133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859132 n_nop=2850598 n_act=547 n_pre=531 n_req=2011 n_rd=7260 n_write=196 bw_util=0.005216
n_activity=31609 dram_eff=0.4718
bk0: 384a 2856341i bk1: 384a 2856121i bk2: 392a 2855761i bk3: 392a 2855326i bk4: 448a 2854791i bk5: 448a 2854477i bk6: 492a 2855728i bk7: 492a 2855490i bk8: 512a 2854861i bk9: 512a 2854579i bk10: 512a 2855091i bk11: 512a 2854497i bk12: 464a 2854670i bk13: 460a 2854661i bk14: 428a 2855770i bk15: 428a 2855514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6217
	minimum = 6
	maximum = 754
Network latency average = 33.7454
	minimum = 6
	maximum = 645
Slowest packet = 885102
Flit latency average = 29.5203
	minimum = 6
	maximum = 645
Slowest flit = 1649930
Fragmentation average = 0.0468981
	minimum = 0
	maximum = 493
Injected packet rate average = 0.0514123
	minimum = 0.0382172 (at node 8)
	maximum = 0.0599852 (at node 40)
Accepted packet rate average = 0.0514123
	minimum = 0.0382172 (at node 8)
	maximum = 0.0599852 (at node 40)
Injected flit rate average = 0.0915308
	minimum = 0.0473966 (at node 8)
	maximum = 0.138339 (at node 40)
Accepted flit rate average= 0.0915308
	minimum = 0.0709317 (at node 46)
	maximum = 0.1223 (at node 22)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1636 (13 samples)
	minimum = 6 (13 samples)
	maximum = 307.923 (13 samples)
Network latency average = 20.1524 (13 samples)
	minimum = 6 (13 samples)
	maximum = 226.385 (13 samples)
Flit latency average = 21.5014 (13 samples)
	minimum = 6 (13 samples)
	maximum = 225.615 (13 samples)
Fragmentation average = 0.00593544 (13 samples)
	minimum = 0 (13 samples)
	maximum = 68.9231 (13 samples)
Injected packet rate average = 0.0225905 (13 samples)
	minimum = 0.0167767 (13 samples)
	maximum = 0.0772512 (13 samples)
Accepted packet rate average = 0.0225905 (13 samples)
	minimum = 0.0167767 (13 samples)
	maximum = 0.0772512 (13 samples)
Injected flit rate average = 0.0356466 (13 samples)
	minimum = 0.0224008 (13 samples)
	maximum = 0.097284 (13 samples)
Accepted flit rate average = 0.0356466 (13 samples)
	minimum = 0.0251564 (13 samples)
	maximum = 0.147905 (13 samples)
Injected packet size average = 1.57795 (13 samples)
Accepted packet size average = 1.57795 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 40 sec (3640 sec)
gpgpu_simulation_rate = 5869 (inst/sec)
gpgpu_simulation_rate = 1225 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4453
gpu_sim_insn = 1323702
gpu_ipc =     297.2607
gpu_tot_sim_cycle = 4687303
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.8402
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 496386
gpu_stall_icnt2sh    = 2498106
partiton_reqs_in_parallel = 97966
partiton_reqs_in_parallel_total    = 33378818
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1420
partiton_reqs_in_parallel_util = 97966
partiton_reqs_in_parallel_util_total    = 33378818
gpu_sim_cycle_parition_util = 4453
gpu_tot_sim_cycle_parition_util    = 1539624
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6808
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     217.9628 GB/Sec
L2_BW_total  =      19.6806 GB/Sec
gpu_total_sim_rate=6195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1546, 1466, 1550, 1517, 1648, 1377, 1627, 1464, 1385, 1556, 1609, 1605, 1311, 1839, 1556, 1723, 1169, 1199, 1193, 1109, 1234, 966, 936, 830, 1080, 1154, 1034, 831, 1103, 930, 1158, 1289, 1016, 846, 1215, 1176, 1043, 1182, 1489, 1389, 895, 1037, 878, 817, 1231, 805, 584, 933, 1340, 808, 1012, 1078, 869, 977, 1384, 1065, 900, 1096, 1179, 936, 972, 1103, 782, 1276, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 1992360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1966240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21234
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2058953	W0_Idle:42446055	W0_Scoreboard:26799089	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 699 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 4687302 
mrq_lat_table:14030 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	795967 	153703 	4193 	3063 	2068 	1331 	3025 	2633 	5543 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	341810 	99641 	257266 	99725 	77461 	71133 	5960 	1557 	2762 	1868 	1328 	2998 	2819 	5363 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	198289 	142753 	252581 	80062 	13871 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	138182 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1021 	111 	27 	11 	14 	17 	25 	24 	16 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.594594  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.718750  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.264706  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.333333  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.527778  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.258065  3.933333  3.277778 
average row locality = 22147/5744 = 3.855675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      34672     33659     32538     37109     31192     35464     40834     41171     34007     33963     27150     27627     20034     18919     23405     23695
dram[1]:      31307     30486     29548     32406     34189     33474     40989     39329     33980     37232     28042     28158     19426     17262     24382     24123
dram[2]:      32338     31092     31134     31102     33579     33652     42304     36539     35285     36057     30390     29234     20917     20692     23683     27826
dram[3]:      28231     28980     32824     31947     31023     32833     40958     42280     36134     33757     30614     27491     19809     22253     25125     23730
dram[4]:      34450     30136     31887     30806     30948     31095     42068     41856     33013     32122     26630     31251     21352     20631     27128     24572
dram[5]:      28217     31892     31281     29441     33010     30940     37266     40209     31306     36607     30382     30542     19262     19577     24386     23804
dram[6]:      32847     33009     31839     34931     32084     31321     41624     40130     32586     35777     29453     30613     19696     18179     23447     24340
dram[7]:      37579     31579     33138     33906     32541     33727     42544     41691     33460     34561     30593     26062     20948     20025     26267     24031
dram[8]:      32522     31866     31213     33256     34202     32734     41473     42232     32893     34234     28635     26805     31166     18857     23702     23529
dram[9]:      29074     30846     32886     29353     31105     31083     40649     38838     32565     32996     32046     30773     19532     19546     27707     24471
dram[10]:      29721     32546     31252     30482     32589     30897     40741     40597     37713     32159     31405     30096     18232     17777     26259     25076
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     50681     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858882 n_act=535 n_pre=519 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005205
n_activity=30689 dram_eff=0.4864
bk0: 388a 2864436i bk1: 384a 2863898i bk2: 388a 2863623i bk3: 388a 2863235i bk4: 448a 2863425i bk5: 448a 2863232i bk6: 488a 2864050i bk7: 488a 2863664i bk8: 512a 2863993i bk9: 512a 2863359i bk10: 512a 2862673i bk11: 512a 2862554i bk12: 468a 2862839i bk13: 464a 2862697i bk14: 432a 2863487i bk15: 432a 2863632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858898 n_act=530 n_pre=514 n_req=2012 n_rd=7260 n_write=197 bw_util=0.005201
n_activity=31330 dram_eff=0.476
bk0: 384a 2864274i bk1: 384a 2864218i bk2: 388a 2863962i bk3: 388a 2863954i bk4: 448a 2863897i bk5: 448a 2863832i bk6: 488a 2864191i bk7: 488a 2863711i bk8: 512a 2863341i bk9: 512a 2863375i bk10: 512a 2863287i bk11: 512a 2862915i bk12: 468a 2863030i bk13: 468a 2863056i bk14: 428a 2863981i bk15: 432a 2863572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0366004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858941 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.005203
n_activity=30581 dram_eff=0.4879
bk0: 384a 2864798i bk1: 384a 2864241i bk2: 388a 2864023i bk3: 388a 2863887i bk4: 448a 2863414i bk5: 448a 2863509i bk6: 488a 2864065i bk7: 488a 2864062i bk8: 512a 2863917i bk9: 512a 2863497i bk10: 512a 2863247i bk11: 512a 2862876i bk12: 468a 2862969i bk13: 468a 2862630i bk14: 432a 2863616i bk15: 432a 2863666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0405385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858870 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.005198
n_activity=31537 dram_eff=0.4727
bk0: 384a 2865143i bk1: 384a 2864177i bk2: 388a 2864102i bk3: 388a 2863679i bk4: 448a 2863353i bk5: 448a 2863466i bk6: 488a 2864047i bk7: 488a 2863882i bk8: 512a 2863757i bk9: 512a 2863282i bk10: 512a 2863914i bk11: 512a 2863846i bk12: 468a 2863020i bk13: 468a 2862862i bk14: 432a 2864066i bk15: 432a 2863732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0360808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858902 n_act=528 n_pre=512 n_req=2012 n_rd=7260 n_write=197 bw_util=0.005201
n_activity=31135 dram_eff=0.479
bk0: 384a 2863886i bk1: 384a 2863777i bk2: 388a 2863662i bk3: 388a 2863509i bk4: 448a 2863501i bk5: 448a 2863176i bk6: 488a 2864002i bk7: 488a 2863766i bk8: 512a 2863861i bk9: 512a 2863238i bk10: 512a 2863070i bk11: 508a 2862866i bk12: 464a 2862846i bk13: 464a 2862669i bk14: 436a 2863789i bk15: 436a 2863513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447632
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858911 n_act=522 n_pre=506 n_req=2015 n_rd=7260 n_write=200 bw_util=0.005203
n_activity=30765 dram_eff=0.485
bk0: 384a 2865204i bk1: 384a 2864346i bk2: 388a 2864180i bk3: 388a 2863597i bk4: 448a 2863189i bk5: 448a 2863093i bk6: 488a 2863803i bk7: 488a 2863355i bk8: 512a 2863464i bk9: 508a 2863540i bk10: 512a 2863618i bk11: 512a 2863129i bk12: 464a 2863241i bk13: 464a 2863132i bk14: 436a 2864258i bk15: 436a 2863334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858975 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.005213
n_activity=30027 dram_eff=0.4978
bk0: 384a 2864189i bk1: 384a 2863994i bk2: 392a 2863842i bk3: 392a 2863557i bk4: 448a 2863787i bk5: 448a 2863299i bk6: 488a 2863749i bk7: 488a 2863908i bk8: 512a 2863395i bk9: 512a 2862936i bk10: 512a 2863217i bk11: 512a 2862765i bk12: 464a 2863086i bk13: 464a 2862993i bk14: 436a 2863383i bk15: 436a 2863660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0472763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858960 n_act=502 n_pre=486 n_req=2012 n_rd=7252 n_write=199 bw_util=0.005197
n_activity=30224 dram_eff=0.4931
bk0: 384a 2864122i bk1: 384a 2863880i bk2: 392a 2864118i bk3: 392a 2863607i bk4: 444a 2863461i bk5: 448a 2863292i bk6: 488a 2864027i bk7: 488a 2864072i bk8: 512a 2863816i bk9: 512a 2863168i bk10: 512a 2863620i bk11: 512a 2863645i bk12: 464a 2863536i bk13: 464a 2862923i bk14: 428a 2864022i bk15: 428a 2863488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858910 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.005204
n_activity=30612 dram_eff=0.4875
bk0: 384a 2864587i bk1: 384a 2864206i bk2: 392a 2864303i bk3: 392a 2863814i bk4: 448a 2864055i bk5: 448a 2863759i bk6: 488a 2863962i bk7: 488a 2863776i bk8: 512a 2863800i bk9: 512a 2863386i bk10: 512a 2863673i bk11: 512a 2863124i bk12: 468a 2863251i bk13: 464a 2863097i bk14: 428a 2863873i bk15: 428a 2864160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858904 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.005207
n_activity=30682 dram_eff=0.4866
bk0: 384a 2864353i bk1: 384a 2864155i bk2: 392a 2864225i bk3: 392a 2863945i bk4: 448a 2863869i bk5: 448a 2863585i bk6: 492a 2864068i bk7: 492a 2863854i bk8: 512a 2864381i bk9: 512a 2863856i bk10: 512a 2863706i bk11: 512a 2863115i bk12: 464a 2863289i bk13: 464a 2863020i bk14: 428a 2864206i bk15: 428a 2863350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0332172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2867399 n_nop=2858865 n_act=547 n_pre=531 n_req=2011 n_rd=7260 n_write=196 bw_util=0.005201
n_activity=31609 dram_eff=0.4718
bk0: 384a 2864608i bk1: 384a 2864388i bk2: 392a 2864028i bk3: 392a 2863593i bk4: 448a 2863058i bk5: 448a 2862744i bk6: 492a 2863995i bk7: 492a 2863757i bk8: 512a 2863128i bk9: 512a 2862846i bk10: 512a 2863358i bk11: 512a 2862764i bk12: 464a 2862937i bk13: 460a 2862928i bk14: 428a 2864037i bk15: 428a 2863781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.8424
	minimum = 6
	maximum = 588
Network latency average = 40.1976
	minimum = 6
	maximum = 419
Slowest packet = 1928621
Flit latency average = 49.8102
	minimum = 6
	maximum = 418
Slowest flit = 3325906
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0460018
	minimum = 0.0359389 (at node 0)
	maximum = 0.271788 (at node 44)
Accepted packet rate average = 0.0460018
	minimum = 0.0359389 (at node 0)
	maximum = 0.271788 (at node 44)
Injected flit rate average = 0.0690027
	minimum = 0.0516622 (at node 46)
	maximum = 0.28212 (at node 44)
Accepted flit rate average= 0.0690027
	minimum = 0.0431267 (at node 0)
	maximum = 0.533243 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.2121 (14 samples)
	minimum = 6 (14 samples)
	maximum = 327.929 (14 samples)
Network latency average = 21.5842 (14 samples)
	minimum = 6 (14 samples)
	maximum = 240.143 (14 samples)
Flit latency average = 23.5234 (14 samples)
	minimum = 6 (14 samples)
	maximum = 239.357 (14 samples)
Fragmentation average = 0.00551148 (14 samples)
	minimum = 0 (14 samples)
	maximum = 64 (14 samples)
Injected packet rate average = 0.0242627 (14 samples)
	minimum = 0.0181454 (14 samples)
	maximum = 0.0911467 (14 samples)
Accepted packet rate average = 0.0242627 (14 samples)
	minimum = 0.0181454 (14 samples)
	maximum = 0.0911467 (14 samples)
Injected flit rate average = 0.0380291 (14 samples)
	minimum = 0.0244909 (14 samples)
	maximum = 0.110487 (14 samples)
Accepted flit rate average = 0.0380291 (14 samples)
	minimum = 0.02644 (14 samples)
	maximum = 0.175429 (14 samples)
Injected packet size average = 1.56739 (14 samples)
Accepted packet size average = 1.56739 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 2 sec (3662 sec)
gpgpu_simulation_rate = 6195 (inst/sec)
gpgpu_simulation_rate = 1279 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 146325
gpu_sim_insn = 2978170
gpu_ipc =      20.3531
gpu_tot_sim_cycle = 5060850
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       5.0714
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095278
partiton_reqs_in_parallel = 3050088
partiton_reqs_in_parallel_total    = 33476784
partiton_level_parallism =      20.8446
partiton_level_parallism_total  =       7.2175
partiton_reqs_in_parallel_util = 3050088
partiton_reqs_in_parallel_util_total    = 33476784
gpu_sim_cycle_parition_util = 145653
gpu_tot_sim_cycle_parition_util    = 1544077
partiton_level_parallism_util =      20.9408
partiton_level_parallism_util_total  =      21.6170
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     125.7762 GB/Sec
L2_BW_total  =      21.8646 GB/Sec
gpu_total_sim_rate=6334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1884, 1879, 1911, 1880, 2006, 1734, 1989, 1819, 1908, 2005, 1986, 2036, 1742, 2185, 1932, 2123, 1366, 1362, 1330, 1290, 1449, 1189, 1193, 1038, 1269, 1347, 1227, 1043, 1297, 1093, 1422, 1493, 1189, 969, 1367, 1329, 1236, 1349, 1651, 1586, 1124, 1244, 1091, 1030, 1470, 1034, 797, 1126, 1533, 1002, 1205, 1251, 1067, 1160, 1578, 1274, 1109, 1259, 1407, 1120, 1155, 1318, 976, 1453, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2471848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2434632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32330
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2345326	W0_Idle:44782119	W0_Scoreboard:30637843	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 775 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 5059487 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	924431 	206818 	5540 	5635 	2891 	2570 	5623 	4823 	7365 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	401811 	104967 	299466 	129073 	97341 	92591 	10054 	2944 	4747 	2537 	2606 	5582 	4957 	7185 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229234 	189290 	339896 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	144540 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1119 	129 	44 	18 	16 	18 	29 	28 	18 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      43292     42245     42681     47021     54433     56593     52484     52677     42711     41691     33478     34541     27632     25018     30858     31538
dram[1]:      40832     39901     40011     42452     54805     55937     51569     50054     42096     45596     34494     34546     25504     23598     31033     31456
dram[2]:      41577     40615     41496     42690     54187     55755     53980     47483     42994     44838     36949     35441     26897     26906     31687     35457
dram[3]:      36666     36850     44510     41962     51830     54581     53410     52945     43643     41966     37315     33503     26314     28661     32875     31541
dram[4]:      43032     39253     43078     42319     52577     52621     53837     53076     41933     40220     32807     37637     28005     26745     34922     32207
dram[5]:      37655     40865     42072     41652     54613     51799     47790     51367     39770     44623     37051     37128     26302     26197     31173     31646
dram[6]:      42325     42220     42702     45676     52452     54531     54224     52182     40595     43412     36037     36721     25642     24548     31347     31920
dram[7]:      46599     40933     45022     45325     53835     54157     54177     54012     41905     42492     37204     32482     27524     25499     33981     31066
dram[8]:      41350     40717     42769     45562     54889     53653     53072     52733     41663     42570     34538     32914     37361     25907     31123     31758
dram[9]:      37774     40678     45963     40947     52890     52449     51490     47914     40643     41793     38709     37093     26581     25575     35245     32016
dram[10]:      38972     41597     43035     45082     53576     52658     51204     51329     46115     40766     37226     36753     24236     24528     34147     31855
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130579 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004757
n_activity=30741 dram_eff=0.4858
bk0: 388a 3136138i bk1: 384a 3135600i bk2: 388a 3135325i bk3: 388a 3134937i bk4: 448a 3135127i bk5: 448a 3134935i bk6: 488a 3135753i bk7: 488a 3135368i bk8: 512a 3135697i bk9: 512a 3135063i bk10: 512a 3134377i bk11: 512a 3134258i bk12: 468a 3134543i bk13: 468a 3134369i bk14: 432a 3135189i bk15: 432a 3135334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0368153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130595 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004754
n_activity=31382 dram_eff=0.4755
bk0: 384a 3135976i bk1: 384a 3135921i bk2: 388a 3135665i bk3: 388a 3135657i bk4: 448a 3135600i bk5: 448a 3135535i bk6: 488a 3135894i bk7: 488a 3135414i bk8: 512a 3135044i bk9: 512a 3135078i bk10: 512a 3134990i bk11: 512a 3134618i bk12: 468a 3134733i bk13: 468a 3134760i bk14: 432a 3135653i bk15: 432a 3135274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130644 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004753
n_activity=30581 dram_eff=0.4879
bk0: 384a 3136501i bk1: 384a 3135944i bk2: 388a 3135726i bk3: 388a 3135590i bk4: 448a 3135117i bk5: 448a 3135212i bk6: 488a 3135768i bk7: 488a 3135765i bk8: 512a 3135620i bk9: 512a 3135200i bk10: 512a 3134950i bk11: 512a 3134579i bk12: 468a 3134672i bk13: 468a 3134333i bk14: 432a 3135319i bk15: 432a 3135369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130573 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004748
n_activity=31537 dram_eff=0.4727
bk0: 384a 3136846i bk1: 384a 3135880i bk2: 388a 3135805i bk3: 388a 3135382i bk4: 448a 3135056i bk5: 448a 3135169i bk6: 488a 3135750i bk7: 488a 3135585i bk8: 512a 3135460i bk9: 512a 3134985i bk10: 512a 3135617i bk11: 512a 3135549i bk12: 468a 3134723i bk13: 468a 3134565i bk14: 432a 3135769i bk15: 432a 3135435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0329578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130599 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004754
n_activity=31187 dram_eff=0.4785
bk0: 384a 3135589i bk1: 384a 3135480i bk2: 388a 3135365i bk3: 388a 3135212i bk4: 448a 3135204i bk5: 448a 3134879i bk6: 488a 3135705i bk7: 488a 3135469i bk8: 512a 3135564i bk9: 512a 3134942i bk10: 512a 3134774i bk11: 512a 3134538i bk12: 464a 3134548i bk13: 464a 3134371i bk14: 436a 3135491i bk15: 436a 3135216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130608 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004756
n_activity=30817 dram_eff=0.4844
bk0: 384a 3136907i bk1: 384a 3136049i bk2: 388a 3135883i bk3: 388a 3135300i bk4: 448a 3134892i bk5: 448a 3134796i bk6: 488a 3135506i bk7: 488a 3135058i bk8: 512a 3135167i bk9: 512a 3135212i bk10: 512a 3135320i bk11: 512a 3134832i bk12: 464a 3134944i bk13: 464a 3134835i bk14: 436a 3135961i bk15: 436a 3135037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0344563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130678 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.004762
n_activity=30027 dram_eff=0.4978
bk0: 384a 3135892i bk1: 384a 3135697i bk2: 392a 3135545i bk3: 392a 3135260i bk4: 448a 3135490i bk5: 448a 3135002i bk6: 488a 3135452i bk7: 488a 3135611i bk8: 512a 3135098i bk9: 512a 3134639i bk10: 512a 3134920i bk11: 512a 3134468i bk12: 464a 3134789i bk13: 464a 3134696i bk14: 436a 3135086i bk15: 436a 3135363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0431843
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130657 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.00475
n_activity=30276 dram_eff=0.4925
bk0: 384a 3135826i bk1: 384a 3135584i bk2: 392a 3135822i bk3: 392a 3135311i bk4: 448a 3135133i bk5: 448a 3134994i bk6: 488a 3135729i bk7: 488a 3135774i bk8: 512a 3135518i bk9: 512a 3134870i bk10: 512a 3135323i bk11: 512a 3135348i bk12: 464a 3135239i bk13: 464a 3134626i bk14: 428a 3135725i bk15: 428a 3135191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0343076
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130613 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004754
n_activity=30612 dram_eff=0.4875
bk0: 384a 3136290i bk1: 384a 3135909i bk2: 392a 3136006i bk3: 392a 3135517i bk4: 448a 3135758i bk5: 448a 3135462i bk6: 488a 3135665i bk7: 488a 3135479i bk8: 512a 3135503i bk9: 512a 3135089i bk10: 512a 3135376i bk11: 512a 3134827i bk12: 468a 3134954i bk13: 464a 3134800i bk14: 428a 3135576i bk15: 428a 3135863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289825
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130607 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.004756
n_activity=30682 dram_eff=0.4866
bk0: 384a 3136056i bk1: 384a 3135858i bk2: 392a 3135928i bk3: 392a 3135648i bk4: 448a 3135572i bk5: 448a 3135288i bk6: 492a 3135771i bk7: 492a 3135557i bk8: 512a 3136084i bk9: 512a 3135559i bk10: 512a 3135409i bk11: 512a 3134818i bk12: 464a 3134992i bk13: 464a 3134723i bk14: 428a 3135909i bk15: 428a 3135053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0303421
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3139102 n_nop=3130562 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004753
n_activity=31661 dram_eff=0.4712
bk0: 384a 3136310i bk1: 384a 3136090i bk2: 392a 3135730i bk3: 392a 3135295i bk4: 448a 3134760i bk5: 448a 3134447i bk6: 492a 3135698i bk7: 492a 3135461i bk8: 512a 3134832i bk9: 512a 3134550i bk10: 512a 3135062i bk11: 512a 3134468i bk12: 464a 3134641i bk13: 464a 3134600i bk14: 428a 3135739i bk15: 428a 3135483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0368427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.1843
	minimum = 6
	maximum = 832
Network latency average = 35.4268
	minimum = 6
	maximum = 676
Slowest packet = 1952927
Flit latency average = 29.0354
	minimum = 6
	maximum = 676
Slowest flit = 3371190
Fragmentation average = 0.0148349
	minimum = 0
	maximum = 581
Injected packet rate average = 0.0265397
	minimum = 0.0193543 (at node 18)
	maximum = 0.0306887 (at node 42)
Accepted packet rate average = 0.0265397
	minimum = 0.0193543 (at node 18)
	maximum = 0.0306887 (at node 42)
Injected flit rate average = 0.0456654
	minimum = 0.0200309 (at node 18)
	maximum = 0.0741881 (at node 38)
Accepted flit rate average= 0.0456654
	minimum = 0.0303095 (at node 35)
	maximum = 0.0666261 (at node 7)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0103 (15 samples)
	minimum = 6 (15 samples)
	maximum = 361.533 (15 samples)
Network latency average = 22.5071 (15 samples)
	minimum = 6 (15 samples)
	maximum = 269.2 (15 samples)
Flit latency average = 23.8909 (15 samples)
	minimum = 6 (15 samples)
	maximum = 268.467 (15 samples)
Fragmentation average = 0.00613304 (15 samples)
	minimum = 0 (15 samples)
	maximum = 98.4667 (15 samples)
Injected packet rate average = 0.0244145 (15 samples)
	minimum = 0.018226 (15 samples)
	maximum = 0.0871161 (15 samples)
Accepted packet rate average = 0.0244145 (15 samples)
	minimum = 0.018226 (15 samples)
	maximum = 0.0871161 (15 samples)
Injected flit rate average = 0.0385382 (15 samples)
	minimum = 0.0241935 (15 samples)
	maximum = 0.108067 (15 samples)
Accepted flit rate average = 0.0385382 (15 samples)
	minimum = 0.0266979 (15 samples)
	maximum = 0.168176 (15 samples)
Injected packet size average = 1.5785 (15 samples)
Accepted packet size average = 1.5785 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 32 sec (4052 sec)
gpgpu_simulation_rate = 6334 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2171
gpu_sim_insn = 1122762
gpu_ipc =     517.1635
gpu_tot_sim_cycle = 5285171
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       5.0686
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095295
partiton_reqs_in_parallel = 47762
partiton_reqs_in_parallel_total    = 36526872
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9202
partiton_reqs_in_parallel_util = 47762
partiton_reqs_in_parallel_util_total    = 36526872
gpu_sim_cycle_parition_util = 2171
gpu_tot_sim_cycle_parition_util    = 1689730
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6175
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     213.2313 GB/Sec
L2_BW_total  =      21.0241 GB/Sec
gpu_total_sim_rate=6593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208255
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1905, 1915, 1932, 1916, 2027, 1755, 2010, 1855, 1944, 2026, 2022, 2057, 1778, 2221, 1953, 2159, 1408, 1419, 1372, 1332, 1491, 1246, 1235, 1080, 1326, 1404, 1284, 1085, 1354, 1150, 1494, 1535, 1225, 990, 1388, 1350, 1257, 1370, 1687, 1607, 1145, 1265, 1127, 1051, 1506, 1055, 818, 1147, 1554, 1023, 1226, 1272, 1088, 1181, 1599, 1295, 1145, 1280, 1443, 1141, 1176, 1339, 997, 1474, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2493137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2454315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33936
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2372689	W0_Idle:44807203	W0_Scoreboard:30652121	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 773 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 5285170 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	928510 	207262 	5870 	5666 	2891 	2570 	5623 	4823 	7365 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	403979 	105160 	299558 	129444 	98548 	93009 	10220 	3213 	4747 	2537 	2606 	5582 	4957 	7185 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231051 	189517 	339900 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	147376 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1122 	131 	44 	18 	16 	18 	29 	28 	18 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      43410     42330     42800     47153     54475     56616     52496     52682     42711     41691     33478     34541     27632     25018     30968     31632
dram[1]:      40950     40016     40153     42594     54850     55967     51575     50064     42096     45596     34494     34546     25504     23598     31138     31571
dram[2]:      41700     40730     41622     42821     54222     55789     53987     47495     42994     44838     36949     35441     26897     26906     31800     35605
dram[3]:      36778     36964     44656     42088     51861     54622     53415     52951     43643     41966     37315     33503     26314     28661     33010     31659
dram[4]:      43147     39357     43219     42456     52612     52654     53851     53086     41933     40220     32807     37637     28005     26745     35044     32306
dram[5]:      37770     40971     42216     41794     54642     51835     47800     51374     39770     44623     37051     37128     26302     26197     31306     31727
dram[6]:      42449     42334     42840     45811     52489     54555     54237     52187     40595     43412     36037     36721     25642     24548     31468     32016
dram[7]:      46700     41050     45159     45450     53868     54197     54189     54023     41905     42492     37204     32482     27524     25499     34071     31160
dram[8]:      41455     40823     42903     45682     54927     53701     53087     52745     41663     42570     34538     32914     38435     25907     31225     31870
dram[9]:      37904     40784     46092     41073     52931     52481     51498     47928     40643     41793     38709     37093     26581     25575     35351     32112
dram[10]:      39091     41698     43158     45212     53615     52690     51214     51336     46115     40766     37226     36753     24236     24528     34233     31977
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134609 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004751
n_activity=30741 dram_eff=0.4858
bk0: 388a 3140168i bk1: 384a 3139630i bk2: 388a 3139355i bk3: 388a 3138967i bk4: 448a 3139157i bk5: 448a 3138965i bk6: 488a 3139783i bk7: 488a 3139398i bk8: 512a 3139727i bk9: 512a 3139093i bk10: 512a 3138407i bk11: 512a 3138288i bk12: 468a 3138573i bk13: 468a 3138399i bk14: 432a 3139219i bk15: 432a 3139364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134625 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004747
n_activity=31382 dram_eff=0.4755
bk0: 384a 3140006i bk1: 384a 3139951i bk2: 388a 3139695i bk3: 388a 3139687i bk4: 448a 3139630i bk5: 448a 3139565i bk6: 488a 3139924i bk7: 488a 3139444i bk8: 512a 3139074i bk9: 512a 3139108i bk10: 512a 3139020i bk11: 512a 3138648i bk12: 468a 3138763i bk13: 468a 3138790i bk14: 432a 3139683i bk15: 432a 3139304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0333896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134674 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004747
n_activity=30581 dram_eff=0.4879
bk0: 384a 3140531i bk1: 384a 3139974i bk2: 388a 3139756i bk3: 388a 3139620i bk4: 448a 3139147i bk5: 448a 3139242i bk6: 488a 3139798i bk7: 488a 3139795i bk8: 512a 3139650i bk9: 512a 3139230i bk10: 512a 3138980i bk11: 512a 3138609i bk12: 468a 3138702i bk13: 468a 3138363i bk14: 432a 3139349i bk15: 432a 3139399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0369822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134603 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004742
n_activity=31537 dram_eff=0.4727
bk0: 384a 3140876i bk1: 384a 3139910i bk2: 388a 3139835i bk3: 388a 3139412i bk4: 448a 3139086i bk5: 448a 3139199i bk6: 488a 3139780i bk7: 488a 3139615i bk8: 512a 3139490i bk9: 512a 3139015i bk10: 512a 3139647i bk11: 512a 3139579i bk12: 468a 3138753i bk13: 468a 3138595i bk14: 432a 3139799i bk15: 432a 3139465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0329156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134629 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004747
n_activity=31187 dram_eff=0.4785
bk0: 384a 3139619i bk1: 384a 3139510i bk2: 388a 3139395i bk3: 388a 3139242i bk4: 448a 3139234i bk5: 448a 3138909i bk6: 488a 3139735i bk7: 488a 3139499i bk8: 512a 3139594i bk9: 512a 3138972i bk10: 512a 3138804i bk11: 512a 3138568i bk12: 464a 3138578i bk13: 464a 3138401i bk14: 436a 3139521i bk15: 436a 3139246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134638 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004749
n_activity=30817 dram_eff=0.4844
bk0: 384a 3140937i bk1: 384a 3140079i bk2: 388a 3139913i bk3: 388a 3139330i bk4: 448a 3138922i bk5: 448a 3138826i bk6: 488a 3139536i bk7: 488a 3139088i bk8: 512a 3139197i bk9: 512a 3139242i bk10: 512a 3139350i bk11: 512a 3138862i bk12: 464a 3138974i bk13: 464a 3138865i bk14: 436a 3139991i bk15: 436a 3139067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0344122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134708 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.004756
n_activity=30027 dram_eff=0.4978
bk0: 384a 3139922i bk1: 384a 3139727i bk2: 392a 3139575i bk3: 392a 3139290i bk4: 448a 3139520i bk5: 448a 3139032i bk6: 488a 3139482i bk7: 488a 3139641i bk8: 512a 3139128i bk9: 512a 3138669i bk10: 512a 3138950i bk11: 512a 3138498i bk12: 464a 3138819i bk13: 464a 3138726i bk14: 436a 3139116i bk15: 436a 3139393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.043129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134687 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.004744
n_activity=30276 dram_eff=0.4925
bk0: 384a 3139856i bk1: 384a 3139614i bk2: 392a 3139852i bk3: 392a 3139341i bk4: 448a 3139163i bk5: 448a 3139024i bk6: 488a 3139759i bk7: 488a 3139804i bk8: 512a 3139548i bk9: 512a 3138900i bk10: 512a 3139353i bk11: 512a 3139378i bk12: 464a 3139269i bk13: 464a 3138656i bk14: 428a 3139755i bk15: 428a 3139221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0342636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134643 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004747
n_activity=30612 dram_eff=0.4875
bk0: 384a 3140320i bk1: 384a 3139939i bk2: 392a 3140036i bk3: 392a 3139547i bk4: 448a 3139788i bk5: 448a 3139492i bk6: 488a 3139695i bk7: 488a 3139509i bk8: 512a 3139533i bk9: 512a 3139119i bk10: 512a 3139406i bk11: 512a 3138857i bk12: 468a 3138984i bk13: 464a 3138830i bk14: 428a 3139606i bk15: 428a 3139893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134637 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.00475
n_activity=30682 dram_eff=0.4866
bk0: 384a 3140086i bk1: 384a 3139888i bk2: 392a 3139958i bk3: 392a 3139678i bk4: 448a 3139602i bk5: 448a 3139318i bk6: 492a 3139801i bk7: 492a 3139587i bk8: 512a 3140114i bk9: 512a 3139589i bk10: 512a 3139439i bk11: 512a 3138848i bk12: 464a 3139022i bk13: 464a 3138753i bk14: 428a 3139939i bk15: 428a 3139083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0303032
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143132 n_nop=3134592 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004747
n_activity=31661 dram_eff=0.4712
bk0: 384a 3140340i bk1: 384a 3140120i bk2: 392a 3139760i bk3: 392a 3139325i bk4: 448a 3138790i bk5: 448a 3138477i bk6: 492a 3139728i bk7: 492a 3139491i bk8: 512a 3138862i bk9: 512a 3138580i bk10: 512a 3139092i bk11: 512a 3138498i bk12: 464a 3138671i bk13: 464a 3138630i bk14: 428a 3139769i bk15: 428a 3139513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367955

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.9165
	minimum = 6
	maximum = 555
Network latency average = 27.6451
	minimum = 6
	maximum = 338
Slowest packet = 2337460
Flit latency average = 32.2716
	minimum = 6
	maximum = 337
Slowest flit = 4024402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0450138
	minimum = 0.0322581 (at node 4)
	maximum = 0.20553 (at node 44)
Accepted packet rate average = 0.0450138
	minimum = 0.0322581 (at node 4)
	maximum = 0.20553 (at node 44)
Injected flit rate average = 0.0675207
	minimum = 0.0497696 (at node 4)
	maximum = 0.226728 (at node 44)
Accepted flit rate average= 0.0675207
	minimum = 0.0470046 (at node 4)
	maximum = 0.389862 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7544 (16 samples)
	minimum = 6 (16 samples)
	maximum = 373.625 (16 samples)
Network latency average = 22.8282 (16 samples)
	minimum = 6 (16 samples)
	maximum = 273.5 (16 samples)
Flit latency average = 24.4147 (16 samples)
	minimum = 6 (16 samples)
	maximum = 272.75 (16 samples)
Fragmentation average = 0.00574973 (16 samples)
	minimum = 0 (16 samples)
	maximum = 92.3125 (16 samples)
Injected packet rate average = 0.025702 (16 samples)
	minimum = 0.019103 (16 samples)
	maximum = 0.094517 (16 samples)
Accepted packet rate average = 0.025702 (16 samples)
	minimum = 0.019103 (16 samples)
	maximum = 0.094517 (16 samples)
Injected flit rate average = 0.0403496 (16 samples)
	minimum = 0.025792 (16 samples)
	maximum = 0.115483 (16 samples)
Accepted flit rate average = 0.0403496 (16 samples)
	minimum = 0.0279671 (16 samples)
	maximum = 0.182031 (16 samples)
Injected packet size average = 1.5699 (16 samples)
Accepted packet size average = 1.5699 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 43 sec (4063 sec)
gpgpu_simulation_rate = 6593 (inst/sec)
gpgpu_simulation_rate = 1300 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 150240
gpu_sim_insn = 1288129
gpu_ipc =       8.5738
gpu_tot_sim_cycle = 5662633
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.9582
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095295
partiton_reqs_in_parallel = 3305280
partiton_reqs_in_parallel_total    = 36574634
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0426
partiton_reqs_in_parallel_util = 3305280
partiton_reqs_in_parallel_util_total    = 36574634
gpu_sim_cycle_parition_util = 150240
gpu_tot_sim_cycle_parition_util    = 1691901
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6487
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       5.5335 GB/Sec
L2_BW_total  =      19.7695 GB/Sec
gpu_total_sim_rate=6496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1951, 1961, 2048, 1962, 2198, 1896, 2056, 1941, 1990, 2072, 2108, 2103, 1864, 2267, 1999, 2260, 1486, 1442, 1395, 1425, 1599, 1269, 1258, 1103, 1404, 1427, 1392, 1108, 1462, 1173, 1517, 1558, 1248, 1013, 1411, 1373, 1335, 1393, 1710, 1630, 1253, 1288, 1190, 1144, 1529, 1078, 841, 1170, 1577, 1046, 1319, 1295, 1111, 1204, 1622, 1388, 1208, 1358, 1551, 1164, 1199, 1447, 1060, 1552, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2493826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33936
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2379154	W0_Idle:47821518	W0_Scoreboard:34048913	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 781 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 5648545 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	936682 	207262 	5870 	5666 	2909 	2587 	5686 	5180 	7509 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	409992 	105190 	299558 	129444 	100677 	93009 	10220 	3213 	4747 	2555 	2623 	5645 	5314 	7329 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	238643 	189973 	339900 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	148099 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1184 	131 	44 	18 	17 	20 	34 	34 	21 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      46487     44860     43745     47499     54562     56884     53325     53334     43732     41725     33489     34958     28741     25477     31473     32209
dram[1]:      43815     42781     40507     42940     54931     56073     52134     51123     42340     45614     34530     35561     26831     24688     31306     31745
dram[2]:      44750     44859     41660     43756     54312     55874     54758     48042     43635     45470     36965     35852     27150     27790     31947     35776
dram[3]:      39007     38761     45173     42562     51951     54721     54025     53162     44973     42792     37359     33531     26765     28693     33929     31830
dram[4]:      45966     42551     43693     42816     52862     52733     54189     53489     42367     40489     32845     38054     29295     28527     36383     32795
dram[5]:      40972     43664     42758     42822     54746     51941     47845     51775     40571     44641     37461     37782     27417     27309     32256     31893
dram[6]:      45590     45635     43234     46160     52577     55143     54901     52587     41483     44132     36061     36945     26307     25006     32043     34538
dram[7]:      49666     43717     45550     45488     54110     54285     54233     55158     42382     43452     37239     33286     28398     27203     34565     32827
dram[8]:      44550     43519     43533     46169     54997     53956     54640     53358     42302     43605     34576     33341     39291     26801     31399     32035
dram[9]:      41335     44847     46824     41217     53193     52573     52113     48557     40890     42151     38723     37527     27675     26904     35908     33058
dram[10]:      43050     44674     43193     45885     53716     52787     52261     51669     46143     41374     37633     37190     25126     25423     34767     32533
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413581 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004364
n_activity=30741 dram_eff=0.4858
bk0: 388a 3419140i bk1: 384a 3418602i bk2: 388a 3418327i bk3: 388a 3417939i bk4: 448a 3418129i bk5: 448a 3417937i bk6: 488a 3418755i bk7: 488a 3418370i bk8: 512a 3418699i bk9: 512a 3418065i bk10: 512a 3417379i bk11: 512a 3417260i bk12: 468a 3417545i bk13: 468a 3417371i bk14: 432a 3418191i bk15: 432a 3418336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413597 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00436
n_activity=31382 dram_eff=0.4755
bk0: 384a 3418978i bk1: 384a 3418923i bk2: 388a 3418667i bk3: 388a 3418659i bk4: 448a 3418602i bk5: 448a 3418537i bk6: 488a 3418896i bk7: 488a 3418416i bk8: 512a 3418046i bk9: 512a 3418080i bk10: 512a 3417992i bk11: 512a 3417620i bk12: 468a 3417735i bk13: 468a 3417762i bk14: 432a 3418655i bk15: 432a 3418276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413646 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00436
n_activity=30581 dram_eff=0.4879
bk0: 384a 3419503i bk1: 384a 3418946i bk2: 388a 3418728i bk3: 388a 3418592i bk4: 448a 3418119i bk5: 448a 3418214i bk6: 488a 3418770i bk7: 488a 3418767i bk8: 512a 3418622i bk9: 512a 3418202i bk10: 512a 3417952i bk11: 512a 3417581i bk12: 468a 3417674i bk13: 468a 3417335i bk14: 432a 3418321i bk15: 432a 3418371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0339674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413575 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004356
n_activity=31537 dram_eff=0.4727
bk0: 384a 3419848i bk1: 384a 3418882i bk2: 388a 3418807i bk3: 388a 3418384i bk4: 448a 3418058i bk5: 448a 3418171i bk6: 488a 3418752i bk7: 488a 3418587i bk8: 512a 3418462i bk9: 512a 3417987i bk10: 512a 3418619i bk11: 512a 3418551i bk12: 468a 3417725i bk13: 468a 3417567i bk14: 432a 3418771i bk15: 432a 3418437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413601 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00436
n_activity=31187 dram_eff=0.4785
bk0: 384a 3418591i bk1: 384a 3418482i bk2: 388a 3418367i bk3: 388a 3418214i bk4: 448a 3418206i bk5: 448a 3417881i bk6: 488a 3418707i bk7: 488a 3418471i bk8: 512a 3418566i bk9: 512a 3417944i bk10: 512a 3417776i bk11: 512a 3417540i bk12: 464a 3417550i bk13: 464a 3417373i bk14: 436a 3418493i bk15: 436a 3418218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413610 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004362
n_activity=30817 dram_eff=0.4844
bk0: 384a 3419909i bk1: 384a 3419051i bk2: 388a 3418885i bk3: 388a 3418302i bk4: 448a 3417894i bk5: 448a 3417798i bk6: 488a 3418508i bk7: 488a 3418060i bk8: 512a 3418169i bk9: 512a 3418214i bk10: 512a 3418322i bk11: 512a 3417834i bk12: 464a 3417946i bk13: 464a 3417837i bk14: 436a 3418963i bk15: 436a 3418039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413680 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.004368
n_activity=30027 dram_eff=0.4978
bk0: 384a 3418894i bk1: 384a 3418699i bk2: 392a 3418547i bk3: 392a 3418262i bk4: 448a 3418492i bk5: 448a 3418004i bk6: 488a 3418454i bk7: 488a 3418613i bk8: 512a 3418100i bk9: 512a 3417641i bk10: 512a 3417922i bk11: 512a 3417470i bk12: 464a 3417791i bk13: 464a 3417698i bk14: 436a 3418088i bk15: 436a 3418365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0396131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413659 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.004357
n_activity=30276 dram_eff=0.4925
bk0: 384a 3418828i bk1: 384a 3418586i bk2: 392a 3418824i bk3: 392a 3418313i bk4: 448a 3418135i bk5: 448a 3417996i bk6: 488a 3418731i bk7: 488a 3418776i bk8: 512a 3418520i bk9: 512a 3417872i bk10: 512a 3418325i bk11: 512a 3418350i bk12: 464a 3418241i bk13: 464a 3417628i bk14: 428a 3418727i bk15: 428a 3418193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413615 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00436
n_activity=30612 dram_eff=0.4875
bk0: 384a 3419292i bk1: 384a 3418911i bk2: 392a 3419008i bk3: 392a 3418519i bk4: 448a 3418760i bk5: 448a 3418464i bk6: 488a 3418667i bk7: 488a 3418481i bk8: 512a 3418505i bk9: 512a 3418091i bk10: 512a 3418378i bk11: 512a 3417829i bk12: 468a 3417956i bk13: 464a 3417802i bk14: 428a 3418578i bk15: 428a 3418865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265857
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413609 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.004363
n_activity=30682 dram_eff=0.4866
bk0: 384a 3419058i bk1: 384a 3418860i bk2: 392a 3418930i bk3: 392a 3418650i bk4: 448a 3418574i bk5: 448a 3418290i bk6: 492a 3418773i bk7: 492a 3418559i bk8: 512a 3419086i bk9: 512a 3418561i bk10: 512a 3418411i bk11: 512a 3417820i bk12: 464a 3417994i bk13: 464a 3417725i bk14: 428a 3418911i bk15: 428a 3418055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278329
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422104 n_nop=3413564 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00436
n_activity=31661 dram_eff=0.4712
bk0: 384a 3419312i bk1: 384a 3419092i bk2: 392a 3418732i bk3: 392a 3418297i bk4: 448a 3417762i bk5: 448a 3417449i bk6: 492a 3418700i bk7: 492a 3418463i bk8: 512a 3417834i bk9: 512a 3417552i bk10: 512a 3418064i bk11: 512a 3417470i bk12: 464a 3417643i bk13: 464a 3417602i bk14: 428a 3418741i bk15: 428a 3418485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51083
	minimum = 6
	maximum = 30
Network latency average = 7.50011
	minimum = 6
	maximum = 30
Slowest packet = 2347660
Flit latency average = 7.10599
	minimum = 6
	maximum = 30
Slowest flit = 4039620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00116761
	minimum = 0.000748807 (at node 16)
	maximum = 0.00150427 (at node 38)
Accepted packet rate average = 0.00116761
	minimum = 0.000748807 (at node 16)
	maximum = 0.00150427 (at node 38)
Injected flit rate average = 0.00178036
	minimum = 0.000805383 (at node 16)
	maximum = 0.00293865 (at node 38)
Accepted flit rate average= 0.00178036
	minimum = 0.00130459 (at node 42)
	maximum = 0.00277891 (at node 3)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9754 (17 samples)
	minimum = 6 (17 samples)
	maximum = 353.412 (17 samples)
Network latency average = 21.9265 (17 samples)
	minimum = 6 (17 samples)
	maximum = 259.176 (17 samples)
Flit latency average = 23.3965 (17 samples)
	minimum = 6 (17 samples)
	maximum = 258.471 (17 samples)
Fragmentation average = 0.00541151 (17 samples)
	minimum = 0 (17 samples)
	maximum = 86.8824 (17 samples)
Injected packet rate average = 0.0242588 (17 samples)
	minimum = 0.0180234 (17 samples)
	maximum = 0.0890457 (17 samples)
Accepted packet rate average = 0.0242588 (17 samples)
	minimum = 0.0180234 (17 samples)
	maximum = 0.0890457 (17 samples)
Injected flit rate average = 0.0380808 (17 samples)
	minimum = 0.0243222 (17 samples)
	maximum = 0.108863 (17 samples)
Accepted flit rate average = 0.0380808 (17 samples)
	minimum = 0.0263987 (17 samples)
	maximum = 0.171487 (17 samples)
Injected packet size average = 1.56978 (17 samples)
Accepted packet size average = 1.56978 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 2 sec (4322 sec)
gpgpu_simulation_rate = 6496 (inst/sec)
gpgpu_simulation_rate = 1310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1176
gpu_sim_insn = 1114172
gpu_ipc =     947.4252
gpu_tot_sim_cycle = 5885959
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.9594
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095295
partiton_reqs_in_parallel = 25872
partiton_reqs_in_parallel_total    = 39879914
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7798
partiton_reqs_in_parallel_util = 25872
partiton_reqs_in_parallel_util_total    = 39879914
gpu_sim_cycle_parition_util = 1176
gpu_tot_sim_cycle_parition_util    = 1842141
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6489
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     167.0004 GB/Sec
L2_BW_total  =      19.0528 GB/Sec
gpu_total_sim_rate=6743

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272481
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1972, 1982, 2069, 1983, 2219, 1917, 2077, 1962, 2011, 2093, 2129, 2124, 1885, 2288, 2020, 2281, 1507, 1463, 1416, 1446, 1620, 1290, 1279, 1124, 1425, 1448, 1413, 1129, 1483, 1194, 1538, 1579, 1269, 1034, 1432, 1394, 1356, 1414, 1731, 1651, 1274, 1309, 1211, 1165, 1550, 1099, 862, 1191, 1598, 1067, 1340, 1316, 1132, 1225, 1643, 1409, 1229, 1379, 1572, 1185, 1220, 1468, 1081, 1573, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2493826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33936
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2383456	W0_Idle:47825705	W0_Scoreboard:34060368	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 780 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 5885958 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	938754 	207262 	5870 	5666 	2909 	2587 	5686 	5180 	7509 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	412041 	105208 	299558 	129444 	100682 	93009 	10220 	3213 	4747 	2555 	2623 	5645 	5314 	7329 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240550 	190114 	339900 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	148123 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1186 	131 	44 	18 	17 	20 	34 	34 	21 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      46531     44903     43825     47578     54562     56885     53325     53334     43732     41725     33489     34958     28741     25477     31474     32211
dram[1]:      43858     42825     40587     43021     54931     56073     52135     51123     42340     45614     34530     35561     26831     24688     31306     31745
dram[2]:      44793     44903     41739     43837     54312     55874     54759     48043     43635     45470     36965     35852     27150     27790     31947     35776
dram[3]:      39058     38811     45254     42642     51951     54721     54025     53162     44973     42792     37359     33531     26765     28693     33929     31830
dram[4]:      46015     42600     43773     42896     52862     52733     54189     53489     42367     40489     32845     38054     29295     28527     36383     32795
dram[5]:      41022     43714     42839     42902     54746     51941     47845     51775     40571     44641     37461     37782     27417     27309     32256     31895
dram[6]:      45642     45684     43308     46233     52578     55144     54901     52587     41483     44132     36061     36945     26307     25006     32043     34538
dram[7]:      49717     43769     45624     45562     54110     54285     54233     55158     42382     43452     37239     33286     28398     27203     34565     32827
dram[8]:      44599     43570     43606     46243     54997     53956     54640     53358     42302     43605     34576     33341     39297     26801     31399     32035
dram[9]:      41385     44897     46899     41290     53193     52573     52113     48557     40890     42151     38723     37527     27675     26904     35908     33058
dram[10]:      43099     44724     43267     45960     53716     52787     52261     51669     46143     41374     37633     37190     25126     25423     34767     32533
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415763 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004361
n_activity=30741 dram_eff=0.4858
bk0: 388a 3421322i bk1: 384a 3420784i bk2: 388a 3420509i bk3: 388a 3420121i bk4: 448a 3420311i bk5: 448a 3420119i bk6: 488a 3420937i bk7: 488a 3420552i bk8: 512a 3420881i bk9: 512a 3420247i bk10: 512a 3419561i bk11: 512a 3419442i bk12: 468a 3419727i bk13: 468a 3419553i bk14: 432a 3420373i bk15: 432a 3420518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415779 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004358
n_activity=31382 dram_eff=0.4755
bk0: 384a 3421160i bk1: 384a 3421105i bk2: 388a 3420849i bk3: 388a 3420841i bk4: 448a 3420784i bk5: 448a 3420719i bk6: 488a 3421078i bk7: 488a 3420598i bk8: 512a 3420228i bk9: 512a 3420262i bk10: 512a 3420174i bk11: 512a 3419802i bk12: 468a 3419917i bk13: 468a 3419944i bk14: 432a 3420837i bk15: 432a 3420458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415828 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004357
n_activity=30581 dram_eff=0.4879
bk0: 384a 3421685i bk1: 384a 3421128i bk2: 388a 3420910i bk3: 388a 3420774i bk4: 448a 3420301i bk5: 448a 3420396i bk6: 488a 3420952i bk7: 488a 3420949i bk8: 512a 3420804i bk9: 512a 3420384i bk10: 512a 3420134i bk11: 512a 3419763i bk12: 468a 3419856i bk13: 468a 3419517i bk14: 432a 3420503i bk15: 432a 3420553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0339458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415757 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004353
n_activity=31537 dram_eff=0.4727
bk0: 384a 3422030i bk1: 384a 3421064i bk2: 388a 3420989i bk3: 388a 3420566i bk4: 448a 3420240i bk5: 448a 3420353i bk6: 488a 3420934i bk7: 488a 3420769i bk8: 512a 3420644i bk9: 512a 3420169i bk10: 512a 3420801i bk11: 512a 3420733i bk12: 468a 3419907i bk13: 468a 3419749i bk14: 432a 3420953i bk15: 432a 3420619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030213
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415783 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004358
n_activity=31187 dram_eff=0.4785
bk0: 384a 3420773i bk1: 384a 3420664i bk2: 388a 3420549i bk3: 388a 3420396i bk4: 448a 3420388i bk5: 448a 3420063i bk6: 488a 3420889i bk7: 488a 3420653i bk8: 512a 3420748i bk9: 512a 3420126i bk10: 512a 3419958i bk11: 512a 3419722i bk12: 464a 3419732i bk13: 464a 3419555i bk14: 436a 3420675i bk15: 436a 3420400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415792 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004359
n_activity=30817 dram_eff=0.4844
bk0: 384a 3422091i bk1: 384a 3421233i bk2: 388a 3421067i bk3: 388a 3420484i bk4: 448a 3420076i bk5: 448a 3419980i bk6: 488a 3420690i bk7: 488a 3420242i bk8: 512a 3420351i bk9: 512a 3420396i bk10: 512a 3420504i bk11: 512a 3420016i bk12: 464a 3420128i bk13: 464a 3420019i bk14: 436a 3421145i bk15: 436a 3420221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415862 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.004365
n_activity=30027 dram_eff=0.4978
bk0: 384a 3421076i bk1: 384a 3420881i bk2: 392a 3420729i bk3: 392a 3420444i bk4: 448a 3420674i bk5: 448a 3420186i bk6: 488a 3420636i bk7: 488a 3420795i bk8: 512a 3420282i bk9: 512a 3419823i bk10: 512a 3420104i bk11: 512a 3419652i bk12: 464a 3419973i bk13: 464a 3419880i bk14: 436a 3420270i bk15: 436a 3420547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395878
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415841 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.004354
n_activity=30276 dram_eff=0.4925
bk0: 384a 3421010i bk1: 384a 3420768i bk2: 392a 3421006i bk3: 392a 3420495i bk4: 448a 3420317i bk5: 448a 3420178i bk6: 488a 3420913i bk7: 488a 3420958i bk8: 512a 3420702i bk9: 512a 3420054i bk10: 512a 3420507i bk11: 512a 3420532i bk12: 464a 3420423i bk13: 464a 3419810i bk14: 428a 3420909i bk15: 428a 3420375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314504
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415797 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004358
n_activity=30612 dram_eff=0.4875
bk0: 384a 3421474i bk1: 384a 3421093i bk2: 392a 3421190i bk3: 392a 3420701i bk4: 448a 3420942i bk5: 448a 3420646i bk6: 488a 3420849i bk7: 488a 3420663i bk8: 512a 3420687i bk9: 512a 3420273i bk10: 512a 3420560i bk11: 512a 3420011i bk12: 468a 3420138i bk13: 464a 3419984i bk14: 428a 3420760i bk15: 428a 3421047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415791 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.00436
n_activity=30682 dram_eff=0.4866
bk0: 384a 3421240i bk1: 384a 3421042i bk2: 392a 3421112i bk3: 392a 3420832i bk4: 448a 3420756i bk5: 448a 3420472i bk6: 492a 3420955i bk7: 492a 3420741i bk8: 512a 3421268i bk9: 512a 3420743i bk10: 512a 3420593i bk11: 512a 3420002i bk12: 464a 3420176i bk13: 464a 3419907i bk14: 428a 3421093i bk15: 428a 3420237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3424286 n_nop=3415746 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004357
n_activity=31661 dram_eff=0.4712
bk0: 384a 3421494i bk1: 384a 3421274i bk2: 392a 3420914i bk3: 392a 3420479i bk4: 448a 3419944i bk5: 448a 3419631i bk6: 492a 3420882i bk7: 492a 3420645i bk8: 512a 3420016i bk9: 512a 3419734i bk10: 512a 3420246i bk11: 512a 3419652i bk12: 464a 3419825i bk13: 464a 3419784i bk14: 428a 3420923i bk15: 428a 3420667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.58181
	minimum = 6
	maximum = 24
Network latency average = 7.56781
	minimum = 6
	maximum = 23
Slowest packet = 2364223
Flit latency average = 7.26754
	minimum = 6
	maximum = 22
Slowest flit = 4064743
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0352681
	minimum = 0.027234 (at node 0)
	maximum = 0.0417021 (at node 44)
Accepted packet rate average = 0.0352681
	minimum = 0.027234 (at node 0)
	maximum = 0.0417021 (at node 44)
Injected flit rate average = 0.0529021
	minimum = 0.027234 (at node 0)
	maximum = 0.0821277 (at node 34)
Accepted flit rate average= 0.0529021
	minimum = 0.0391489 (at node 31)
	maximum = 0.0731915 (at node 22)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3979 (18 samples)
	minimum = 6 (18 samples)
	maximum = 335.111 (18 samples)
Network latency average = 21.1288 (18 samples)
	minimum = 6 (18 samples)
	maximum = 246.056 (18 samples)
Flit latency average = 22.5005 (18 samples)
	minimum = 6 (18 samples)
	maximum = 245.333 (18 samples)
Fragmentation average = 0.00511087 (18 samples)
	minimum = 0 (18 samples)
	maximum = 82.0556 (18 samples)
Injected packet rate average = 0.0248704 (18 samples)
	minimum = 0.0185351 (18 samples)
	maximum = 0.0864155 (18 samples)
Accepted packet rate average = 0.0248704 (18 samples)
	minimum = 0.0185351 (18 samples)
	maximum = 0.0864155 (18 samples)
Injected flit rate average = 0.0389043 (18 samples)
	minimum = 0.024484 (18 samples)
	maximum = 0.107378 (18 samples)
Accepted flit rate average = 0.0389043 (18 samples)
	minimum = 0.0271071 (18 samples)
	maximum = 0.166026 (18 samples)
Injected packet size average = 1.56428 (18 samples)
Accepted packet size average = 1.56428 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 9 sec (4329 sec)
gpgpu_simulation_rate = 6743 (inst/sec)
gpgpu_simulation_rate = 1359 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2214
gpu_sim_insn = 1245371
gpu_ipc =     562.4982
gpu_tot_sim_cycle = 6115395
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.9770
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095295
partiton_reqs_in_parallel = 48708
partiton_reqs_in_parallel_total    = 39905786
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5334
partiton_reqs_in_parallel_util = 48708
partiton_reqs_in_parallel_util_total    = 39905786
gpu_sim_cycle_parition_util = 2214
gpu_tot_sim_cycle_parition_util    = 1843317
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6493
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      89.0473 GB/Sec
L2_BW_total  =      18.3702 GB/Sec
gpu_total_sim_rate=7017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2018, 2028, 2115, 2029, 2265, 1963, 2123, 2008, 2057, 2139, 2175, 2170, 1931, 2334, 2066, 2327, 1530, 1486, 1439, 1469, 1643, 1313, 1302, 1147, 1448, 1471, 1436, 1152, 1506, 1217, 1561, 1602, 1292, 1057, 1455, 1417, 1379, 1437, 1754, 1674, 1297, 1332, 1234, 1188, 1573, 1122, 885, 1214, 1621, 1090, 1363, 1339, 1155, 1248, 1666, 1432, 1252, 1402, 1595, 1208, 1243, 1491, 1104, 1596, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2493826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33936
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2389389	W0_Idle:47832299	W0_Scoreboard:34075838	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 779 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 6114334 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940834 	207262 	5870 	5666 	2909 	2587 	5686 	5180 	7509 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	413053 	105224 	299558 	129444 	101734 	93009 	10220 	3213 	4747 	2555 	2623 	5645 	5314 	7329 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242501 	190237 	339900 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	148129 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1191 	131 	44 	18 	17 	20 	34 	34 	21 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      46590     44957     43825     47578     54562     56885     53325     53334     43732     41725     33492     34958     28741     25477     31578     32312
dram[1]:      43919     42880     40587     43021     54933     56076     52135     51123     42340     45614     34530     35561     26831     24688     31407     31844
dram[2]:      44855     44963     41739     43837     54312     55874     54759     48043     43635     45470     36965     35852     27152     27790     32049     35875
dram[3]:      39112     38863     45254     42642     51951     54721     54025     53162     44973     42792     37360     33531     26768     28693     34030     31929
dram[4]:      46067     42648     43773     42896     52862     52734     54189     53491     42367     40489     32845     38054     29295     28527     36487     32893
dram[5]:      41074     43764     42839     42902     54746     51941     47845     51775     40571     44641     37461     37785     27417     27309     32358     31994
dram[6]:      45695     45735     43308     46233     52578     55144     54901     52587     41483     44132     36061     36945     26307     25006     32142     34634
dram[7]:      49767     43818     45624     45562     54110     54288     54233     55158     42382     43452     37239     33286     28398     27203     34666     32926
dram[8]:      44646     43616     43606     46243     54997     53956     54640     53359     42302     43605     34576     33341     39297     26801     31504     32137
dram[9]:      41431     44939     46899     41290     53193     52573     52113     48557     40890     42151     38723     37527     27675     26904     36013     33159
dram[10]:      43153     44775     43267     45960     53716     52787     52261     51669     46143     41377     37633     37191     25126     25426     34872     32634
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419873 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004356
n_activity=30741 dram_eff=0.4858
bk0: 388a 3425432i bk1: 384a 3424894i bk2: 388a 3424619i bk3: 388a 3424231i bk4: 448a 3424421i bk5: 448a 3424229i bk6: 488a 3425047i bk7: 488a 3424662i bk8: 512a 3424991i bk9: 512a 3424357i bk10: 512a 3423671i bk11: 512a 3423552i bk12: 468a 3423837i bk13: 468a 3423663i bk14: 432a 3424483i bk15: 432a 3424628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419889 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004352
n_activity=31382 dram_eff=0.4755
bk0: 384a 3425270i bk1: 384a 3425215i bk2: 388a 3424959i bk3: 388a 3424951i bk4: 448a 3424894i bk5: 448a 3424829i bk6: 488a 3425188i bk7: 488a 3424708i bk8: 512a 3424338i bk9: 512a 3424372i bk10: 512a 3424284i bk11: 512a 3423912i bk12: 468a 3424027i bk13: 468a 3424054i bk14: 432a 3424947i bk15: 432a 3424568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419938 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004352
n_activity=30581 dram_eff=0.4879
bk0: 384a 3425795i bk1: 384a 3425238i bk2: 388a 3425020i bk3: 388a 3424884i bk4: 448a 3424411i bk5: 448a 3424506i bk6: 488a 3425062i bk7: 488a 3425059i bk8: 512a 3424914i bk9: 512a 3424494i bk10: 512a 3424244i bk11: 512a 3423873i bk12: 468a 3423966i bk13: 468a 3423627i bk14: 432a 3424613i bk15: 432a 3424663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0339051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419867 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004348
n_activity=31537 dram_eff=0.4727
bk0: 384a 3426140i bk1: 384a 3425174i bk2: 388a 3425099i bk3: 388a 3424676i bk4: 448a 3424350i bk5: 448a 3424463i bk6: 488a 3425044i bk7: 488a 3424879i bk8: 512a 3424754i bk9: 512a 3424279i bk10: 512a 3424911i bk11: 512a 3424843i bk12: 468a 3424017i bk13: 468a 3423859i bk14: 432a 3425063i bk15: 432a 3424729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0301768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419893 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.004352
n_activity=31187 dram_eff=0.4785
bk0: 384a 3424883i bk1: 384a 3424774i bk2: 388a 3424659i bk3: 388a 3424506i bk4: 448a 3424498i bk5: 448a 3424173i bk6: 488a 3424999i bk7: 488a 3424763i bk8: 512a 3424858i bk9: 512a 3424236i bk10: 512a 3424068i bk11: 512a 3423832i bk12: 464a 3423842i bk13: 464a 3423665i bk14: 436a 3424785i bk15: 436a 3424510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419902 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004354
n_activity=30817 dram_eff=0.4844
bk0: 384a 3426201i bk1: 384a 3425343i bk2: 388a 3425177i bk3: 388a 3424594i bk4: 448a 3424186i bk5: 448a 3424090i bk6: 488a 3424800i bk7: 488a 3424352i bk8: 512a 3424461i bk9: 512a 3424506i bk10: 512a 3424614i bk11: 512a 3424126i bk12: 464a 3424238i bk13: 464a 3424129i bk14: 436a 3425255i bk15: 436a 3424331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315489
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419972 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.00436
n_activity=30027 dram_eff=0.4978
bk0: 384a 3425186i bk1: 384a 3424991i bk2: 392a 3424839i bk3: 392a 3424554i bk4: 448a 3424784i bk5: 448a 3424296i bk6: 488a 3424746i bk7: 488a 3424905i bk8: 512a 3424392i bk9: 512a 3423933i bk10: 512a 3424214i bk11: 512a 3423762i bk12: 464a 3424083i bk13: 464a 3423990i bk14: 436a 3424380i bk15: 436a 3424657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395404
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419951 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.004349
n_activity=30276 dram_eff=0.4925
bk0: 384a 3425120i bk1: 384a 3424878i bk2: 392a 3425116i bk3: 392a 3424605i bk4: 448a 3424427i bk5: 448a 3424288i bk6: 488a 3425023i bk7: 488a 3425068i bk8: 512a 3424812i bk9: 512a 3424164i bk10: 512a 3424617i bk11: 512a 3424642i bk12: 464a 3424533i bk13: 464a 3423920i bk14: 428a 3425019i bk15: 428a 3424485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419907 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004352
n_activity=30612 dram_eff=0.4875
bk0: 384a 3425584i bk1: 384a 3425203i bk2: 392a 3425300i bk3: 392a 3424811i bk4: 448a 3425052i bk5: 448a 3424756i bk6: 488a 3424959i bk7: 488a 3424773i bk8: 512a 3424797i bk9: 512a 3424383i bk10: 512a 3424670i bk11: 512a 3424121i bk12: 468a 3424248i bk13: 464a 3424094i bk14: 428a 3424870i bk15: 428a 3425157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419901 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.004355
n_activity=30682 dram_eff=0.4866
bk0: 384a 3425350i bk1: 384a 3425152i bk2: 392a 3425222i bk3: 392a 3424942i bk4: 448a 3424866i bk5: 448a 3424582i bk6: 492a 3425065i bk7: 492a 3424851i bk8: 512a 3425378i bk9: 512a 3424853i bk10: 512a 3424703i bk11: 512a 3424112i bk12: 464a 3424286i bk13: 464a 3424017i bk14: 428a 3425203i bk15: 428a 3424347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277818
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3428396 n_nop=3419856 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004352
n_activity=31661 dram_eff=0.4712
bk0: 384a 3425604i bk1: 384a 3425384i bk2: 392a 3425024i bk3: 392a 3424589i bk4: 448a 3424054i bk5: 448a 3423741i bk6: 492a 3424992i bk7: 492a 3424755i bk8: 512a 3424126i bk9: 512a 3423844i bk10: 512a 3424356i bk11: 512a 3423762i bk12: 464a 3423935i bk13: 464a 3423894i bk14: 428a 3425033i bk15: 428a 3424777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.88173
	minimum = 6
	maximum = 25
Network latency average = 7.84543
	minimum = 6
	maximum = 24
Slowest packet = 2367271
Flit latency average = 7.45833
	minimum = 6
	maximum = 24
Slowest flit = 4069397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018798
	minimum = 0.01446 (at node 2)
	maximum = 0.0225938 (at node 28)
Accepted packet rate average = 0.018798
	minimum = 0.01446 (at node 2)
	maximum = 0.0225938 (at node 28)
Injected flit rate average = 0.028197
	minimum = 0.01446 (at node 2)
	maximum = 0.0449616 (at node 28)
Accepted flit rate average= 0.028197
	minimum = 0.0207863 (at node 35)
	maximum = 0.0390872 (at node 16)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0024 (19 samples)
	minimum = 6 (19 samples)
	maximum = 318.789 (19 samples)
Network latency average = 20.4297 (19 samples)
	minimum = 6 (19 samples)
	maximum = 234.368 (19 samples)
Flit latency average = 21.7088 (19 samples)
	minimum = 6 (19 samples)
	maximum = 233.684 (19 samples)
Fragmentation average = 0.00484188 (19 samples)
	minimum = 0 (19 samples)
	maximum = 77.7368 (19 samples)
Injected packet rate average = 0.0245508 (19 samples)
	minimum = 0.0183206 (19 samples)
	maximum = 0.0830564 (19 samples)
Accepted packet rate average = 0.0245508 (19 samples)
	minimum = 0.0183206 (19 samples)
	maximum = 0.0830564 (19 samples)
Injected flit rate average = 0.0383407 (19 samples)
	minimum = 0.0239564 (19 samples)
	maximum = 0.104092 (19 samples)
Accepted flit rate average = 0.0383407 (19 samples)
	minimum = 0.0267744 (19 samples)
	maximum = 0.159345 (19 samples)
Injected packet size average = 1.56169 (19 samples)
Accepted packet size average = 1.56169 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 17 sec (4337 sec)
gpgpu_simulation_rate = 7017 (inst/sec)
gpgpu_simulation_rate = 1410 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 6338515
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.9776
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 665448
gpu_stall_icnt2sh    = 3095304
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 39954494
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3068
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 39954494
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 1845531
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6495
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      17.7542 GB/Sec
gpu_total_sim_rate=7261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5452
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5452
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2060, 2070, 2157, 2071, 2307, 2005, 2165, 2050, 2099, 2181, 2217, 2212, 1973, 2376, 2108, 2369, 1551, 1507, 1460, 1490, 1664, 1334, 1323, 1168, 1469, 1492, 1457, 1173, 1527, 1238, 1582, 1623, 1313, 1078, 1476, 1438, 1400, 1458, 1775, 1695, 1318, 1353, 1255, 1209, 1594, 1143, 906, 1235, 1642, 1111, 1384, 1360, 1176, 1269, 1687, 1453, 1273, 1423, 1616, 1229, 1264, 1512, 1125, 1617, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2493826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33936
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2393709	W0_Idle:47835499	W0_Scoreboard:34087330	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 894 
maxdqlatency = 0 
maxmflatency = 182693 
averagemflatency = 779 
max_icnt2mem_latency = 182566 
max_icnt2sh_latency = 6114334 
mrq_lat_table:14036 	412 	635 	1583 	1295 	1452 	1184 	840 	575 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	942882 	207262 	5870 	5666 	2909 	2587 	5686 	5180 	7509 	1553 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	415042 	105283 	299558 	129444 	101734 	93009 	10220 	3213 	4747 	2555 	2623 	5645 	5314 	7329 	1541 	8 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	244233 	190544 	339909 	100516 	16415 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	148129 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1193 	131 	44 	18 	17 	20 	34 	34 	21 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        12        12        14        13        16        16        11        16        16 
dram[1]:        17        16        15        16        16         8        12        18        12        12        22        19        14        10        16        16 
dram[2]:        16        16        17        15        16        14        11        11        12        12        20        13        13        13        16        16 
dram[3]:        16        16        16        15        13        11        14        11         9        12        12        16        10        12        16        16 
dram[4]:        16        16        16        15        12         8        11        14        14        14        14        19        16        17        16        16 
dram[5]:        16        16        15        15        10        11        18        12        12        18        20        17        15        14        18        11 
dram[6]:        16        16        15        15        19        20        14        17        22        11        22        24        21        16        16        16 
dram[7]:        17        16        15        14        12        11        12        10        10        14        16        14        13        12        16        16 
dram[8]:        16        16        15        14        15        12        16        12        14        15        14        15        20        16        16        16 
dram[9]:        16        16        15        16        12        10        10        14        13        12        19        18        16        11        16        16 
dram[10]:        17        16        14        14        10        12        10        12        14        16        16        14        14        21        16        16 
maximum service time to same row:
dram[0]:     58352    108483     68488     85810    246486    102771    223363    213418    244501    116562    238741    141447     95826    156970    113776     95224 
dram[1]:    176683     67488    208852     76680    117601    112156    148520    124681    211162    246751    238729    239510    117968    163599     48395     72949 
dram[2]:     86367     58559     64573    118994    100154    173002    137073    124649    117534    238740    243810     75388    212996     95708    116675     58461 
dram[3]:     69659     58475    118989     69306     90985    121872    181555    153557    303697    239607    238736    120780     89194     95788     56649    199803 
dram[4]:     58476     58500     76824     64208    115886    177281     71769    212672     86733    112089    131814    126103    149271    243270     80214     60119 
dram[5]:     58504     75676    118985    225149    188685    107588    225390    226642     88186     86738     89758    119000    205908     95260     58497     63024 
dram[6]:     58466    103919     70247     70336     93533    125171    136704    204163     86747     86753    225321    238737    309230    156973    140304     58399 
dram[7]:    118971     85826     65405     75180    185563    141784    138032    128376     86735     86736     93022     92819     95124     95101     57095     72976 
dram[8]:     87300     70349     68768     84030    114923    225414    149273    121973    182141    174551    238726    238739    222486    119387     40360    229080 
dram[9]:     58491     58372     82916     76851    124631    325744    115280    105874     86745     86738     95781    243808    156960    150114    228863    105556 
dram[10]:    172667     58468     74206     99609    124695    224075    124664    206693     86750    108784     89826    238722    218825     95126    133972    205483 
average row accesses per activate:
dram[0]:  3.592592  3.730769  3.535714  3.000000  3.368421  3.823529  3.861111  3.729730  4.000000  3.743590  4.027778  4.454545  3.800000  3.526316  3.636364  4.615385 
dram[1]:  4.409091  3.840000  3.500000  4.666667  3.394737  3.047619  3.942857  3.888889  4.000000  3.625000  3.842105  4.083333  3.694444  3.526316  3.636364  4.444445 
dram[2]:  4.173913  3.692308  3.666667  4.260870  3.282051  4.000000  3.390244  3.309524  4.500000  4.363636  3.894737  4.833333  4.290323  3.722222  5.041667  4.000000 
dram[3]:  4.173913  3.692308  3.920000  3.769231  3.250000  3.047619  4.088235  3.285714  3.428571  3.428571  4.363636  4.965517  3.594594  3.694444  3.243243  3.750000 
dram[4]:  3.555556  3.840000  4.083333  3.769231  3.764706  3.146342  3.136364  3.631579  4.114286  4.393939  4.294117  4.171429  3.552632  3.694444  4.172414  4.066667 
dram[5]:  4.173913  4.173913  3.769231  3.379310  3.421053  3.394737  3.942857  3.021739  4.645161  4.235294  4.687500  4.677419  3.594594  3.350000  5.041667  3.361111 
dram[6]:  4.363636  3.428571  4.304348  3.846154  4.300000  4.225806  3.833333  4.516129  4.235294  3.891892  5.407407  5.103448  3.911765  4.060606  3.781250  4.033333 
dram[7]:  4.041667  4.800000  4.166667  3.448276  3.459460  3.794118  3.833333  3.756757  3.815789  4.363636  4.866667  4.833333  3.500000  3.675676  4.103448  4.370370 
dram[8]:  4.173913  4.173913  4.000000  3.225806  3.742857  3.200000  3.942857  3.309524  3.372093  4.264706  4.171429  5.000000  3.861111  3.882353  4.214286  4.068965 
dram[9]:  3.840000  3.555556  3.703704  3.258065  3.095238  3.047619  3.756757  4.212121  4.393939  4.142857  5.103448  5.285714  3.621622  3.473684  4.214286  3.806452 
dram[10]:  3.592592  3.555556  3.448276  3.448276  2.844445  3.121951  3.232558  3.589744  3.717949  4.645161  4.933333  4.424242  3.567568  4.156250  3.933333  3.277778 
average row locality = 22153/5750 = 3.852696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        18        17        16        16        18        17        19        16        17        12        12 
dram[1]:         1         0         1         1        17        16        16        18        16        17        18        19        16        17        12        12 
dram[2]:         0         0         2         1        16        16        17        17        16        16        20        17        16        17        13        12 
dram[3]:         0         0         1         1        18        16        17        16        16        16        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        16        16        17        18        18        19        17        12        13 
dram[5]:         0         0         1         1        18        17        16        17        16        16        22        17        17        18        12        12 
dram[6]:         0         0         1         2        17        19        16        18        16        16        18        20        17        18        12        12 
dram[7]:         1         0         2         2        16        17        16        17        17        16        18        17        17        20        12        11 
dram[8]:         0         0         2         2        19        16        16        17        17        17        18        17        22        16        11        11 
dram[9]:         0         0         2         3        18        16        16        16        17        17        20        20        18        16        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        16        20        18        16        17        11        11 
total reads: 2177
min_bank_accesses = 0!
chip skew: 202/189 = 1.07
average mf latency per bank:
dram[0]:      46635     45001     43904     47659     54562     56885     53325     53334     43732     41725     33492     34958     28741     25477     31578     32312
dram[1]:      43963     42924     40668     43102     54933     56076     52135     51123     42340     45614     34530     35561     26831     24688     31407     31844
dram[2]:      44899     45007     41819     43918     54312     55874     54759     48043     43635     45470     36965     35852     27152     27790     32049     35875
dram[3]:      39162     38913     45334     42723     51951     54721     54025     53162     44973     42792     37360     33531     26768     28693     34030     31929
dram[4]:      46118     42698     43853     42977     52862     52734     54189     53491     42367     40489     32845     38054     29295     28527     36487     32893
dram[5]:      41123     43814     42919     42983     54746     51941     47845     51775     40571     44641     37461     37785     27417     27309     32358     31994
dram[6]:      45745     45785     43382     46307     52578     55144     54901     52587     41483     44132     36061     36945     26307     25006     32142     34634
dram[7]:      49817     43868     45697     45636     54110     54288     54233     55158     42382     43452     37239     33286     28398     27203     34666     32926
dram[8]:      44696     43666     43680     46317     54997     53956     54640     53359     42302     43605     34576     33341     39297     26801     31504     32137
dram[9]:      41480     44988     46972     41363     53193     52573     52113     48557     40890     42151     38723     37527     27675     26904     36013     33159
dram[10]:      43202     44824     43341     46034     53716     52787     52261     51669     46143     41377     37633     37191     25126     25426     34872     32634
maximum mf latency per bank:
dram[0]:      83150    146720    100053    118728    100015    100061     61476    118419     81572     95972     81564    103920     84225     84118     89221     89228
dram[1]:      70221     70181     99980    100045    118704    118497     61452     61357     72908     81569     81575     70716     68980     84148     89222     89228
dram[2]:      75392     69764    118503    118723    118498    100019     61478     61480     72968     81574     86637     70723     84080     84163    118675     89184
dram[3]:      69738     69517    118390     99982    118718     91834     96018    137873    103922     71447    103713     70750     84093     84103     89162     89223
dram[4]:      83139     70224    100074    100004    100038    100003     89888     61381     71558     71448     70644     73962     84120    118434     89253     69774
dram[5]:      70007     75387    118610     88834    100019     99989     61363     91806     72833     72800    103921     70580     84093     84091     69919     89237
dram[6]:      80056     80059     99959    100026     99930     99934     75289     61374     72878     89884     70693     81575     86637     84077     89191     89232
dram[7]:     132891     75386    100031    100059    100072     99993     96143     90000     72866     70990     70717     72119     84259     84117     89162     89169
dram[8]:      83137     86225     99959    100042    118322     99958     61367     61495     70681     70905    118788     81559     68966     84164     69784     89198
dram[9]:      69624     80060    100043    100056     90090     55643     91818     96035     70708     70693    103904     86632     84167     84187    132675     80059
dram[10]:      80053     70114    100030     99950    118713     91842     61369     61348    118708     72862    103709     81563     84162     69007    182693    182692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421673 n_act=536 n_pre=520 n_req=2016 n_rd=7268 n_write=199 bw_util=0.004354
n_activity=30741 dram_eff=0.4858
bk0: 388a 3427232i bk1: 384a 3426694i bk2: 388a 3426419i bk3: 388a 3426031i bk4: 448a 3426221i bk5: 448a 3426029i bk6: 488a 3426847i bk7: 488a 3426462i bk8: 512a 3426791i bk9: 512a 3426157i bk10: 512a 3425471i bk11: 512a 3425352i bk12: 468a 3425637i bk13: 468a 3425463i bk14: 432a 3426283i bk15: 432a 3426428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0336911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421689 n_act=531 n_pre=515 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00435
n_activity=31382 dram_eff=0.4755
bk0: 384a 3427070i bk1: 384a 3427015i bk2: 388a 3426759i bk3: 388a 3426751i bk4: 448a 3426694i bk5: 448a 3426629i bk6: 488a 3426988i bk7: 488a 3426508i bk8: 512a 3426138i bk9: 512a 3426172i bk10: 512a 3426084i bk11: 512a 3425712i bk12: 468a 3425827i bk13: 468a 3425854i bk14: 432a 3426747i bk15: 432a 3426368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305953
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421738 n_act=507 n_pre=491 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00435
n_activity=30581 dram_eff=0.4879
bk0: 384a 3427595i bk1: 384a 3427038i bk2: 388a 3426820i bk3: 388a 3426684i bk4: 448a 3426211i bk5: 448a 3426306i bk6: 488a 3426862i bk7: 488a 3426859i bk8: 512a 3426714i bk9: 512a 3426294i bk10: 512a 3426044i bk11: 512a 3425673i bk12: 468a 3425766i bk13: 468a 3425427i bk14: 432a 3426413i bk15: 432a 3426463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421667 n_act=546 n_pre=530 n_req=2005 n_rd=7264 n_write=189 bw_util=0.004346
n_activity=31537 dram_eff=0.4727
bk0: 384a 3427940i bk1: 384a 3426974i bk2: 388a 3426899i bk3: 388a 3426476i bk4: 448a 3426150i bk5: 448a 3426263i bk6: 488a 3426844i bk7: 488a 3426679i bk8: 512a 3426554i bk9: 512a 3426079i bk10: 512a 3426711i bk11: 512a 3426643i bk12: 468a 3425817i bk13: 468a 3425659i bk14: 432a 3426863i bk15: 432a 3426529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421693 n_act=529 n_pre=513 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00435
n_activity=31187 dram_eff=0.4785
bk0: 384a 3426683i bk1: 384a 3426574i bk2: 388a 3426459i bk3: 388a 3426306i bk4: 448a 3426298i bk5: 448a 3425973i bk6: 488a 3426799i bk7: 488a 3426563i bk8: 512a 3426658i bk9: 512a 3426036i bk10: 512a 3425868i bk11: 512a 3425632i bk12: 464a 3425642i bk13: 464a 3425465i bk14: 436a 3426585i bk15: 436a 3426310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421702 n_act=523 n_pre=507 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004352
n_activity=30817 dram_eff=0.4844
bk0: 384a 3428001i bk1: 384a 3427143i bk2: 388a 3426977i bk3: 388a 3426394i bk4: 448a 3425986i bk5: 448a 3425890i bk6: 488a 3426600i bk7: 488a 3426152i bk8: 512a 3426261i bk9: 512a 3426306i bk10: 512a 3426414i bk11: 512a 3425926i bk12: 464a 3426038i bk13: 464a 3425929i bk14: 436a 3427055i bk15: 436a 3426131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421772 n_act=483 n_pre=467 n_req=2020 n_rd=7272 n_write=202 bw_util=0.004358
n_activity=30027 dram_eff=0.4978
bk0: 384a 3426986i bk1: 384a 3426791i bk2: 392a 3426639i bk3: 392a 3426354i bk4: 448a 3426584i bk5: 448a 3426096i bk6: 488a 3426546i bk7: 488a 3426705i bk8: 512a 3426192i bk9: 512a 3425733i bk10: 512a 3426014i bk11: 512a 3425562i bk12: 464a 3425883i bk13: 464a 3425790i bk14: 436a 3426180i bk15: 436a 3426457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395196
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421751 n_act=503 n_pre=487 n_req=2013 n_rd=7256 n_write=199 bw_util=0.004347
n_activity=30276 dram_eff=0.4925
bk0: 384a 3426920i bk1: 384a 3426678i bk2: 392a 3426916i bk3: 392a 3426405i bk4: 448a 3426227i bk5: 448a 3426088i bk6: 488a 3426823i bk7: 488a 3426868i bk8: 512a 3426612i bk9: 512a 3425964i bk10: 512a 3426417i bk11: 512a 3426442i bk12: 464a 3426333i bk13: 464a 3425720i bk14: 428a 3426819i bk15: 428a 3426285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421707 n_act=522 n_pre=506 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00435
n_activity=30612 dram_eff=0.4875
bk0: 384a 3427384i bk1: 384a 3427003i bk2: 392a 3427100i bk3: 392a 3426611i bk4: 448a 3426852i bk5: 448a 3426556i bk6: 488a 3426759i bk7: 488a 3426573i bk8: 512a 3426597i bk9: 512a 3426183i bk10: 512a 3426470i bk11: 512a 3425921i bk12: 468a 3426048i bk13: 464a 3425894i bk14: 428a 3426670i bk15: 428a 3426957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.026523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421701 n_act=523 n_pre=507 n_req=2017 n_rd=7264 n_write=201 bw_util=0.004353
n_activity=30682 dram_eff=0.4866
bk0: 384a 3427150i bk1: 384a 3426952i bk2: 392a 3427022i bk3: 392a 3426742i bk4: 448a 3426666i bk5: 448a 3426382i bk6: 492a 3426865i bk7: 492a 3426651i bk8: 512a 3427178i bk9: 512a 3426653i bk10: 512a 3426503i bk11: 512a 3425912i bk12: 464a 3426086i bk13: 464a 3425817i bk14: 428a 3427003i bk15: 428a 3426147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277672
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3430196 n_nop=3421656 n_act=548 n_pre=532 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00435
n_activity=31661 dram_eff=0.4712
bk0: 384a 3427404i bk1: 384a 3427184i bk2: 392a 3426824i bk3: 392a 3426389i bk4: 448a 3425854i bk5: 448a 3425541i bk6: 492a 3426792i bk7: 492a 3426555i bk8: 512a 3425926i bk9: 512a 3425644i bk10: 512a 3426156i bk11: 512a 3425562i bk12: 464a 3425735i bk13: 464a 3425694i bk14: 428a 3426833i bk15: 428a 3426577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337161

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3638
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52002
	minimum = 6
	maximum = 38
Network latency average = 8.34521
	minimum = 6
	maximum = 29
Slowest packet = 2371502
Flit latency average = 8.1123
	minimum = 6
	maximum = 28
Slowest flit = 4075752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 34)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 34)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 2)
	maximum = 0.0990712 (at node 34)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7782 (20 samples)
	minimum = 6 (20 samples)
	maximum = 304.75 (20 samples)
Network latency average = 19.8255 (20 samples)
	minimum = 6 (20 samples)
	maximum = 224.1 (20 samples)
Flit latency average = 21.029 (20 samples)
	minimum = 6 (20 samples)
	maximum = 223.4 (20 samples)
Fragmentation average = 0.00459978 (20 samples)
	minimum = 0 (20 samples)
	maximum = 73.85 (20 samples)
Injected packet rate average = 0.0254368 (20 samples)
	minimum = 0.0190557 (20 samples)
	maximum = 0.0813804 (20 samples)
Accepted packet rate average = 0.0254368 (20 samples)
	minimum = 0.0190557 (20 samples)
	maximum = 0.0813804 (20 samples)
Injected flit rate average = 0.039594 (20 samples)
	minimum = 0.0244098 (20 samples)
	maximum = 0.103841 (20 samples)
Accepted flit rate average = 0.039594 (20 samples)
	minimum = 0.0278093 (20 samples)
	maximum = 0.155506 (20 samples)
Injected packet size average = 1.55656 (20 samples)
Accepted packet size average = 1.55656 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 25 sec (4345 sec)
gpgpu_simulation_rate = 7261 (inst/sec)
gpgpu_simulation_rate = 1458 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 42031 Tlb_hit: 39790 Tlb_miss: 2241 Tlb_hit_rate: 0.946682
Shader1: Tlb_access: 42758 Tlb_hit: 40598 Tlb_miss: 2160 Tlb_hit_rate: 0.949483
Shader2: Tlb_access: 45337 Tlb_hit: 43023 Tlb_miss: 2314 Tlb_hit_rate: 0.948960
Shader3: Tlb_access: 45761 Tlb_hit: 43445 Tlb_miss: 2316 Tlb_hit_rate: 0.949389
Shader4: Tlb_access: 43776 Tlb_hit: 41515 Tlb_miss: 2261 Tlb_hit_rate: 0.948351
Shader5: Tlb_access: 40300 Tlb_hit: 38157 Tlb_miss: 2143 Tlb_hit_rate: 0.946824
Shader6: Tlb_access: 40672 Tlb_hit: 38556 Tlb_miss: 2116 Tlb_hit_rate: 0.947974
Shader7: Tlb_access: 41405 Tlb_hit: 39232 Tlb_miss: 2173 Tlb_hit_rate: 0.947518
Shader8: Tlb_access: 38584 Tlb_hit: 36530 Tlb_miss: 2054 Tlb_hit_rate: 0.946765
Shader9: Tlb_access: 39679 Tlb_hit: 37670 Tlb_miss: 2009 Tlb_hit_rate: 0.949369
Shader10: Tlb_access: 38902 Tlb_hit: 36781 Tlb_miss: 2121 Tlb_hit_rate: 0.945478
Shader11: Tlb_access: 40176 Tlb_hit: 38118 Tlb_miss: 2058 Tlb_hit_rate: 0.948775
Shader12: Tlb_access: 40846 Tlb_hit: 38751 Tlb_miss: 2095 Tlb_hit_rate: 0.948710
Shader13: Tlb_access: 41860 Tlb_hit: 39765 Tlb_miss: 2095 Tlb_hit_rate: 0.949952
Shader14: Tlb_access: 40832 Tlb_hit: 38790 Tlb_miss: 2042 Tlb_hit_rate: 0.949990
Shader15: Tlb_access: 40097 Tlb_hit: 38047 Tlb_miss: 2050 Tlb_hit_rate: 0.948874
Shader16: Tlb_access: 41075 Tlb_hit: 38978 Tlb_miss: 2097 Tlb_hit_rate: 0.948947
Shader17: Tlb_access: 43927 Tlb_hit: 41613 Tlb_miss: 2314 Tlb_hit_rate: 0.947322
Shader18: Tlb_access: 41403 Tlb_hit: 39317 Tlb_miss: 2086 Tlb_hit_rate: 0.949617
Shader19: Tlb_access: 41559 Tlb_hit: 39467 Tlb_miss: 2092 Tlb_hit_rate: 0.949662
Shader20: Tlb_access: 43320 Tlb_hit: 41067 Tlb_miss: 2253 Tlb_hit_rate: 0.947992
Shader21: Tlb_access: 43139 Tlb_hit: 40894 Tlb_miss: 2245 Tlb_hit_rate: 0.947959
Shader22: Tlb_access: 43436 Tlb_hit: 41263 Tlb_miss: 2173 Tlb_hit_rate: 0.949972
Shader23: Tlb_access: 44153 Tlb_hit: 41922 Tlb_miss: 2231 Tlb_hit_rate: 0.949471
Shader24: Tlb_access: 45040 Tlb_hit: 42748 Tlb_miss: 2292 Tlb_hit_rate: 0.949112
Shader25: Tlb_access: 42656 Tlb_hit: 40476 Tlb_miss: 2180 Tlb_hit_rate: 0.948893
Shader26: Tlb_access: 43868 Tlb_hit: 41652 Tlb_miss: 2216 Tlb_hit_rate: 0.949485
Shader27: Tlb_access: 42135 Tlb_hit: 39944 Tlb_miss: 2191 Tlb_hit_rate: 0.948000
Tlb_tot_access: 1178727 Tlb_tot_hit: 1118109, Tlb_tot_miss: 60618, Tlb_tot_hit_rate: 0.948573
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 278 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader1: Tlb_validate: 284 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader2: Tlb_validate: 287 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader3: Tlb_validate: 276 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader4: Tlb_validate: 277 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader5: Tlb_validate: 287 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader6: Tlb_validate: 289 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader7: Tlb_validate: 281 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader8: Tlb_validate: 280 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader9: Tlb_validate: 276 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader10: Tlb_validate: 279 Tlb_invalidate: 264 Tlb_evict: 0 Tlb_page_evict: 264
Shader11: Tlb_validate: 270 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader12: Tlb_validate: 279 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader13: Tlb_validate: 276 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader14: Tlb_validate: 275 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader15: Tlb_validate: 268 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader16: Tlb_validate: 293 Tlb_invalidate: 275 Tlb_evict: 0 Tlb_page_evict: 275
Shader17: Tlb_validate: 296 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader18: Tlb_validate: 265 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader19: Tlb_validate: 277 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader20: Tlb_validate: 285 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader21: Tlb_validate: 288 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader22: Tlb_validate: 275 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader23: Tlb_validate: 292 Tlb_invalidate: 264 Tlb_evict: 0 Tlb_page_evict: 264
Shader24: Tlb_validate: 296 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader25: Tlb_validate: 284 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader26: Tlb_validate: 295 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader27: Tlb_validate: 279 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Tlb_tot_valiate: 7887 Tlb_invalidate: 7175, Tlb_tot_evict: 0, Tlb_tot_evict page: 7175
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524938 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 3 | Page: 525252 Trashed: 1 | Page: 525601 Trashed: 1 | Total 45
Shader1: Page: 524939 Trashed: 1 | Page: 524960 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525602 Trashed: 1 | Total 50
Shader2: Page: 524940 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525589 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525604 Trashed: 1 | Total 47
Shader3: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 1 | Page: 525599 Trashed: 1 | Total 42
Shader4: Page: 524942 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Total 45
Shader5: Page: 524943 Trashed: 1 | Page: 524964 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525269 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525604 Trashed: 1 | Total 55
Shader6: Page: 524944 Trashed: 1 | Page: 524982 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525270 Trashed: 1 | Page: 525271 Trashed: 1 | Page: 525272 Trashed: 1 | Page: 525273 Trashed: 1 | Page: 525597 Trashed: 1 | Total 50
Shader7: Page: 524945 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 3 | Page: 525273 Trashed: 1 | Page: 525275 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525597 Trashed: 1 | Total 45
Shader8: Page: 524946 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525277 Trashed: 1 | Page: 525278 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Total 49
Shader9: Page: 524947 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525280 Trashed: 1 | Page: 525282 Trashed: 1 | Page: 525596 Trashed: 1 | Total 48
Shader10: Page: 524948 Trashed: 1 | Page: 524969 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 5 | Page: 525283 Trashed: 1 | Page: 525284 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525604 Trashed: 1 | Total 54
Shader11: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 4 | Page: 525563 Trashed: 1 | Total 45
Shader12: Page: 524971 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 5 | Page: 525600 Trashed: 1 | Total 47
Shader13: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525595 Trashed: 1 | Total 47
Shader14: Page: 524917 Trashed: 1 | Page: 524981 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525604 Trashed: 1 | Total 48
Shader15: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Total 42
Shader16: Page: 524919 Trashed: 1 | Page: 524947 Trashed: 1 | Page: 524975 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525280 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525604 Trashed: 1 | Total 55
Shader17: Page: 524948 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Total 52
Shader18: Page: 524977 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525402 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525599 Trashed: 1 | Total 45
Shader19: Page: 524950 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525603 Trashed: 1 | Total 47
Shader20: Page: 524979 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Total 48
Shader21: Page: 524952 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525598 Trashed: 1 | Total 46
Shader22: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525591 Trashed: 1 | Total 43
Shader23: Page: 524926 Trashed: 1 | Page: 524933 Trashed: 1 | Page: 524954 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525217 Trashed: 1 | Page: 525237 Trashed: 1 | Page: 525238 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525604 Trashed: 1 | Total 55
Shader24: Page: 524934 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 1 | Page: 525240 Trashed: 1 | Page: 525241 Trashed: 1 | Page: 525242 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525602 Trashed: 1 | Total 53
Shader25: Page: 524986 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525397 Trashed: 1 | Page: 525398 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525592 Trashed: 1 | Total 49
Shader26: Page: 524936 Trashed: 1 | Page: 524984 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 1 | Page: 525247 Trashed: 1 | Page: 525248 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525593 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Total 56
Shader27: Page: 524937 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525249 Trashed: 1 | Page: 525250 Trashed: 1 | Page: 525414 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525597 Trashed: 1 | Total 47
Tlb_tot_thrash: 1355
========================================Page fault statistics==============================
Shader0: Page_table_access:2241 Page_hit: 1556 Page_miss: 685 Page_hit_rate: 0.694333
Shader1: Page_table_access:2160 Page_hit: 1476 Page_miss: 684 Page_hit_rate: 0.683333
Shader2: Page_table_access:2314 Page_hit: 1580 Page_miss: 734 Page_hit_rate: 0.682800
Shader3: Page_table_access:2316 Page_hit: 1507 Page_miss: 809 Page_hit_rate: 0.650691
Shader4: Page_table_access:2261 Page_hit: 1505 Page_miss: 756 Page_hit_rate: 0.665635
Shader5: Page_table_access:2143 Page_hit: 1515 Page_miss: 628 Page_hit_rate: 0.706953
Shader6: Page_table_access:2116 Page_hit: 1503 Page_miss: 613 Page_hit_rate: 0.710302
Shader7: Page_table_access:2173 Page_hit: 1516 Page_miss: 657 Page_hit_rate: 0.697653
Shader8: Page_table_access:2054 Page_hit: 1562 Page_miss: 492 Page_hit_rate: 0.760467
Shader9: Page_table_access:2009 Page_hit: 1464 Page_miss: 545 Page_hit_rate: 0.728721
Shader10: Page_table_access:2121 Page_hit: 1567 Page_miss: 554 Page_hit_rate: 0.738802
Shader11: Page_table_access:2058 Page_hit: 1554 Page_miss: 504 Page_hit_rate: 0.755102
Shader12: Page_table_access:2095 Page_hit: 1648 Page_miss: 447 Page_hit_rate: 0.786635
Shader13: Page_table_access:2095 Page_hit: 1632 Page_miss: 463 Page_hit_rate: 0.778998
Shader14: Page_table_access:2042 Page_hit: 1670 Page_miss: 372 Page_hit_rate: 0.817826
Shader15: Page_table_access:2050 Page_hit: 1750 Page_miss: 300 Page_hit_rate: 0.853659
Shader16: Page_table_access:2097 Page_hit: 1698 Page_miss: 399 Page_hit_rate: 0.809728
Shader17: Page_table_access:2314 Page_hit: 1632 Page_miss: 682 Page_hit_rate: 0.705272
Shader18: Page_table_access:2086 Page_hit: 1406 Page_miss: 680 Page_hit_rate: 0.674017
Shader19: Page_table_access:2092 Page_hit: 1383 Page_miss: 709 Page_hit_rate: 0.661090
Shader20: Page_table_access:2253 Page_hit: 1418 Page_miss: 835 Page_hit_rate: 0.629383
Shader21: Page_table_access:2245 Page_hit: 1443 Page_miss: 802 Page_hit_rate: 0.642762
Shader22: Page_table_access:2173 Page_hit: 1409 Page_miss: 764 Page_hit_rate: 0.648412
Shader23: Page_table_access:2231 Page_hit: 1479 Page_miss: 752 Page_hit_rate: 0.662931
Shader24: Page_table_access:2292 Page_hit: 1524 Page_miss: 768 Page_hit_rate: 0.664921
Shader25: Page_table_access:2180 Page_hit: 1421 Page_miss: 759 Page_hit_rate: 0.651835
Shader26: Page_table_access:2216 Page_hit: 1486 Page_miss: 730 Page_hit_rate: 0.670578
Shader27: Page_table_access:2191 Page_hit: 1447 Page_miss: 744 Page_hit_rate: 0.660429
Page_table_tot_access: 60618 Page_tot_hit: 42751, Page_tot_miss 17867, Page_tot_hit_rate: 0.705253 Page_tot_fault: 77 Page_tot_pending: 17790
Total_memory_access_page_fault: 77, Average_latency: 4657207.500000
========================================Page thrashing statistics==============================
Page_validate: 2976 Page_evict_dirty: 768 Page_evict_not_dirty: 1632
Page: 524869 Thrashed: 4
Page: 524870 Thrashed: 4
Page: 524871 Thrashed: 4
Page: 524872 Thrashed: 4
Page: 524873 Thrashed: 4
Page: 524874 Thrashed: 4
Page: 524875 Thrashed: 4
Page: 524876 Thrashed: 4
Page: 524877 Thrashed: 4
Page: 524878 Thrashed: 4
Page: 524879 Thrashed: 4
Page: 524880 Thrashed: 4
Page: 524881 Thrashed: 4
Page: 524882 Thrashed: 4
Page: 524883 Thrashed: 4
Page: 524884 Thrashed: 4
Page: 524885 Thrashed: 5
Page: 524886 Thrashed: 5
Page: 524887 Thrashed: 5
Page: 524888 Thrashed: 5
Page: 524889 Thrashed: 5
Page: 524890 Thrashed: 5
Page: 524891 Thrashed: 5
Page: 524892 Thrashed: 5
Page: 524893 Thrashed: 5
Page: 524894 Thrashed: 5
Page: 524895 Thrashed: 5
Page: 524896 Thrashed: 5
Page: 524897 Thrashed: 5
Page: 524898 Thrashed: 5
Page: 524899 Thrashed: 5
Page: 524900 Thrashed: 5
Page: 524901 Thrashed: 4
Page: 524902 Thrashed: 4
Page: 524903 Thrashed: 4
Page: 524904 Thrashed: 4
Page: 524905 Thrashed: 4
Page: 524906 Thrashed: 4
Page: 524907 Thrashed: 4
Page: 524908 Thrashed: 4
Page: 524909 Thrashed: 4
Page: 524910 Thrashed: 4
Page: 524911 Thrashed: 4
Page: 524912 Thrashed: 4
Page: 524913 Thrashed: 4
Page: 524914 Thrashed: 4
Page: 524915 Thrashed: 4
Page: 524916 Thrashed: 4
Page: 524917 Thrashed: 5
Page: 524918 Thrashed: 5
Page: 524919 Thrashed: 5
Page: 524920 Thrashed: 5
Page: 524921 Thrashed: 5
Page: 524922 Thrashed: 5
Page: 524923 Thrashed: 5
Page: 524924 Thrashed: 5
Page: 524925 Thrashed: 5
Page: 524926 Thrashed: 5
Page: 524927 Thrashed: 5
Page: 524928 Thrashed: 5
Page: 524929 Thrashed: 5
Page: 524930 Thrashed: 5
Page: 524931 Thrashed: 5
Page: 524932 Thrashed: 5
Page: 524933 Thrashed: 4
Page: 524934 Thrashed: 4
Page: 524935 Thrashed: 4
Page: 524936 Thrashed: 4
Page: 524937 Thrashed: 4
Page: 524938 Thrashed: 4
Page: 524939 Thrashed: 4
Page: 524940 Thrashed: 4
Page: 524941 Thrashed: 4
Page: 524942 Thrashed: 4
Page: 524943 Thrashed: 4
Page: 524944 Thrashed: 4
Page: 524945 Thrashed: 4
Page: 524946 Thrashed: 4
Page: 524947 Thrashed: 4
Page: 524948 Thrashed: 4
Page: 524949 Thrashed: 3
Page: 524950 Thrashed: 3
Page: 524951 Thrashed: 3
Page: 524952 Thrashed: 3
Page: 524953 Thrashed: 3
Page: 524954 Thrashed: 3
Page: 524955 Thrashed: 3
Page: 524956 Thrashed: 3
Page: 524957 Thrashed: 3
Page: 524958 Thrashed: 3
Page: 524959 Thrashed: 3
Page: 524960 Thrashed: 3
Page: 524961 Thrashed: 3
Page: 524962 Thrashed: 3
Page: 524963 Thrashed: 3
Page: 524964 Thrashed: 3
Page: 524965 Thrashed: 5
Page: 524966 Thrashed: 5
Page: 524967 Thrashed: 5
Page: 524968 Thrashed: 5
Page: 524969 Thrashed: 5
Page: 524970 Thrashed: 5
Page: 524971 Thrashed: 5
Page: 524972 Thrashed: 5
Page: 524973 Thrashed: 5
Page: 524974 Thrashed: 5
Page: 524975 Thrashed: 5
Page: 524976 Thrashed: 5
Page: 524977 Thrashed: 5
Page: 524978 Thrashed: 5
Page: 524979 Thrashed: 5
Page: 524980 Thrashed: 5
Page: 524981 Thrashed: 3
Page: 524982 Thrashed: 3
Page: 524983 Thrashed: 3
Page: 524984 Thrashed: 3
Page: 524985 Thrashed: 3
Page: 524986 Thrashed: 3
Page: 524987 Thrashed: 3
Page: 524988 Thrashed: 3
Page: 524989 Thrashed: 3
Page: 524990 Thrashed: 3
Page: 524991 Thrashed: 3
Page: 524992 Thrashed: 3
Page: 524993 Thrashed: 3
Page: 524994 Thrashed: 3
Page: 524995 Thrashed: 3
Page: 524996 Thrashed: 3
Page: 524997 Thrashed: 6
Page: 524998 Thrashed: 6
Page: 524999 Thrashed: 6
Page: 525000 Thrashed: 6
Page: 525001 Thrashed: 6
Page: 525002 Thrashed: 6
Page: 525003 Thrashed: 6
Page: 525004 Thrashed: 6
Page: 525005 Thrashed: 6
Page: 525006 Thrashed: 6
Page: 525007 Thrashed: 6
Page: 525008 Thrashed: 6
Page: 525009 Thrashed: 6
Page: 525010 Thrashed: 6
Page: 525011 Thrashed: 6
Page: 525012 Thrashed: 6
Page: 525045 Thrashed: 3
Page: 525046 Thrashed: 3
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 3
Page: 525049 Thrashed: 3
Page: 525050 Thrashed: 3
Page: 525051 Thrashed: 3
Page: 525052 Thrashed: 3
Page: 525053 Thrashed: 3
Page: 525054 Thrashed: 3
Page: 525055 Thrashed: 3
Page: 525056 Thrashed: 3
Page: 525057 Thrashed: 3
Page: 525058 Thrashed: 3
Page: 525059 Thrashed: 3
Page: 525060 Thrashed: 3
Page: 525061 Thrashed: 4
Page: 525062 Thrashed: 4
Page: 525063 Thrashed: 4
Page: 525064 Thrashed: 4
Page: 525065 Thrashed: 4
Page: 525066 Thrashed: 4
Page: 525067 Thrashed: 4
Page: 525068 Thrashed: 4
Page: 525069 Thrashed: 4
Page: 525070 Thrashed: 4
Page: 525071 Thrashed: 4
Page: 525072 Thrashed: 4
Page: 525073 Thrashed: 4
Page: 525074 Thrashed: 4
Page: 525075 Thrashed: 4
Page: 525076 Thrashed: 4
Page: 525077 Thrashed: 4
Page: 525078 Thrashed: 4
Page: 525079 Thrashed: 4
Page: 525080 Thrashed: 4
Page: 525081 Thrashed: 4
Page: 525082 Thrashed: 4
Page: 525083 Thrashed: 4
Page: 525084 Thrashed: 4
Page: 525085 Thrashed: 4
Page: 525086 Thrashed: 4
Page: 525087 Thrashed: 4
Page: 525088 Thrashed: 4
Page: 525089 Thrashed: 4
Page: 525090 Thrashed: 4
Page: 525091 Thrashed: 4
Page: 525092 Thrashed: 4
Page: 525093 Thrashed: 6
Page: 525094 Thrashed: 6
Page: 525095 Thrashed: 6
Page: 525096 Thrashed: 6
Page: 525097 Thrashed: 6
Page: 525098 Thrashed: 6
Page: 525099 Thrashed: 6
Page: 525100 Thrashed: 6
Page: 525101 Thrashed: 6
Page: 525102 Thrashed: 6
Page: 525103 Thrashed: 6
Page: 525104 Thrashed: 6
Page: 525105 Thrashed: 6
Page: 525106 Thrashed: 6
Page: 525107 Thrashed: 6
Page: 525108 Thrashed: 6
Page: 525109 Thrashed: 4
Page: 525110 Thrashed: 4
Page: 525111 Thrashed: 4
Page: 525112 Thrashed: 4
Page: 525113 Thrashed: 4
Page: 525114 Thrashed: 4
Page: 525115 Thrashed: 4
Page: 525116 Thrashed: 4
Page: 525117 Thrashed: 4
Page: 525118 Thrashed: 4
Page: 525119 Thrashed: 4
Page: 525120 Thrashed: 4
Page: 525121 Thrashed: 4
Page: 525122 Thrashed: 4
Page: 525123 Thrashed: 4
Page: 525124 Thrashed: 4
Page: 525125 Thrashed: 5
Page: 525126 Thrashed: 5
Page: 525127 Thrashed: 5
Page: 525128 Thrashed: 5
Page: 525129 Thrashed: 5
Page: 525130 Thrashed: 5
Page: 525131 Thrashed: 5
Page: 525132 Thrashed: 5
Page: 525133 Thrashed: 5
Page: 525134 Thrashed: 5
Page: 525135 Thrashed: 5
Page: 525136 Thrashed: 5
Page: 525137 Thrashed: 5
Page: 525138 Thrashed: 5
Page: 525139 Thrashed: 5
Page: 525140 Thrashed: 5
Page: 525141 Thrashed: 3
Page: 525142 Thrashed: 3
Page: 525143 Thrashed: 3
Page: 525144 Thrashed: 3
Page: 525145 Thrashed: 3
Page: 525146 Thrashed: 3
Page: 525147 Thrashed: 3
Page: 525148 Thrashed: 3
Page: 525149 Thrashed: 3
Page: 525150 Thrashed: 3
Page: 525151 Thrashed: 3
Page: 525152 Thrashed: 3
Page: 525153 Thrashed: 3
Page: 525154 Thrashed: 3
Page: 525155 Thrashed: 3
Page: 525156 Thrashed: 3
Page: 525157 Thrashed: 3
Page: 525158 Thrashed: 3
Page: 525159 Thrashed: 3
Page: 525160 Thrashed: 3
Page: 525161 Thrashed: 3
Page: 525162 Thrashed: 3
Page: 525163 Thrashed: 3
Page: 525164 Thrashed: 3
Page: 525165 Thrashed: 3
Page: 525166 Thrashed: 3
Page: 525167 Thrashed: 3
Page: 525168 Thrashed: 3
Page: 525169 Thrashed: 3
Page: 525170 Thrashed: 3
Page: 525171 Thrashed: 3
Page: 525172 Thrashed: 3
Page: 525173 Thrashed: 4
Page: 525174 Thrashed: 4
Page: 525175 Thrashed: 4
Page: 525176 Thrashed: 4
Page: 525177 Thrashed: 4
Page: 525178 Thrashed: 4
Page: 525179 Thrashed: 4
Page: 525180 Thrashed: 4
Page: 525181 Thrashed: 4
Page: 525182 Thrashed: 4
Page: 525183 Thrashed: 4
Page: 525184 Thrashed: 4
Page: 525185 Thrashed: 4
Page: 525186 Thrashed: 4
Page: 525187 Thrashed: 4
Page: 525188 Thrashed: 4
Page: 525189 Thrashed: 4
Page: 525190 Thrashed: 4
Page: 525191 Thrashed: 4
Page: 525192 Thrashed: 4
Page: 525193 Thrashed: 4
Page: 525194 Thrashed: 4
Page: 525195 Thrashed: 4
Page: 525196 Thrashed: 4
Page: 525197 Thrashed: 4
Page: 525198 Thrashed: 4
Page: 525199 Thrashed: 4
Page: 525200 Thrashed: 4
Page: 525201 Thrashed: 4
Page: 525202 Thrashed: 4
Page: 525203 Thrashed: 4
Page: 525204 Thrashed: 4
Page: 525205 Thrashed: 4
Page: 525206 Thrashed: 4
Page: 525207 Thrashed: 4
Page: 525208 Thrashed: 4
Page: 525209 Thrashed: 4
Page: 525210 Thrashed: 4
Page: 525211 Thrashed: 4
Page: 525212 Thrashed: 4
Page: 525213 Thrashed: 4
Page: 525214 Thrashed: 4
Page: 525215 Thrashed: 4
Page: 525216 Thrashed: 4
Page: 525217 Thrashed: 4
Page: 525218 Thrashed: 4
Page: 525219 Thrashed: 4
Page: 525220 Thrashed: 4
Page: 525221 Thrashed: 4
Page: 525222 Thrashed: 4
Page: 525223 Thrashed: 4
Page: 525224 Thrashed: 4
Page: 525225 Thrashed: 4
Page: 525226 Thrashed: 4
Page: 525227 Thrashed: 4
Page: 525228 Thrashed: 4
Page: 525229 Thrashed: 4
Page: 525230 Thrashed: 4
Page: 525231 Thrashed: 4
Page: 525232 Thrashed: 4
Page: 525233 Thrashed: 4
Page: 525234 Thrashed: 4
Page: 525235 Thrashed: 4
Page: 525236 Thrashed: 4
Page: 525237 Thrashed: 3
Page: 525238 Thrashed: 3
Page: 525239 Thrashed: 3
Page: 525240 Thrashed: 3
Page: 525241 Thrashed: 3
Page: 525242 Thrashed: 3
Page: 525243 Thrashed: 3
Page: 525244 Thrashed: 3
Page: 525245 Thrashed: 3
Page: 525246 Thrashed: 3
Page: 525247 Thrashed: 3
Page: 525248 Thrashed: 3
Page: 525249 Thrashed: 3
Page: 525250 Thrashed: 3
Page: 525251 Thrashed: 3
Page: 525252 Thrashed: 3
Page: 525253 Thrashed: 2
Page: 525254 Thrashed: 2
Page: 525255 Thrashed: 2
Page: 525256 Thrashed: 2
Page: 525257 Thrashed: 2
Page: 525258 Thrashed: 2
Page: 525259 Thrashed: 2
Page: 525260 Thrashed: 2
Page: 525261 Thrashed: 2
Page: 525262 Thrashed: 2
Page: 525263 Thrashed: 2
Page: 525264 Thrashed: 2
Page: 525265 Thrashed: 2
Page: 525266 Thrashed: 2
Page: 525267 Thrashed: 2
Page: 525268 Thrashed: 2
Page: 525269 Thrashed: 3
Page: 525270 Thrashed: 3
Page: 525271 Thrashed: 3
Page: 525272 Thrashed: 3
Page: 525273 Thrashed: 3
Page: 525274 Thrashed: 3
Page: 525275 Thrashed: 3
Page: 525276 Thrashed: 3
Page: 525277 Thrashed: 3
Page: 525278 Thrashed: 3
Page: 525279 Thrashed: 3
Page: 525280 Thrashed: 3
Page: 525281 Thrashed: 3
Page: 525282 Thrashed: 3
Page: 525283 Thrashed: 3
Page: 525284 Thrashed: 3
Page: 525285 Thrashed: 3
Page: 525286 Thrashed: 3
Page: 525287 Thrashed: 3
Page: 525288 Thrashed: 3
Page: 525289 Thrashed: 3
Page: 525290 Thrashed: 3
Page: 525291 Thrashed: 3
Page: 525292 Thrashed: 3
Page: 525293 Thrashed: 3
Page: 525294 Thrashed: 3
Page: 525295 Thrashed: 3
Page: 525296 Thrashed: 3
Page: 525297 Thrashed: 3
Page: 525298 Thrashed: 3
Page: 525299 Thrashed: 3
Page: 525300 Thrashed: 3
Page: 525301 Thrashed: 3
Page: 525302 Thrashed: 3
Page: 525303 Thrashed: 3
Page: 525304 Thrashed: 3
Page: 525305 Thrashed: 3
Page: 525306 Thrashed: 3
Page: 525307 Thrashed: 3
Page: 525308 Thrashed: 3
Page: 525309 Thrashed: 3
Page: 525310 Thrashed: 3
Page: 525311 Thrashed: 3
Page: 525312 Thrashed: 3
Page: 525313 Thrashed: 3
Page: 525314 Thrashed: 3
Page: 525315 Thrashed: 3
Page: 525316 Thrashed: 3
Page: 525317 Thrashed: 3
Page: 525318 Thrashed: 3
Page: 525319 Thrashed: 3
Page: 525320 Thrashed: 3
Page: 525321 Thrashed: 3
Page: 525322 Thrashed: 3
Page: 525323 Thrashed: 3
Page: 525324 Thrashed: 3
Page: 525325 Thrashed: 3
Page: 525326 Thrashed: 3
Page: 525327 Thrashed: 3
Page: 525328 Thrashed: 3
Page: 525329 Thrashed: 3
Page: 525330 Thrashed: 3
Page: 525331 Thrashed: 3
Page: 525332 Thrashed: 3
Page: 525333 Thrashed: 3
Page: 525334 Thrashed: 3
Page: 525335 Thrashed: 3
Page: 525336 Thrashed: 3
Page: 525337 Thrashed: 3
Page: 525338 Thrashed: 3
Page: 525339 Thrashed: 3
Page: 525340 Thrashed: 3
Page: 525341 Thrashed: 3
Page: 525342 Thrashed: 3
Page: 525343 Thrashed: 3
Page: 525344 Thrashed: 3
Page: 525345 Thrashed: 3
Page: 525346 Thrashed: 3
Page: 525347 Thrashed: 3
Page: 525348 Thrashed: 3
Page: 525349 Thrashed: 2
Page: 525350 Thrashed: 2
Page: 525351 Thrashed: 2
Page: 525352 Thrashed: 2
Page: 525353 Thrashed: 2
Page: 525354 Thrashed: 2
Page: 525355 Thrashed: 2
Page: 525356 Thrashed: 2
Page: 525357 Thrashed: 2
Page: 525358 Thrashed: 2
Page: 525359 Thrashed: 2
Page: 525360 Thrashed: 2
Page: 525361 Thrashed: 2
Page: 525362 Thrashed: 2
Page: 525363 Thrashed: 2
Page: 525364 Thrashed: 2
Page: 525365 Thrashed: 3
Page: 525366 Thrashed: 3
Page: 525367 Thrashed: 3
Page: 525368 Thrashed: 3
Page: 525369 Thrashed: 3
Page: 525370 Thrashed: 3
Page: 525371 Thrashed: 3
Page: 525372 Thrashed: 3
Page: 525373 Thrashed: 3
Page: 525374 Thrashed: 3
Page: 525375 Thrashed: 3
Page: 525376 Thrashed: 3
Page: 525377 Thrashed: 3
Page: 525378 Thrashed: 3
Page: 525379 Thrashed: 3
Page: 525380 Thrashed: 3
Page: 525381 Thrashed: 3
Page: 525382 Thrashed: 3
Page: 525383 Thrashed: 3
Page: 525384 Thrashed: 3
Page: 525385 Thrashed: 3
Page: 525386 Thrashed: 3
Page: 525387 Thrashed: 3
Page: 525388 Thrashed: 3
Page: 525389 Thrashed: 3
Page: 525390 Thrashed: 3
Page: 525391 Thrashed: 3
Page: 525392 Thrashed: 3
Page: 525393 Thrashed: 3
Page: 525394 Thrashed: 3
Page: 525395 Thrashed: 3
Page: 525396 Thrashed: 3
Page: 525397 Thrashed: 7
Page: 525398 Thrashed: 7
Page: 525399 Thrashed: 7
Page: 525400 Thrashed: 7
Page: 525401 Thrashed: 7
Page: 525402 Thrashed: 7
Page: 525403 Thrashed: 7
Page: 525404 Thrashed: 7
Page: 525405 Thrashed: 7
Page: 525406 Thrashed: 7
Page: 525407 Thrashed: 7
Page: 525408 Thrashed: 7
Page: 525409 Thrashed: 7
Page: 525410 Thrashed: 7
Page: 525411 Thrashed: 7
Page: 525412 Thrashed: 7
Page: 525413 Thrashed: 4
Page: 525414 Thrashed: 4
Page: 525415 Thrashed: 4
Page: 525416 Thrashed: 4
Page: 525417 Thrashed: 4
Page: 525418 Thrashed: 4
Page: 525419 Thrashed: 4
Page: 525420 Thrashed: 4
Page: 525421 Thrashed: 4
Page: 525422 Thrashed: 4
Page: 525423 Thrashed: 4
Page: 525424 Thrashed: 4
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 4
Page: 525427 Thrashed: 4
Page: 525428 Thrashed: 4
Page: 525461 Thrashed: 4
Page: 525462 Thrashed: 4
Page: 525463 Thrashed: 4
Page: 525464 Thrashed: 4
Page: 525465 Thrashed: 4
Page: 525466 Thrashed: 4
Page: 525467 Thrashed: 4
Page: 525468 Thrashed: 4
Page: 525469 Thrashed: 4
Page: 525470 Thrashed: 4
Page: 525471 Thrashed: 4
Page: 525472 Thrashed: 4
Page: 525473 Thrashed: 4
Page: 525474 Thrashed: 4
Page: 525475 Thrashed: 4
Page: 525476 Thrashed: 4
Page: 525477 Thrashed: 2
Page: 525478 Thrashed: 2
Page: 525479 Thrashed: 2
Page: 525480 Thrashed: 2
Page: 525481 Thrashed: 2
Page: 525482 Thrashed: 2
Page: 525483 Thrashed: 2
Page: 525484 Thrashed: 2
Page: 525485 Thrashed: 2
Page: 525486 Thrashed: 2
Page: 525487 Thrashed: 2
Page: 525488 Thrashed: 2
Page: 525489 Thrashed: 2
Page: 525490 Thrashed: 2
Page: 525491 Thrashed: 2
Page: 525492 Thrashed: 2
Page: 525525 Thrashed: 2
Page: 525526 Thrashed: 2
Page: 525527 Thrashed: 2
Page: 525528 Thrashed: 2
Page: 525529 Thrashed: 2
Page: 525530 Thrashed: 2
Page: 525531 Thrashed: 2
Page: 525532 Thrashed: 2
Page: 525533 Thrashed: 2
Page: 525534 Thrashed: 2
Page: 525535 Thrashed: 2
Page: 525536 Thrashed: 2
Page: 525537 Thrashed: 2
Page: 525538 Thrashed: 2
Page: 525539 Thrashed: 2
Page: 525540 Thrashed: 2
Page: 525541 Thrashed: 2
Page: 525542 Thrashed: 2
Page: 525543 Thrashed: 2
Page: 525544 Thrashed: 2
Page: 525545 Thrashed: 2
Page: 525546 Thrashed: 2
Page: 525547 Thrashed: 2
Page: 525548 Thrashed: 2
Page: 525549 Thrashed: 2
Page: 525550 Thrashed: 2
Page: 525551 Thrashed: 2
Page: 525552 Thrashed: 2
Page: 525553 Thrashed: 2
Page: 525554 Thrashed: 2
Page: 525555 Thrashed: 2
Page: 525556 Thrashed: 2
Page: 525557 Thrashed: 1
Page: 525558 Thrashed: 1
Page: 525559 Thrashed: 1
Page: 525560 Thrashed: 1
Page: 525561 Thrashed: 1
Page: 525562 Thrashed: 1
Page: 525563 Thrashed: 1
Page: 525564 Thrashed: 1
Page: 525565 Thrashed: 1
Page: 525566 Thrashed: 1
Page: 525567 Thrashed: 1
Page: 525568 Thrashed: 1
Page: 525569 Thrashed: 1
Page: 525570 Thrashed: 1
Page: 525571 Thrashed: 1
Page: 525572 Thrashed: 1
Page: 525589 Thrashed: 2
Page: 525590 Thrashed: 2
Page: 525591 Thrashed: 2
Page: 525592 Thrashed: 2
Page: 525593 Thrashed: 2
Page: 525594 Thrashed: 2
Page: 525595 Thrashed: 2
Page: 525596 Thrashed: 2
Page: 525597 Thrashed: 2
Page: 525598 Thrashed: 2
Page: 525599 Thrashed: 2
Page: 525600 Thrashed: 2
Page: 525601 Thrashed: 2
Page: 525602 Thrashed: 2
Page: 525603 Thrashed: 2
Page: 525604 Thrashed: 2
Page_tot_thrash: 2224
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.943143
[0-25]: 0.027901, [26-50]: 0.009997, [51-75]: 0.059728, [76-100]: 0.902374
Pcie_write_utilization: 0.987698
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1726228 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(245.299118)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1372743 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1372743----T:  1381445 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381445----T:  1390147 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1390147----T:  1398849 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1398849----T:  1407551 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1407551----T:  1416253 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1416253----T:  1424955 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1421405----T:  1482712 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1424955----T:  1433657 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1433657----T:  1442359 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1442359----T:  1451061 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1451061----T:  1459763 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1459764----T:  1468466 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1482712----T:  1544019 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1483495----T:  1492197 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1492197----T:  1500899 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1500899----T:  1509601 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1509601----T:  1518303 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1518303----T:  1527005 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1527005----T:  1535707 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1535707----T:  1544409 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1544019----T:  1546624 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544409----T:  1553111 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1546624----T:  1554864 	 St: 80276000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1553112----T:  1561814 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1554864----T:  1573372 	 St: 80285000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  1561814----T:  1570516 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1570516----T:  1579218 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1573372----T:  1587194 	 St: 802aa000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  1579218----T:  1587920 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1587194----T:  1595896 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1587920----T:  1596622 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1595896----T:  1612059 	 St: 80325000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1596622----T:  1605324 	 St: 80475000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1605324----T:  1614026 	 St: 80485000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1612059----T:  1620761 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1614026----T:  1622728 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1620761----T:  1629463 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1622728----T:  1631430 	 St: 804a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1629463----T:  1653135 	 St: 80245000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1631430----T:  1640132 	 St: 804d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1640132----T:  1648834 	 St: 804e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1648835----T:  1657537 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1653135----T:  1669298 	 St: 80305000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1669298----T:  1685461 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1685461----T:  1692783 	 St: 80395000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1692783----T:  1695869 	 St: 803a2000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1695869----T:  1704571 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1704571----T:  1713273 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1713273----T:  1720138 	 St: 803d5000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1720138----T:  1723568 	 St: 803e1000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1948378----T:  2009299 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(41.135044)
F:  1948973----T:  1953192 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1948973----T:  1957675 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1953192----T:  1959153 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1957675----T:  1966377 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1959153----T:  1967855 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1966377----T:  1975079 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1975079----T:  1991242 	 St: 80495000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1975079----T:  1983781 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1983781----T:  1992483 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1992484----T:  2008647 	 St: 804d5000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1992484----T:  2001186 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2009299----T:  2011834 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2011835----T:  2014370 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2236521----T:  2554559 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(214.745438)
F:  2237297----T:  2240097 	 St: 802a5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2237297----T:  2245999 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2240097----T:  2247877 	 St: 802a7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2245999----T:  2254701 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2247877----T:  2256579 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2254701----T:  2263403 	 St: 804a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2263403----T:  2272105 	 St: 804d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2272105----T:  2295777 	 St: 80405000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2272105----T:  2280807 	 St: 804e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2280807----T:  2289509 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2289509----T:  2298211 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2295777----T:  2304479 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2298211----T:  2306913 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2304479----T:  2311344 	 St: 80365000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2306913----T:  2315615 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2311344----T:  2314774 	 St: 80371000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2314774----T:  2323476 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2315615----T:  2324317 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2323476----T:  2329437 	 St: 803f5000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2324317----T:  2333019 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2329437----T:  2333656 	 St: 803ff000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2333019----T:  2341721 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2333656----T:  2336261 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336261----T:  2341776 	 St: 80286000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2341721----T:  2350423 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2341776----T:  2345995 	 St: 8028f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2345995----T:  2354697 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2350423----T:  2359125 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2354697----T:  2370860 	 St: 80495000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2359125----T:  2367827 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2367827----T:  2376529 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2370860----T:  2387023 	 St: 804d5000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2376529----T:  2385231 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2385231----T:  2393933 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2387023----T:  2395725 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2393933----T:  2402635 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2395725----T:  2404427 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2402636----T:  2411338 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2404427----T:  2420590 	 St: 80385000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2420590----T:  2426105 	 St: 803d5000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2426105----T:  2429191 	 St: 803de000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2429191----T:  2432277 	 St: 803e1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2432277----T:  2434882 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435074----T:  2443776 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2435074----T:  2443776 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2443776----T:  2452478 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2443776----T:  2452478 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2452478----T:  2461180 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2452478----T:  2461180 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2461180----T:  2469882 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2461180----T:  2469882 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2469882----T:  2478584 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2469882----T:  2478584 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2478584----T:  2487286 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2478584----T:  2487286 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2487286----T:  2495988 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2487286----T:  2495988 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2495988----T:  2504690 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2495988----T:  2504690 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2504690----T:  2513392 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2513392----T:  2529555 	 St: 80405000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2513392----T:  2522094 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2522094----T:  2530796 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2530797----T:  2543218 	 St: 80455000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  2530797----T:  2539499 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2543218----T:  2548292 	 St: 8046d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2776709----T:  2779588 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.943957)
F:  2779588----T:  2782123 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2782124----T:  2784659 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3006810----T:  3164304 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(106.343010)
F:  3007478----T:  3012993 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3007478----T:  3016180 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3012993----T:  3016079 	 St: 8026e000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3016079----T:  3019509 	 St: 80271000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3016180----T:  3024882 	 St: 804a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3019509----T:  3028211 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3024882----T:  3033584 	 St: 804d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3028211----T:  3036913 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3033584----T:  3042286 	 St: 804e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3036913----T:  3045615 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3042286----T:  3050988 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3050988----T:  3067151 	 St: 80425000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3050988----T:  3059690 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3059690----T:  3068392 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3067151----T:  3069756 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3068392----T:  3077094 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3069756----T:  3077996 	 St: 802a6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077094----T:  3085796 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3077996----T:  3086698 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3085796----T:  3094498 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3086698----T:  3091772 	 St: 80315000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3091772----T:  3096846 	 St: 8031d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3094498----T:  3103200 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3096846----T:  3099451 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3099451----T:  3107691 	 St: 80336000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3103200----T:  3111902 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3107691----T:  3116393 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3111902----T:  3120604 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3116393----T:  3125095 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3120604----T:  3129306 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3125095----T:  3127700 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129307----T:  3152510 	 St: 80446000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  3129307----T:  3138009 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3386454----T:  3390760 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.907495)
F:  3390760----T:  3393295 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3393296----T:  3395831 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3617982----T:  3803131 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(125.016205)
F:  3618572----T:  3622002 	 St: 80275000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3618572----T:  3627274 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3627274----T:  3641564 	 St: 80279000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3627274----T:  3635976 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3635976----T:  3644678 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3644678----T:  3660841 	 St: 802f5000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3644678----T:  3653380 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3653380----T:  3662082 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3660841----T:  3669543 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3662082----T:  3670784 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3669543----T:  3678245 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3670784----T:  3679486 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3678245----T:  3681045 	 St: 80375000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3679486----T:  3688188 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3681045----T:  3688825 	 St: 80377000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3688189----T:  3696891 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3688825----T:  3691625 	 St: 803b5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3691625----T:  3699405 	 St: 803b7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3699405----T:  3708107 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3708299----T:  3716539 	 St: 802c5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3708299----T:  3717001 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3716539----T:  3719144 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717001----T:  3725703 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3725703----T:  3741866 	 St: 80325000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3725703----T:  3734405 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3734405----T:  3743107 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3741866----T:  3750568 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3743107----T:  3751809 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3750568----T:  3759270 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3751809----T:  3760511 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3759270----T:  3767972 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3760511----T:  3769213 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3767972----T:  3771058 	 St: 80455000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3769214----T:  3777916 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3771058----T:  3778380 	 St: 80458000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3778380----T:  3784792 	 St: 80465000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3784792----T:  3788604 	 St: 80470000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4025281----T:  4029760 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(3.024308)
F:  4029760----T:  4032295 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4032296----T:  4034831 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4256982----T:  4460700 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(137.554352)
F:  4257477----T:  4263889 	 St: 80245000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4257477----T:  4266179 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4263889----T:  4267701 	 St: 80250000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4266179----T:  4274881 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4267701----T:  4276403 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4274881----T:  4283583 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4276403----T:  4283725 	 St: 80265000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4283583----T:  4292285 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4283725----T:  4286811 	 St: 80272000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4286811----T:  4295513 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4292285----T:  4300987 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4295513----T:  4298599 	 St: 80295000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4298599----T:  4301204 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4300987----T:  4309689 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4301204----T:  4308069 	 St: 80299000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4308069----T:  4311881 	 St: 802a5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4309689----T:  4318391 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4311881----T:  4318293 	 St: 802aa000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4318293----T:  4325158 	 St: 80385000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4318391----T:  4327093 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4325158----T:  4328588 	 St: 80391000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4327093----T:  4335795 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4328588----T:  4336368 	 St: 802f5000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4335796----T:  4344498 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4336368----T:  4339168 	 St: 80303000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4339168----T:  4346033 	 St: 803f5000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4346033----T:  4349463 	 St: 80401000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4349463----T:  4352068 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4352068----T:  4360308 	 St: 80446000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4360500----T:  4368740 	 St: 802c5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4360500----T:  4369202 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4368740----T:  4371345 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369202----T:  4377904 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4371345----T:  4380047 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4377904----T:  4386606 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4380047----T:  4388749 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4386606----T:  4395308 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4388749----T:  4397451 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4395309----T:  4404011 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4397451----T:  4401670 	 St: 802b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4401670----T:  4407631 	 St: 802bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4404011----T:  4412713 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4412713----T:  4428876 	 St: 80275000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4412713----T:  4421415 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4421415----T:  4430117 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4428876----T:  4437578 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4430118----T:  4438820 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4437578----T:  4440183 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4440183----T:  4448423 	 St: 80456000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4682850----T:  4687303 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(3.006752)
F:  4687303----T:  4689838 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4689839----T:  4692374 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4914525----T:  5060850 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(98.801483)
F:  4916102----T:  4923424 	 St: 80315000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4916102----T:  4924804 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4923424----T:  4926510 	 St: 80322000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4924804----T:  4933506 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4926510----T:  4935212 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4933506----T:  4942208 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4935212----T:  4943914 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4942208----T:  4950910 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4943914----T:  4952616 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4950910----T:  4959612 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4952616----T:  4955416 	 St: 80395000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4955416----T:  4963196 	 St: 80397000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4959613----T:  4968315 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4963196----T:  4971898 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4972090----T:  4980792 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4980792----T:  4996487 	 St: 802b5000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4980792----T:  4989494 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4989494----T:  4998196 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4996487----T:  4999092 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4998196----T:  5006898 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4999092----T:  5007794 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5006898----T:  5015600 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5007794----T:  5023957 	 St: 80455000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5015600----T:  5024302 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5023957----T:  5032659 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5024302----T:  5033004 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5032659----T:  5041361 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5033005----T:  5041707 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5041361----T:  5046002 	 St: 80445000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5046002----T:  5049088 	 St: 8044c000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5049088----T:  5052174 	 St: 8044f000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5052174----T:  5055260 	 St: 80452000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5283000----T:  5285171 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.465901)
F:  5285171----T:  5287706 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5287707----T:  5290242 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5512393----T:  5662633 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(101.444969)
F:  5513060----T:  5516146 	 St: 80275000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5513060----T:  5521762 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5516146----T:  5519232 	 St: 80278000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5519232----T:  5525193 	 St: 8027b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5521762----T:  5530464 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5525193----T:  5533895 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5530464----T:  5539166 	 St: 804f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5533895----T:  5542597 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5539166----T:  5547868 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5542597----T:  5551299 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5547868----T:  5556570 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5551299----T:  5555111 	 St: 80375000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5555111----T:  5561523 	 St: 8037a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5556570----T:  5565272 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5561523----T:  5570225 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5565273----T:  5573975 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5570225----T:  5575299 	 St: 803a5000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5575299----T:  5578385 	 St: 803ad000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5578385----T:  5582197 	 St: 803b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5582389----T:  5591091 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5582389----T:  5591091 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5591092----T:  5599332 	 St: 802c5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5591092----T:  5599794 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5599332----T:  5601937 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600027----T:  5608729 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5608729----T:  5624892 	 St: 80255000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5608729----T:  5617431 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5617431----T:  5626133 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5624892----T:  5629111 	 St: 80455000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5626133----T:  5634835 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5629111----T:  5635072 	 St: 8045b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5634835----T:  5650998 	 St: 803c5000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5635072----T:  5643774 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5643774----T:  5648415 	 St: 804f5000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5648415----T:  5653930 	 St: 804fc000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5653930----T:  5662632 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5884783----T:  5885959 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.794058)
F:  5885959----T:  5888494 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5888495----T:  5891030 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6113181----T:  6115395 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.494936)
F:  6337545----T:  6338515 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654963)
F:  6338515----T:  6341050 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6341051----T:  6343656 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6341051----T:  6349291 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6351896----T:  6354501 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6351896----T:  6360136 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6362741----T:  6365346 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6362741----T:  6378436 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6381041----T:  6383646 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6381041----T:  6407063 	 St: 0 Sz: 217088 	 Sm: 0 	 T: device_sync(17.570560)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1847331(cycle), 1247.353760(us)
Tot_kernel_exec_time_and_fault_time: 6978996(cycle), 4712.354004(us)
Tot_memcpy_h2d_time: 1705911(cycle), 1151.864258(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1731261(cycle), 1168.981079(us)
Tot_devicesync_time: 68617(cycle), 46.331532(us)
Tot_writeback_time: 1304059(cycle), 880.526001(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1398026(cycle), 943.974365(us)
GPGPU-Sim: *** exit detected ***
