;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @-1, <-0
	SUB @-1, <-0
	SLT 181, 23
	JMZ <-1, -0
	SUB 181, 121
	CMP #0, -2
	ADD @1, <-1
	CMP 181, 121
	CMP 181, 121
	SUB 181, 23
	ADD -1, <-20
	JMZ <-1, -0
	ADD -1, <-20
	ADD -1, <-20
	SUB <0, @-17
	SUB 100, 10
	SLT 100, 10
	ADD -1, <-20
	ADD -1, <-20
	JMN 0, <-22
	SLT 0, @22
	CMP 181, 121
	ADD 210, 31
	SUB 181, 23
	ADD @1, <-1
	SUB 181, 23
	ADD 210, 31
	CMP @121, 103
	CMP #0, -2
	CMP #0, -2
	SLT 100, 10
	SPL @0, -2
	SLT 100, 10
	CMP #0, -2
	CMP #0, -2
	ADD #270, <1
	SPL 0, <-22
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
