--- 
# information
project: 
  title: "Wrapper"
  description: "OpenRAM wishbone wrapper"
  license: LICENSE
  module_name: "wb_openram_wrapper"
  author: "Pawe≈Ç"

# source
source:
    - src/register_rw.v
    - src/wb_port_control.v
    - src/wb_openram_wrapper.v

final:
  directory: "final"
  gds_filename: "gds/wb_openram_wrapper.gds"
  lvs_filename: "verilog/gl/wrapped_function_generator.v"
  lef_filename: "lef/wb_openram_wrapper.lef"
