$date
	Tue Nov 12 22:52:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab5_Assignment $end
$var wire 1 ! y_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x_in $end
$scope module Module_Beh $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x_in $end
$var parameter 2 % s_a $end
$var parameter 2 & s_b $end
$var parameter 2 ' s_c $end
$var parameter 2 ( s_d $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$var reg 1 ! y_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
bx )
x$
0#
0"
x!
$end
#5
b10 )
0!
b0 *
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
b1 )
0"
1#
0$
#35
b10 )
1!
b1 *
1"
#40
0"
#45
b1 )
b10 *
1"
#50
0"
#55
b10 )
b1 *
1"
#60
0"
#65
b1 )
b10 *
1"
#70
0"
#75
b10 )
b1 *
1"
#80
0"
#85
b1 )
b10 *
1"
#90
0"
#95
b10 )
b1 *
1"
#100
0"
0#
#105
b1 )
0!
b0 *
1"
#110
b10 )
0"
1#
1$
#115
b11 )
1!
b10 *
1"
#120
0"
#125
b0 )
0!
b11 *
1"
#130
0"
#135
b10 )
b0 *
1"
#140
0"
#145
b11 )
1!
b10 *
1"
#150
0"
#155
b0 )
0!
b11 *
1"
#160
0"
#165
b10 )
b0 *
1"
#170
0"
#175
b11 )
1!
b10 *
1"
#180
0"
#185
b0 )
0!
b11 *
1"
#190
0"
#195
b10 )
b0 *
1"
#200
0"
0#
#205
1"
#210
0"
1#
#215
b11 )
1!
b10 *
1"
#220
0"
#225
b0 )
0!
b11 *
1"
#230
0"
#235
b10 )
b0 *
1"
#240
0"
#245
b11 )
1!
b10 *
1"
#250
0"
#255
b0 )
0!
b11 *
1"
#260
0"
#265
b10 )
b0 *
1"
#270
0"
#275
b11 )
1!
b10 *
1"
#280
0"
#285
b0 )
0!
b11 *
1"
#290
0"
#295
b10 )
b0 *
1"
#300
0"
0#
#305
1"
#310
0"
1#
1$
#315
b11 )
1!
b10 *
1"
#320
0"
#325
b0 )
0!
b11 *
1"
#330
0"
#335
b10 )
b0 *
1"
#340
0"
#345
b11 )
1!
b10 *
1"
#350
0"
#355
b0 )
0!
b11 *
1"
#360
0"
#365
b10 )
b0 *
1"
#370
0"
#375
b11 )
1!
b10 *
1"
#380
0"
#385
b0 )
0!
b11 *
1"
#390
0"
#395
b10 )
b0 *
1"
#400
0"
