#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
:vpi_module "/opt/local/lib/ivl/v2009.vpi";
S_0x15a7056e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a7170a0 .scope module, "Mem_interface_tb" "Mem_interface_tb" 3 3;
 .timescale -9 -12;
v0x15a73a490_0 .var "a", 7 0;
v0x15a73a520_0 .net "a_addr", 3 0, v0x15a7399a0_0;  1 drivers
v0x15a73a5b0_0 .net "a_out", 7 0, v0x15a739a40_0;  1 drivers
v0x15a73a640_0 .var "addr_a", 3 0;
v0x15a73a6f0_0 .var "addr_b", 3 0;
v0x15a73a7c0_0 .var "b", 7 0;
v0x15a73a870_0 .net "b_addr", 3 0, v0x15a739de0_0;  1 drivers
v0x15a73a920_0 .net "b_out", 7 0, v0x15a739e90_0;  1 drivers
v0x15a73a9d0_0 .var "clk", 0 0;
v0x15a73ab00_0 .var "i", 3 0;
v0x15a73ab90_0 .var/i "idx", 31 0;
v0x15a73ac20_0 .var/i "idy", 31 0;
v0x15a73acb0_0 .var "reset", 0 0;
v0x15a73ad60_0 .var "rw", 0 0;
v0x15a73ae10_0 .var "wipe", 0 0;
S_0x15a717210 .scope module, "mem" "Mem_interface" 3 18, 4 1 0, S_0x15a7170a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr_a";
    .port_info 1 /INPUT 4 "addr_b";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "rw";
    .port_info 7 /INPUT 1 "wipe";
    .port_info 8 /OUTPUT 8 "a_out";
    .port_info 9 /OUTPUT 8 "b_out";
    .port_info 10 /OUTPUT 4 "a_addr";
    .port_info 11 /OUTPUT 4 "b_addr";
v0x15a707600_0 .net "a", 7 0, v0x15a73a490_0;  1 drivers
v0x15a7399a0_0 .var "a_addr", 3 0;
v0x15a739a40_0 .var "a_out", 7 0;
v0x15a739af0 .array "a_reg", 15 0, 7 0;
v0x15a739b90_0 .net "addr_a", 3 0, v0x15a73a640_0;  1 drivers
v0x15a739c80_0 .net "addr_b", 3 0, v0x15a73a6f0_0;  1 drivers
v0x15a739d30_0 .net "b", 7 0, v0x15a73a7c0_0;  1 drivers
v0x15a739de0_0 .var "b_addr", 3 0;
v0x15a739e90_0 .var "b_out", 7 0;
v0x15a739fa0 .array "b_reg", 15 0, 7 0;
v0x15a73a040_0 .net "clk", 0 0, v0x15a73a9d0_0;  1 drivers
v0x15a73a0e0_0 .var/i "i", 31 0;
v0x15a73a190_0 .net "reset", 0 0, v0x15a73acb0_0;  1 drivers
v0x15a73a230_0 .net "rw", 0 0, v0x15a73ad60_0;  1 drivers
v0x15a73a2d0_0 .net "wipe", 0 0, v0x15a73ae10_0;  1 drivers
E_0x15a707dc0/0 .event negedge, v0x15a73a190_0;
E_0x15a707dc0/1 .event posedge, v0x15a73a040_0;
E_0x15a707dc0 .event/or E_0x15a707dc0/0, E_0x15a707dc0/1;
    .scope S_0x15a717210;
T_0 ;
    %wait E_0x15a707dc0;
    %load/vec4 v0x15a73a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15a739a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15a739e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a7399a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a739de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a73a0e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x15a73a0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x15a73a0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a739af0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x15a73a0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a739fa0, 0, 4;
    %load/vec4 v0x15a73a0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a73a0e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15a73a230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x15a739b90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15a739af0, 4;
    %assign/vec4 v0x15a739a40_0, 0;
    %load/vec4 v0x15a739c80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15a739fa0, 4;
    %assign/vec4 v0x15a739e90_0, 0;
    %load/vec4 v0x15a739b90_0;
    %assign/vec4 v0x15a7399a0_0, 0;
    %load/vec4 v0x15a739c80_0;
    %assign/vec4 v0x15a739de0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x15a739b90_0;
    %assign/vec4 v0x15a7399a0_0, 0;
    %load/vec4 v0x15a739c80_0;
    %assign/vec4 v0x15a739de0_0, 0;
    %load/vec4 v0x15a707600_0;
    %load/vec4 v0x15a739b90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a739af0, 0, 4;
    %load/vec4 v0x15a739d30_0;
    %load/vec4 v0x15a739b90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a739fa0, 0, 4;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15a7170a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x15a73a9d0_0;
    %inv;
    %store/vec4 v0x15a73a9d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15a7170a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a73acb0_0, 0;
    %vpi_call/w 3 31 "$dumpfile", "Mem_interface.vds" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a73ab90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x15a73ab90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x15a739af0, v0x15a73ab90_0 > {0 0 0};
    %load/vec4 v0x15a73ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a73ab90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a73ac20_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x15a73ac20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x15a739fa0, v0x15a73ac20_0 > {0 0 0};
    %load/vec4 v0x15a73ac20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a73ac20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73ae10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a73ad60_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73acb0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a73acb0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 131, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 242, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 53, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 93, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 88, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 117, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 223, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 60, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 99, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 219, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 215, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 216, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 206, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 199, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 93, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 53, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 78, 0, 8;
    %assign/vec4 v0x15a73a490_0, 0;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x15a73a7c0_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a73ab00_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a640_0, 0;
    %load/vec4 v0x15a73ab00_0;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73ad60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73ad60_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73ad60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a73ad60_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x15a73a640_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x15a73a6f0_0, 0;
    %vpi_call/w 3 200 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Mem_interface_tb.v";
    "Mem_interface.v";
