
*** Running vivado
    with args -log ulp_ulp_ucs_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_ulp_ucs_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_ulp_ucs_0.tcl -notrace
INFO: Dispatch client connection id - 46050
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top ulp_ulp_ucs_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48890
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3844.062 ; gain = 334.699 ; free physical = 6841 ; free virtual = 171279
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/synth/ulp_ulp_ucs_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:538]
INFO: [Synth 8-6157] synthesizing module 'aclk_hbm_hierarchy_imp_X70VO2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clk_hbm_adapt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clk_hbm_adapt_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clk_hbm_adapt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clk_hbm_adapt_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_hbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_hbm_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_hbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_hbm_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_psreset_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_hbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_psreset_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_hbm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_22c0_psreset_hbm_0' is unconnected for instance 'psreset_hbm' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:149]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_22c0_psreset_hbm_0' is unconnected for instance 'psreset_hbm' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:149]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_22c0_psreset_hbm_0' is unconnected for instance 'psreset_hbm' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:149]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_22c0_psreset_hbm_0' is unconnected for instance 'psreset_hbm' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:149]
WARNING: [Synth 8-7023] instance 'psreset_hbm' of module 'bd_22c0_psreset_hbm_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:149]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_vcc_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_49/synth/bd_22c0_vcc_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_vcc_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_49/synth/bd_22c0_vcc_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'aclk_hbm_hierarchy_imp_X70VO2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:9]
INFO: [Synth 8-6157] synthesizing module 'aclk_kernel_00_hierarchy_imp_1J5BJ1M' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:160]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_aclk_kernel_00_adapt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_00_adapt_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_aclk_kernel_00_adapt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_00_adapt_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_aclk_kernel_00_cont_adapt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_00_cont_adapt_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_aclk_kernel_00_cont_adapt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_00_cont_adapt_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_aclk_kernel_00_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_aclk_kernel_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_aclk_kernel_00_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_aclk_kernel_00_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clock_throttling_aclk_kernel_00_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clock_throttling_aclk_kernel_00_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fanout_aresetn_kernel_00_imp_17RTXXN' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3127]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr0_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr1_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_00_slr2_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_vcc_3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_73/synth/bd_22c0_vcc_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_vcc_3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_73/synth/bd_22c0_vcc_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fanout_aresetn_kernel_00_imp_17RTXXN' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3127]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_psreset_kernel_00_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_kernel_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_psreset_kernel_00_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_kernel_00_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_22c0_psreset_kernel_00_0' is unconnected for instance 'psreset_kernel_00' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:340]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_22c0_psreset_kernel_00_0' is unconnected for instance 'psreset_kernel_00' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:340]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_22c0_psreset_kernel_00_0' is unconnected for instance 'psreset_kernel_00' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:340]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_22c0_psreset_kernel_00_0' is unconnected for instance 'psreset_kernel_00' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:340]
WARNING: [Synth 8-7023] instance 'psreset_kernel_00' of module 'bd_22c0_psreset_kernel_00_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:340]
INFO: [Synth 8-6155] done synthesizing module 'aclk_kernel_00_hierarchy_imp_1J5BJ1M' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:160]
INFO: [Synth 8-6157] synthesizing module 'aclk_kernel_01_hierarchy_imp_BJA0NF' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:349]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_aclk_kernel_01_adapt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_01_adapt_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_aclk_kernel_01_adapt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_01_adapt_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_aclk_kernel_01_cont_adapt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_01_cont_adapt_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_aclk_kernel_01_cont_adapt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_aclk_kernel_01_cont_adapt_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_aclk_kernel_01_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_aclk_kernel_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_aclk_kernel_01_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clkwiz_aclk_kernel_01_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clock_throttling_aclk_kernel_01_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clock_throttling_aclk_kernel_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clock_throttling_aclk_kernel_01_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_clock_throttling_aclk_kernel_01_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fanout_aresetn_kernel_01_imp_68K3FY' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3221]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr0_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr1_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_kernel_01_slr2_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_vcc_4' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_91/synth/bd_22c0_vcc_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_vcc_4' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_91/synth/bd_22c0_vcc_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fanout_aresetn_kernel_01_imp_68K3FY' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3221]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_psreset_kernel_01_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_kernel_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_psreset_kernel_01_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_kernel_01_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_22c0_psreset_kernel_01_0' is unconnected for instance 'psreset_kernel_01' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:529]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_22c0_psreset_kernel_01_0' is unconnected for instance 'psreset_kernel_01' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:529]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_22c0_psreset_kernel_01_0' is unconnected for instance 'psreset_kernel_01' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:529]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_22c0_psreset_kernel_01_0' is unconnected for instance 'psreset_kernel_01' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:529]
WARNING: [Synth 8-7023] instance 'psreset_kernel_01' of module 'bd_22c0_psreset_kernel_01_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:529]
INFO: [Synth 8-6155] done synthesizing module 'aclk_kernel_01_hierarchy_imp_BJA0NF' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:349]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_axi_ic_ctrl_mgmt_top_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1925]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1P0ZKXC' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3952]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1P0ZKXC' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3952]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PM9JAR' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4216]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PM9JAR' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4216]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_4DWMT3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4480]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_4DWMT3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4480]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11UJ584' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4744]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11UJ584' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4744]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1AVVDZ3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5008]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1AVVDZ3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5008]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_D52VCS' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5140]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_D52VCS' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5140]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_YMD03C' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5286]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_YMD03C' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5286]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_PQYZAK' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5418]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_PQYZAK' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5418]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_xbar_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_xbar_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_arprot' does not match port width (21) of module 'bd_22c0_xbar_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:2994]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_awprot' does not match port width (21) of module 'bd_22c0_xbar_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:2998]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_axi_ic_ctrl_mgmt_top_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1925]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_build_info_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_build_info_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_build_info_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_build_info_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fanout_aresetn_ctrl_imp_1QSDUUK' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3033]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr0_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr1_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_ctrl_slr2_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_vcc_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/synth/bd_22c0_vcc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_vcc_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/synth/bd_22c0_vcc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fanout_aresetn_ctrl_imp_1QSDUUK' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3033]
INFO: [Synth 8-6157] synthesizing module 'fanout_aresetn_pcie_imp_9FAOQ8' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3315]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr0_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr0_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr1_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr1_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_4_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_fanout_aresetn_pcie_slr2_4_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_fanout_aresetn_pcie_slr2_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_vcc_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/synth/bd_22c0_vcc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_vcc_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/synth/bd_22c0_vcc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fanout_aresetn_pcie_imp_9FAOQ8' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3315]
INFO: [Synth 8-6157] synthesizing module 'frequency_counters_imp_129ZTEO' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3409]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_axi_ic_ctrl_mgmt_freq_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1199]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1V3Q0F3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4084]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1V3Q0F3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4084]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_WVLWWS' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4348]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_WVLWWS' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4348]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_AIIB88' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4612]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_AIIB88' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_190QZ2Z' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4876]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_190QZ2Z' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:4876]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZP98J' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5564]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_auto_cc_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_auto_cc_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZP98J' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:5564]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_xbar_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_xbar_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_22c0_xbar_1' is unconnected for instance 'xbar' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1884]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_22c0_xbar_1' is unconnected for instance 'xbar' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1884]
WARNING: [Synth 8-7023] instance 'xbar' of module 'bd_22c0_xbar_1' has 40 connections declared, but only 38 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1884]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_axi_ic_ctrl_mgmt_freq_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:1199]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_frequency_counter_aclk_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_frequency_counter_aclk_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_frequency_counter_aclk_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_hbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_frequency_counter_aclk_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_hbm_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_frequency_counter_aclk_kernel_00_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_kernel_00_0_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_frequency_counter_aclk_kernel_00_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_kernel_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_frequency_counter_aclk_kernel_01_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_frequency_counter_aclk_kernel_01_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_psreset_aclk_freerun_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/.Xil/Vivado-48028-brg-zhang-xcel.ece.cornell.edu/realtime/bd_22c0_psreset_aclk_freerun_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_22c0_psreset_aclk_freerun_0' is unconnected for instance 'psreset_aclk_freerun' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3785]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_22c0_psreset_aclk_freerun_0' is unconnected for instance 'psreset_aclk_freerun' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3785]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_22c0_psreset_aclk_freerun_0' is unconnected for instance 'psreset_aclk_freerun' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3785]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_22c0_psreset_aclk_freerun_0' is unconnected for instance 'psreset_aclk_freerun' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3785]
WARNING: [Synth 8-7023] instance 'psreset_aclk_freerun' of module 'bd_22c0_psreset_aclk_freerun_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3785]
INFO: [Synth 8-6155] done synthesizing module 'frequency_counters_imp_129ZTEO' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/bd_22c0.v:3409]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3918.977 ; gain = 409.613 ; free physical = 7671 ; free virtual = 172110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3936.785 ; gain = 427.422 ; free physical = 7722 ; free virtual = 172161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3936.785 ; gain = 427.422 ; free physical = 7722 ; free virtual = 172161
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3936.785 ; gain = 0.000 ; free physical = 7691 ; free virtual = 172131
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0/bd_22c0_xbar_0_in_context.xdc] for cell 'inst/axi_ic_ctrl_mgmt_top/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0/bd_22c0_xbar_0_in_context.xdc] for cell 'inst/axi_ic_ctrl_mgmt_top/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0/bd_22c0_build_info_0_in_context.xdc] for cell 'inst/build_info'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0/bd_22c0_build_info_0_in_context.xdc] for cell 'inst/build_info'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_3/bd_22c0_gapping_demand_toggle_0/bd_22c0_gapping_demand_toggle_0_in_context.xdc] for cell 'inst/gapping_demand/gapping_demand_toggle_RnM'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_3/bd_22c0_gapping_demand_toggle_0/bd_22c0_gapping_demand_toggle_0_in_context.xdc] for cell 'inst/gapping_demand/gapping_demand_toggle_RnM'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_4/bd_22c0_gapping_demand_update_0/bd_22c0_gapping_demand_update_0_in_context.xdc] for cell 'inst/gapping_demand/gapping_demand_update'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_4/bd_22c0_gapping_demand_update_0/bd_22c0_gapping_demand_update_0_in_context.xdc] for cell 'inst/gapping_demand/gapping_demand_update'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0/bd_22c0_gpio_gapping_demand_0_in_context.xdc] for cell 'inst/gapping_demand/gpio_gapping_demand'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0/bd_22c0_gpio_gapping_demand_0_in_context.xdc] for cell 'inst/gapping_demand/gpio_gapping_demand'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_avg_0/bd_22c0_clock_throttling_avg_0_in_context.xdc] for cell 'inst/gapping_demand/clock_throttling_avg'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_avg_0/bd_22c0_clock_throttling_avg_0_in_context.xdc] for cell 'inst/gapping_demand/clock_throttling_avg'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0/bd_22c0_gpio_ucs_control_status_0_in_context.xdc] for cell 'inst/ucs_control_status/gpio_ucs_control_status'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0/bd_22c0_gpio_ucs_control_status_0_in_context.xdc] for cell 'inst/ucs_control_status/gpio_ucs_control_status'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clock_shutdown_latch_0/bd_22c0_clock_shutdown_latch_0_in_context.xdc] for cell 'inst/ucs_control_status/clock_shutdown_latch'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clock_shutdown_latch_0/bd_22c0_clock_shutdown_latch_0_in_context.xdc] for cell 'inst/ucs_control_status/clock_shutdown_latch'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_fanout_aresetn_pcie_slr0_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_fanout_aresetn_pcie_slr0_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_21/bd_22c0_fanout_aresetn_pcie_slr0_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_21/bd_22c0_fanout_aresetn_pcie_slr0_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_fanout_aresetn_pcie_slr0_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_fanout_aresetn_pcie_slr0_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_23/bd_22c0_fanout_aresetn_pcie_slr1_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_23/bd_22c0_fanout_aresetn_pcie_slr1_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_24/bd_22c0_fanout_aresetn_pcie_slr1_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_24/bd_22c0_fanout_aresetn_pcie_slr1_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_fanout_aresetn_pcie_slr1_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_fanout_aresetn_pcie_slr1_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_26/bd_22c0_fanout_aresetn_pcie_slr1_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_26/bd_22c0_fanout_aresetn_pcie_slr1_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27/bd_22c0_fanout_aresetn_pcie_slr2_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27/bd_22c0_fanout_aresetn_pcie_slr2_1_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_fanout_aresetn_pcie_slr2_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_fanout_aresetn_pcie_slr2_2_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_fanout_aresetn_pcie_slr2_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_fanout_aresetn_pcie_slr2_3_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_fanout_aresetn_pcie_slr2_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_fanout_aresetn_pcie_slr2_4_0/bd_22c0_fanout_aresetn_pcie_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_ctrl_slr1_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_ctrl_slr1_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr2_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr2_1_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_ctrl_slr2_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_ctrl_slr2_3_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_ctrl_slr2_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_ctrl_slr2_4_0/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_in_context.xdc] for cell 'inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0/bd_22c0_clk_hbm_adapt_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/clk_hbm_adapt'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0/bd_22c0_clk_hbm_adapt_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/clk_hbm_adapt'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0/bd_22c0_clkwiz_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/clkwiz_hbm'
create_generated_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3974.445 ; gain = 0.000 ; free physical = 6818 ; free virtual = 171266
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0/bd_22c0_clkwiz_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/clkwiz_hbm'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0/bd_22c0_fanout_aresetn_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0/bd_22c0_fanout_aresetn_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0/bd_22c0_psreset_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/psreset_hbm'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0/bd_22c0_psreset_hbm_0_in_context.xdc] for cell 'inst/aclk_hbm_hierarchy/psreset_hbm'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_51/bd_22c0_xbar_1/bd_22c0_xbar_1_in_context.xdc] for cell 'inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_51/bd_22c0_xbar_1/bd_22c0_xbar_1_in_context.xdc] for cell 'inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0/bd_22c0_auto_cc_0_in_context.xdc] for cell 'inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0/bd_22c0_auto_cc_0_in_context.xdc] for cell 'inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_52/bd_22c0_frequency_counter_aclk_0/bd_22c0_frequency_counter_aclk_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_52/bd_22c0_frequency_counter_aclk_0/bd_22c0_frequency_counter_aclk_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0/bd_22c0_frequency_counter_aclk_hbm_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_hbm'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0/bd_22c0_frequency_counter_aclk_hbm_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_hbm'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_54/bd_22c0_frequency_counter_aclk_kernel_00_0/bd_22c0_frequency_counter_aclk_kernel_00_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_kernel_00'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_54/bd_22c0_frequency_counter_aclk_kernel_00_0/bd_22c0_frequency_counter_aclk_kernel_00_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_kernel_00'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_55/bd_22c0_frequency_counter_aclk_kernel_01_0/bd_22c0_frequency_counter_aclk_kernel_00_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_kernel_01'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_55/bd_22c0_frequency_counter_aclk_kernel_01_0/bd_22c0_frequency_counter_aclk_kernel_00_0_in_context.xdc] for cell 'inst/frequency_counters/frequency_counter_aclk_kernel_01'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0/bd_22c0_psreset_aclk_freerun_0_in_context.xdc] for cell 'inst/frequency_counters/psreset_aclk_freerun'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0/bd_22c0_psreset_aclk_freerun_0_in_context.xdc] for cell 'inst/frequency_counters/psreset_aclk_freerun'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0/bd_22c0_aclk_kernel_00_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0/bd_22c0_aclk_kernel_00_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0/bd_22c0_aclk_kernel_00_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0/bd_22c0_aclk_kernel_00_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0/bd_22c0_clkwiz_aclk_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0/bd_22c0_clkwiz_aclk_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0/bd_22c0_clock_throttling_aclk_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0/bd_22c0_clock_throttling_aclk_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0/bd_22c0_psreset_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0/bd_22c0_psreset_kernel_00_0_in_context.xdc] for cell 'inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0/bd_22c0_aclk_kernel_01_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0/bd_22c0_aclk_kernel_01_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0/bd_22c0_aclk_kernel_01_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0/bd_22c0_aclk_kernel_01_adapt_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0/bd_22c0_clkwiz_aclk_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0/bd_22c0_clkwiz_aclk_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0/bd_22c0_clock_throttling_aclk_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0/bd_22c0_clock_throttling_aclk_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0/bd_22c0_psreset_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0/bd_22c0_psreset_kernel_01_0_in_context.xdc] for cell 'inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/synth/ulp_ulp_ucs_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/synth/ulp_ulp_ucs_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'inst'
WARNING: [Vivado 12-180] No cells matched 'aclk_kernel_*_hierarchy/fanout_aresetn_kernel_*/fanout_aresetn_kernel_*/*/q_i_reg[0]'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'fanout_aresetn_ctrl/fanout_aresetn_ctrl*/*/q_i_reg[0]'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'fanout_aresetn_pcie/fanout_aresetn_pcie*/*/q_i_reg[0]'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:54]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_ulp_ucs_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ulp_ucs_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ulp_ucs_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3974.445 ; gain = 0.000 ; free physical = 6918 ; free virtual = 171366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3974.445 ; gain = 0.000 ; free physical = 7017 ; free virtual = 171465
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3974.445 ; gain = 465.082 ; free physical = 7376 ; free virtual = 171819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3974.445 ; gain = 465.082 ; free physical = 7388 ; free virtual = 171831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_ctrl_mgmt_top/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_ctrl_mgmt_top. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/gapping_demand_toggle_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/gapping_demand_update. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/gnd31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/gpio_gapping_demand. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/gpio_gapping_demand_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/slice_gapping_demand_rate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/slice_gapping_demand_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/slice_gapping_demand_enable. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gapping_demand/clock_throttling_avg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/gnd2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/gnd15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/gpio_ucs_control_status. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/gpio_ucs_status_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/slice_ucs_control_status_done. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/clock_shutdown_latch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ucs_control_status/slice_ucs_control_status_force_shutdown. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_pcie/vcc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fanout_aresetn_ctrl/vcc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_hbm_hierarchy/clk_hbm_adapt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_hbm_hierarchy/clkwiz_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_hbm_hierarchy/fanout_aresetn_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_hbm_hierarchy/psreset_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_hbm_hierarchy/vcc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/axi_ic_ctrl_mgmt_freq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/frequency_counter_aclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/frequency_counter_aclk_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/frequency_counter_aclk_kernel_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/frequency_counter_aclk_kernel_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/frequency_counters/psreset_aclk_freerun. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/vcc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_00_hierarchy/psreset_kernel_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/vcc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/aclk_kernel_01_hierarchy/psreset_kernel_01. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3974.445 ; gain = 465.082 ; free physical = 7381 ; free virtual = 171825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3974.445 ; gain = 465.082 ; free physical = 7367 ; free virtual = 171812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3974.445 ; gain = 465.082 ; free physical = 7267 ; free virtual = 171717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4307.695 ; gain = 798.332 ; free physical = 15638 ; free virtual = 180072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4308.688 ; gain = 799.324 ; free physical = 15621 ; free virtual = 180056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.727 ; gain = 819.363 ; free physical = 15677 ; free virtual = 180106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14697 ; free virtual = 179127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14694 ; free virtual = 179124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14677 ; free virtual = 179107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14689 ; free virtual = 179119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14732 ; free virtual = 179162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14716 ; free virtual = 179146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |bd_22c0_xbar_0                             |         1|
|2     |bd_22c0_build_info_0                       |         1|
|3     |bd_22c0_clk_hbm_adapt_0                    |         1|
|4     |bd_22c0_clkwiz_hbm_0                       |         1|
|5     |bd_22c0_fanout_aresetn_hbm_0               |         1|
|6     |bd_22c0_psreset_hbm_0                      |         1|
|7     |bd_22c0_aclk_kernel_00_adapt_0             |         1|
|8     |bd_22c0_aclk_kernel_00_cont_adapt_0        |         1|
|9     |bd_22c0_clkwiz_aclk_kernel_00_0            |         1|
|10    |bd_22c0_clock_throttling_aclk_kernel_00_0  |         1|
|11    |bd_22c0_psreset_kernel_00_0                |         1|
|12    |bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |         1|
|13    |bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |         1|
|14    |bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |         1|
|15    |bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |         1|
|16    |bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |         1|
|17    |bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |         1|
|18    |bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |         1|
|19    |bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |         1|
|20    |bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |         1|
|21    |bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |         1|
|22    |bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |         1|
|23    |bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |         1|
|24    |bd_22c0_aclk_kernel_01_adapt_0             |         1|
|25    |bd_22c0_aclk_kernel_01_cont_adapt_0        |         1|
|26    |bd_22c0_clkwiz_aclk_kernel_01_0            |         1|
|27    |bd_22c0_clock_throttling_aclk_kernel_01_0  |         1|
|28    |bd_22c0_psreset_kernel_01_0                |         1|
|29    |bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |         1|
|30    |bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |         1|
|31    |bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |         1|
|32    |bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |         1|
|33    |bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |         1|
|34    |bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |         1|
|35    |bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |         1|
|36    |bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |         1|
|37    |bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |         1|
|38    |bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |         1|
|39    |bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |         1|
|40    |bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |         1|
|41    |bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |         1|
|42    |bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |         1|
|43    |bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |         1|
|44    |bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |         1|
|45    |bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |         1|
|46    |bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |         1|
|47    |bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |         1|
|48    |bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |         1|
|49    |bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |         1|
|50    |bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |         1|
|51    |bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |         1|
|52    |bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |         1|
|53    |bd_22c0_fanout_aresetn_pcie_slr0_1_0       |         1|
|54    |bd_22c0_fanout_aresetn_pcie_slr0_2_0       |         1|
|55    |bd_22c0_fanout_aresetn_pcie_slr0_3_0       |         1|
|56    |bd_22c0_fanout_aresetn_pcie_slr0_4_0       |         1|
|57    |bd_22c0_fanout_aresetn_pcie_slr1_1_0       |         1|
|58    |bd_22c0_fanout_aresetn_pcie_slr1_2_0       |         1|
|59    |bd_22c0_fanout_aresetn_pcie_slr1_3_0       |         1|
|60    |bd_22c0_fanout_aresetn_pcie_slr1_4_0       |         1|
|61    |bd_22c0_fanout_aresetn_pcie_slr2_1_0       |         1|
|62    |bd_22c0_fanout_aresetn_pcie_slr2_2_0       |         1|
|63    |bd_22c0_fanout_aresetn_pcie_slr2_3_0       |         1|
|64    |bd_22c0_fanout_aresetn_pcie_slr2_4_0       |         1|
|65    |bd_22c0_xbar_1                             |         1|
|66    |bd_22c0_auto_cc_0                          |         1|
|67    |bd_22c0_frequency_counter_aclk_0           |         1|
|68    |bd_22c0_frequency_counter_aclk_hbm_0       |         1|
|69    |bd_22c0_frequency_counter_aclk_kernel_00_0 |         1|
|70    |bd_22c0_frequency_counter_aclk_kernel_01_0 |         1|
|71    |bd_22c0_psreset_aclk_freerun_0             |         1|
|72    |bd_22c0_clock_throttling_avg_0             |         1|
|73    |bd_22c0_gapping_demand_toggle_0            |         1|
|74    |bd_22c0_gapping_demand_update_0            |         1|
|75    |bd_22c0_gpio_gapping_demand_0              |         1|
|76    |bd_22c0_clock_shutdown_latch_0             |         1|
|77    |bd_22c0_gpio_ucs_control_status_0          |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |bd_22c0_aclk_kernel_00_adapt             |     1|
|2     |bd_22c0_aclk_kernel_00_cont_adapt        |     1|
|3     |bd_22c0_aclk_kernel_01_adapt             |     1|
|4     |bd_22c0_aclk_kernel_01_cont_adapt        |     1|
|5     |bd_22c0_auto_cc                          |     1|
|6     |bd_22c0_build_info                       |     1|
|7     |bd_22c0_clk_hbm_adapt                    |     1|
|8     |bd_22c0_clkwiz_aclk_kernel_00            |     1|
|9     |bd_22c0_clkwiz_aclk_kernel_01            |     1|
|10    |bd_22c0_clkwiz_hbm                       |     1|
|11    |bd_22c0_clock_shutdown_latch             |     1|
|12    |bd_22c0_clock_throttling_aclk_kernel_00  |     1|
|13    |bd_22c0_clock_throttling_aclk_kernel_01  |     1|
|14    |bd_22c0_clock_throttling_avg             |     1|
|15    |bd_22c0_fanout_aresetn_ctrl_slr0_1       |     1|
|16    |bd_22c0_fanout_aresetn_ctrl_slr0_2       |     1|
|17    |bd_22c0_fanout_aresetn_ctrl_slr0_3       |     1|
|18    |bd_22c0_fanout_aresetn_ctrl_slr0_4       |     1|
|19    |bd_22c0_fanout_aresetn_ctrl_slr1_1       |     1|
|20    |bd_22c0_fanout_aresetn_ctrl_slr1_2       |     1|
|21    |bd_22c0_fanout_aresetn_ctrl_slr1_3       |     1|
|22    |bd_22c0_fanout_aresetn_ctrl_slr1_4       |     1|
|23    |bd_22c0_fanout_aresetn_ctrl_slr2_1       |     1|
|24    |bd_22c0_fanout_aresetn_ctrl_slr2_2       |     1|
|25    |bd_22c0_fanout_aresetn_ctrl_slr2_3       |     1|
|26    |bd_22c0_fanout_aresetn_ctrl_slr2_4       |     1|
|27    |bd_22c0_fanout_aresetn_hbm               |     1|
|28    |bd_22c0_fanout_aresetn_kernel_00_slr0_1  |     1|
|29    |bd_22c0_fanout_aresetn_kernel_00_slr0_2  |     1|
|30    |bd_22c0_fanout_aresetn_kernel_00_slr0_3  |     1|
|31    |bd_22c0_fanout_aresetn_kernel_00_slr0_4  |     1|
|32    |bd_22c0_fanout_aresetn_kernel_00_slr1_1  |     1|
|33    |bd_22c0_fanout_aresetn_kernel_00_slr1_2  |     1|
|34    |bd_22c0_fanout_aresetn_kernel_00_slr1_3  |     1|
|35    |bd_22c0_fanout_aresetn_kernel_00_slr1_4  |     1|
|36    |bd_22c0_fanout_aresetn_kernel_00_slr2_1  |     1|
|37    |bd_22c0_fanout_aresetn_kernel_00_slr2_2  |     1|
|38    |bd_22c0_fanout_aresetn_kernel_00_slr2_3  |     1|
|39    |bd_22c0_fanout_aresetn_kernel_00_slr2_4  |     1|
|40    |bd_22c0_fanout_aresetn_kernel_01_slr0_1  |     1|
|41    |bd_22c0_fanout_aresetn_kernel_01_slr0_2  |     1|
|42    |bd_22c0_fanout_aresetn_kernel_01_slr0_3  |     1|
|43    |bd_22c0_fanout_aresetn_kernel_01_slr0_4  |     1|
|44    |bd_22c0_fanout_aresetn_kernel_01_slr1_1  |     1|
|45    |bd_22c0_fanout_aresetn_kernel_01_slr1_2  |     1|
|46    |bd_22c0_fanout_aresetn_kernel_01_slr1_3  |     1|
|47    |bd_22c0_fanout_aresetn_kernel_01_slr1_4  |     1|
|48    |bd_22c0_fanout_aresetn_kernel_01_slr2_1  |     1|
|49    |bd_22c0_fanout_aresetn_kernel_01_slr2_2  |     1|
|50    |bd_22c0_fanout_aresetn_kernel_01_slr2_3  |     1|
|51    |bd_22c0_fanout_aresetn_kernel_01_slr2_4  |     1|
|52    |bd_22c0_fanout_aresetn_pcie_slr0_1       |     1|
|53    |bd_22c0_fanout_aresetn_pcie_slr0_2       |     1|
|54    |bd_22c0_fanout_aresetn_pcie_slr0_3       |     1|
|55    |bd_22c0_fanout_aresetn_pcie_slr0_4       |     1|
|56    |bd_22c0_fanout_aresetn_pcie_slr1_1       |     1|
|57    |bd_22c0_fanout_aresetn_pcie_slr1_2       |     1|
|58    |bd_22c0_fanout_aresetn_pcie_slr1_3       |     1|
|59    |bd_22c0_fanout_aresetn_pcie_slr1_4       |     1|
|60    |bd_22c0_fanout_aresetn_pcie_slr2_1       |     1|
|61    |bd_22c0_fanout_aresetn_pcie_slr2_2       |     1|
|62    |bd_22c0_fanout_aresetn_pcie_slr2_3       |     1|
|63    |bd_22c0_fanout_aresetn_pcie_slr2_4       |     1|
|64    |bd_22c0_frequency_counter_aclk           |     1|
|65    |bd_22c0_frequency_counter_aclk_hbm       |     1|
|66    |bd_22c0_frequency_counter_aclk_kernel_00 |     1|
|67    |bd_22c0_frequency_counter_aclk_kernel_01 |     1|
|68    |bd_22c0_gapping_demand_toggle            |     1|
|69    |bd_22c0_gapping_demand_update            |     1|
|70    |bd_22c0_gpio_gapping_demand              |     1|
|71    |bd_22c0_gpio_ucs_control_status          |     1|
|72    |bd_22c0_psreset_aclk_freerun             |     1|
|73    |bd_22c0_psreset_hbm                      |     1|
|74    |bd_22c0_psreset_kernel_00                |     1|
|75    |bd_22c0_psreset_kernel_01                |     1|
|76    |bd_22c0_xbar                             |     2|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.668 ; gain = 825.305 ; free physical = 14702 ; free virtual = 179132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4334.668 ; gain = 787.645 ; free physical = 14757 ; free virtual = 179187
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4334.672 ; gain = 825.305 ; free physical = 14764 ; free virtual = 179194
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4334.672 ; gain = 0.000 ; free physical = 14871 ; free virtual = 179296
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4414.957 ; gain = 0.000 ; free physical = 14710 ; free virtual = 179135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 50000532
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 4426.926 ; gain = 1372.078 ; free physical = 14891 ; free virtual = 179316
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_ulp_ucs_0, cache-ID = 4ae35d2a0a19aa0a
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_ulp_ucs_0_utilization_synth.rpt -pb ulp_ulp_ucs_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 18:08:57 2023...
