*****************************************************************

  Device    [TREG_TDDR]

  Author    [clwang]

  Abstract  [The Prim Device Of TREG_TDDR]

  Revision History:

********************************************************************************/
prim
device TREG_TDDR
{
    parameter
    (
        config string  CP_SRT_EN    = "FALSE", 
        config string  CP_T_SYNC    = "ASYNC",           
        config string  CP_SRVAL_TQ0 = "RESET",                 
        config string  CP_SRVAL_TQ1 = "RESET",                 
        config string  CP_SRVAL_TQ2 = "RESET",                 
        config string  CP_SRVAL_TQ3 = "RESET",                 
        config bit     CP_INIT_TQ   = 1'b0,                    
        config string  CP_OLTHEN    = "FALSE",                 
        //config string  CP_SRT_EN    = "FALSE",               
        //config string  CP_T_SYNC    = "ASYNC",
        config bit     CP_GRS_DIS         = 1'b0        
    );
    port 
    (
        input           TS_CTRL[1:0] ,
        input           CLK_STG2_0,
        input           CLK_STG2_1,
        input           CLK_STG2_2,
        input           GLOGEN,
        input           GWEN,
        input           GRS_N,
        input           TCE,
        input           SR,
        output          TO_DDR,
        output          Q_SHF[1:0],
        output          TERM_DDR
    );

}; // end of device TREG_TDDR

/**Device***********************************************************************

  Device    [TREG_TDDR]
  
  Author    [kongbiao]  

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of TREG_TDDR
{
    propagate ( TS_CTRL --> TO_DDR );
    propagate ( CLK_STG2_0 --> TO_DDR );
    propagate ( CLK_STG2_1 --> TO_DDR );
    propagate ( CLK_STG2_2 --> TO_DDR );
    propagate ( TCE --> TO_DDR );
    propagate ( SR --> TO_DDR );
    
    propagate ( TS_CTRL --> Q_SHF );
    propagate ( CLK_STG2_0 --> Q_SHF );
    propagate ( CLK_STG2_1 --> Q_SHF );
    propagate ( CLK_STG2_2 --> Q_SHF );
    propagate ( TCE --> Q_SHF );
    propagate ( SR --> Q_SHF );
    
    propagate ( TS_CTRL --> TERM_DDR );
    propagate ( CLK_STG2_0 --> TERM_DDR );
    propagate ( CLK_STG2_1 --> TERM_DDR );
    propagate ( CLK_STG2_2 --> TERM_DDR );
    propagate ( TCE --> TERM_DDR );
    propagate ( SR --> TERM_DDR );
    
}; // end of propagation for TREG_TDDR

/**Device***********************************************************************                  
                                                                                                  
  Device    [TREG_TDDR]                                                                                
                                                                                                  
  Author    [kongbiao]                                                                               
                                                                                                  
  Abstract  [This specified the timing model under specific configuration]                        
                                                                                                  
  Revision History:                                                                               
                                                                                                  
********************************************************************************/                 
                                                                                                  
timing  mux21_tnl of TREG_TDDR  
{

};
