/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_48z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [9:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire [30:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  reg [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_89z = ~(celloutsig_0_12z[4] & celloutsig_0_54z);
  assign celloutsig_1_8z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_1z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z ^ celloutsig_0_2z);
  assign celloutsig_1_3z = ~(_00_ ^ _01_);
  assign celloutsig_1_6z = ~(_02_ ^ celloutsig_1_4z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_2z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[3] ^ celloutsig_0_12z[9]);
  assign celloutsig_0_48z = celloutsig_0_11z[24:22] + { celloutsig_0_41z, celloutsig_0_6z, celloutsig_0_41z };
  assign celloutsig_0_12z = { celloutsig_0_11z[7:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z } + { celloutsig_0_1z[8:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z };
  reg [12:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _14_ <= 13'h0000;
    else _14_ <= in_data[187:175];
  assign { _03_[12:6], _01_, _03_[4:3], _02_, _03_[1], _00_ } = _14_;
  assign celloutsig_0_4z = { in_data[34:30], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[53:50], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_10z[9:7] / { 1'h1, _03_[6], _01_ };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z } / { 1'h1, celloutsig_1_12z[0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[73:65], celloutsig_0_0z } / { 1'h1, in_data[79:71] };
  assign celloutsig_1_10z = { _03_[10], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[5:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, _03_[12:6], _01_, _03_[4:3], _02_, _03_[1], _00_, celloutsig_1_6z };
  assign celloutsig_1_9z = { _03_[12:10], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z } === { celloutsig_1_4z[7:2], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_4z[12:4] >= celloutsig_0_4z[15:7];
  assign celloutsig_0_7z = { celloutsig_0_1z[4:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z } >= { in_data[36:32], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[172:161] >= { _03_[11:6], _01_, _03_[4:3], _02_, _03_[1], _00_ };
  assign celloutsig_0_22z = celloutsig_0_12z[4:2] >= celloutsig_0_10z[7:5];
  assign celloutsig_0_0z = in_data[61:54] <= in_data[80:73];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } <= { in_data[61:56], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_41z = celloutsig_0_8z[7:1] < celloutsig_0_8z[8:2];
  assign celloutsig_0_54z = celloutsig_0_11z[15:7] < { celloutsig_0_30z[4:3], celloutsig_0_30z };
  assign celloutsig_1_4z = celloutsig_1_1z[5] ? { _03_[9:6], _01_, _03_[4:3], _02_, _03_[1], _00_ } : { celloutsig_1_1z[7:6], 1'h0, celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_7z ? in_data[87:63] : { celloutsig_0_8z[8:0], 1'h0, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, 1'h0, celloutsig_0_9z };
  assign celloutsig_1_19z = - celloutsig_1_18z[4:1];
  assign celloutsig_0_30z = - { celloutsig_0_1z[5:1], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_8z = ~ celloutsig_0_1z;
  assign celloutsig_0_10z = ~ celloutsig_0_1z[9:2];
  assign celloutsig_0_2z = | in_data[74:71];
  always_latch
    if (!clkin_data[96]) celloutsig_0_90z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_90z = celloutsig_0_48z;
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 8'h00;
    else if (clkin_data[160]) celloutsig_1_1z = { _03_[8:6], _01_, _03_[4:3], _02_, _03_[1] };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[6] & _03_[4]) | (celloutsig_1_1z[2] & _03_[1]));
  assign { _03_[5], _03_[2], _03_[0] } = { _01_, _02_, _00_ };
  assign { out_data[132:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
