/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_1f2ed6e55b6f43f0bc662c2455a8fd23.v:1.1-8.12" *)
module top(LacI, AraC, TetR, YFP);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_1f2ed6e55b6f43f0bc662c2455a8fd23.v:3.16-3.20" *)
  input AraC;
  wire AraC;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_1f2ed6e55b6f43f0bc662c2455a8fd23.v:2.16-2.20" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_1f2ed6e55b6f43f0bc662c2455a8fd23.v:4.16-4.20" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_1f2ed6e55b6f43f0bc662c2455a8fd23.v:5.17-5.20" *)
  output YFP;
  wire YFP;
  \$_NOT_  _05_ (
    .A(LacI),
    .Y(_00_)
  );
  \$_NOT_  _06_ (
    .A(AraC),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(TetR),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(_00_),
    .B(_01_),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(_02_),
    .B(_04_),
    .Y(YFP)
  );
endmodule
