 Timing Path to mult/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                  Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_8/S      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                  | 
|    mult/i_2_8/Z      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.270738 1.06234 1.33308           1       61.635                 | 
|    mult/out_reg[8]/D DFF_X1  Rise  0.2290 0.0000 0.0080          1.14029                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                  Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[8]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to mult/q0_reg/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    reset                  Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst               Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_98/A2 NOR2_X1 Rise  0.2100 0.0100 0.0000          1.65135                                                  | 
|    mult/i_2_98/ZN NOR2_X1 Fall  0.2160 0.0060 0.0040 0.644624 1.06234 1.70697           1       61.635                 | 
|    mult/q0_reg/D  DFF_X1  Fall  0.2160 0.0000 0.0040          1.06234                                                  | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/q0_reg/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk              Rise  0.0000 0.0000                                                                           | 
|    mult/q0_reg/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0100 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2160        | 
| data required time                        | -0.0980        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                  Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_7/S      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                  | 
|    mult/i_2_7/Z      MUX2_X1 Rise  0.2300 0.0270 0.0090 0.540257 1.06234 1.6026            1       61.635                 | 
|    mult/out_reg[7]/D DFF_X1  Rise  0.2300 0.0000 0.0090          1.14029                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                  Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[7]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                  Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_9/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    mult/i_2_9/Z      MUX2_X1 Rise  0.2310 0.0260 0.0080 0.202293 1.06234 1.26464           1       61.635                 | 
|    mult/out_reg[9]/D DFF_X1  Rise  0.2310 0.0000 0.0080          1.14029                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                  Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[9]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                  Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_6/S      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                  | 
|    mult/i_2_6/Z      MUX2_X1 Rise  0.2310 0.0280 0.0090 0.62685  1.06234 1.68919           1       61.635                 | 
|    mult/out_reg[6]/D DFF_X1  Rise  0.2310 0.0000 0.0090          1.14029                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                  Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[6]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_13/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    mult/i_2_13/Z      MUX2_X1 Rise  0.2320 0.0270 0.0090 0.559728 1.06234 1.62207           1       61.635                 | 
|    mult/out_reg[13]/D DFF_X1  Rise  0.2320 0.0000 0.0090          1.14029                                                  | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[13]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_12/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    mult/i_2_12/Z      MUX2_X1 Rise  0.2320 0.0270 0.0090 0.50193  1.06234 1.56427           1       61.635                 | 
|    mult/out_reg[12]/D DFF_X1  Rise  0.2320 0.0000 0.0090          1.14029                                                  | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[12]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_10/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    mult/i_2_10/Z      MUX2_X1 Rise  0.2320 0.0270 0.0090 0.491283 1.06234 1.55363           1       61.635                 | 
|    mult/out_reg[10]/D DFF_X1  Rise  0.2320 0.0000 0.0090          1.14029                                                  | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[10]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_11/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    mult/i_2_11/Z      MUX2_X1 Rise  0.2330 0.0280 0.0090 0.71487  1.06234 1.77721           1       61.635                 | 
|    mult/out_reg[11]/D DFF_X1  Rise  0.2330 0.0000 0.0090          1.14029                                                  | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[11]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 20.6676  69.1432 89.8108           37      75       c             | 
|    mult/rst                  Rise  0.2000 0.0000                                                                          | 
|    mult/i_2_4/S      MUX2_X1 Rise  0.2080 0.0080 0.0000          1.91994                                                  | 
|    mult/i_2_4/Z      MUX2_X1 Rise  0.2340 0.0260 0.0080 0.202293 1.06234 1.26464           1       61.635                 | 
|    mult/out_reg[4]/D DFF_X1  Rise  0.2340 0.0000 0.0080          1.14029                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                  Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[4]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0240 0.1120 | 
| data required time                        |  0.1120        | 
|                                           |                | 
| data arrival time                         |  0.2340        | 
| data required time                        | -0.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1782M, PVMEM - 2263M)
