

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Sun Apr 21 13:47:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dec_MIMD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112|  1.120 us|  1.120 us|  112|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |      110|      110|        13|          2|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dec_MIMD/core.c:35]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op"   --->   Operation 20 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 21 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 22 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln35 = store i6 0, i6 %i" [dec_MIMD/core.c:35]   --->   Operation 23 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [dec_MIMD/core.c:41]   --->   Operation 25 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln35 = icmp_eq  i6 %i_3, i6 50" [dec_MIMD/core.c:35]   --->   Operation 26 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body.split, void %for.body20.preheader.exitStub" [dec_MIMD/core.c:35]   --->   Operation 27 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%group_assign_read = read i32 @_ssdm_op_Read.ap_auto.volatile.i32P0A, i32 %group_assign" [dec_MIMD/core.c:37]   --->   Operation 28 'read' 'group_assign_read' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln37 = shl i32 %group_assign_read, i32 3" [dec_MIMD/core.c:37]   --->   Operation 29 'shl' 'shl_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln37_1 = shl i32 %group_assign_read, i32 1" [dec_MIMD/core.c:37]   --->   Operation 30 'shl' 'shl_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_3" [dec_MIMD/core.c:37]   --->   Operation 31 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_2 = add i32 %shl_ln37_1, i32 %zext_ln37" [dec_MIMD/core.c:37]   --->   Operation 32 'add' 'add_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i32 %add_ln37_2, i32 %shl_ln37" [dec_MIMD/core.c:37]   --->   Operation 33 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_ult  i6 %i_3, i6 10" [dec_MIMD/core.c:40]   --->   Operation 34 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc, void %if.then11" [dec_MIMD/core.c:40]   --->   Operation 35 'br' 'br_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i6 %i_3, i6 2" [dec_MIMD/core.c:41]   --->   Operation 36 'shl' 'shl_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%zext_ln41 = zext i6 %shl_ln41" [dec_MIMD/core.c:41]   --->   Operation 37 'zext' 'zext_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %op_read" [dec_MIMD/core.c:41]   --->   Operation 38 'add' 'add_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63" [dec_MIMD/core.c:41]   --->   Operation 39 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln2" [dec_MIMD/core.c:41]   --->   Operation 40 'sext' 'sext_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln41" [dec_MIMD/core.c:41]   --->   Operation 41 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln35 = add i6 %i_3, i6 1" [dec_MIMD/core.c:35]   --->   Operation 45 'add' 'add_ln35' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln37_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln37, i2 0" [dec_MIMD/core.c:37]   --->   Operation 46 'bitconcatenate' 'shl_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i34 %shl_ln37_2" [dec_MIMD/core.c:37]   --->   Operation 47 'sext' 'sext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%add_ln37_1 = add i64 %sext_ln37, i64 %a_read" [dec_MIMD/core.c:37]   --->   Operation 48 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_1, i32 2, i32 63" [dec_MIMD/core.c:37]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i62 %trunc_ln" [dec_MIMD/core.c:37]   --->   Operation 50 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_1" [dec_MIMD/core.c:37]   --->   Operation 51 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%group_assign_read_1 = read i32 @_ssdm_op_Read.ap_auto.volatile.i32P0A, i32 %group_assign" [dec_MIMD/core.c:38]   --->   Operation 52 'read' 'group_assign_read_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln38 = shl i32 %group_assign_read_1, i32 3" [dec_MIMD/core.c:38]   --->   Operation 53 'shl' 'shl_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln38_1 = shl i32 %group_assign_read_1, i32 1" [dec_MIMD/core.c:38]   --->   Operation 54 'shl' 'shl_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i32 %shl_ln38_1, i32 %zext_ln37" [dec_MIMD/core.c:38]   --->   Operation 55 'add' 'add_ln38_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i32 %add_ln38_2, i32 %shl_ln38" [dec_MIMD/core.c:38]   --->   Operation 56 'add' 'add_ln38' <Predicate = (!icmp_ln35)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [8/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 57 'readreq' 'gmem3_load_req' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln35 = store i6 %add_ln35, i6 %i" [dec_MIMD/core.c:35]   --->   Operation 58 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body" [dec_MIMD/core.c:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [8/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 60 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln38_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln38, i2 0" [dec_MIMD/core.c:38]   --->   Operation 61 'bitconcatenate' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i34 %shl_ln38_2" [dec_MIMD/core.c:38]   --->   Operation 62 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln38_1 = add i64 %sext_ln38, i64 %b_read" [dec_MIMD/core.c:38]   --->   Operation 63 'add' 'add_ln38_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln38_1, i32 2, i32 63" [dec_MIMD/core.c:38]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i62 %trunc_ln1" [dec_MIMD/core.c:38]   --->   Operation 65 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln38_1" [dec_MIMD/core.c:38]   --->   Operation 66 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [7/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 67 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [7/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 68 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 69 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [6/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 70 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [6/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 71 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 72 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 73 [5/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 73 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [5/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 74 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 75 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 75 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [4/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 76 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 77 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 78 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 79 [3/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 79 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 80 [3/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 80 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 81 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [2/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 82 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 83 [2/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 83 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 84 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 84 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 85 [1/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 85 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 86 [1/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 86 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 87 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem3_addr" [dec_MIMD/core.c:41]   --->   Operation 88 'read' 'gmem3_addr_read' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %i_3" [dec_MIMD/core.c:35]   --->   Operation 89 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem0_addr" [dec_MIMD/core.c:37]   --->   Operation 90 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 91 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 91 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:41]   --->   Operation 92 'getelementptr' 'ALU_operation_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %gmem3_addr_read, i4 %ALU_operation_addr" [dec_MIMD/core.c:41]   --->   Operation 93 'store' 'store_ln41' <Predicate = (icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [dec_MIMD/core.c:41]   --->   Operation 94 'br' 'br_ln41' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:37]   --->   Operation 95 'getelementptr' 'data_a_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln37 = store i32 %gmem0_addr_read, i6 %data_a_addr" [dec_MIMD/core.c:37]   --->   Operation 96 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 97 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem1_addr" [dec_MIMD/core.c:38]   --->   Operation 97 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [dec_MIMD/core.c:35]   --->   Operation 98 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [dec_MIMD/core.c:35]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [dec_MIMD/core.c:35]   --->   Operation 100 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:38]   --->   Operation 101 'getelementptr' 'data_b_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %gmem1_addr_read, i6 %data_b_addr" [dec_MIMD/core.c:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.784ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', dec_MIMD/core.c:35) of constant 0 on local variable 'i', dec_MIMD/core.c:35 [18]  (1.588 ns)
	'load' operation 6 bit ('i', dec_MIMD/core.c:41) on local variable 'i', dec_MIMD/core.c:35 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', dec_MIMD/core.c:35) [25]  (1.825 ns)
	wire read operation ('group_assign_read', dec_MIMD/core.c:37) on port 'group_assign' (dec_MIMD/core.c:37) [33]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln37_1', dec_MIMD/core.c:37) [35]  (0.000 ns)
	'add' operation 32 bit ('add_ln37_2', dec_MIMD/core.c:37) [37]  (0.000 ns)
	'add' operation 32 bit ('add_ln37', dec_MIMD/core.c:37) [38]  (4.371 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem3_load_req', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [73]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem3_addr_read', dec_MIMD/core.c:41) on port 'gmem3' (dec_MIMD/core.c:41) [74]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', dec_MIMD/core.c:37) on port 'gmem0' (dec_MIMD/core.c:37) [46]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', dec_MIMD/core.c:38) on port 'gmem1' (dec_MIMD/core.c:38) [61]  (7.300 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('data_b_addr', dec_MIMD/core.c:38) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln38', dec_MIMD/core.c:38) of variable 'gmem1_addr_read', dec_MIMD/core.c:38 on array 'data_b' [63]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
