=====
SETUP
-30.126
42.616
12.490
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/n520_s2
41.517
42.616
ramData_inst/state_0_s1
42.616
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_1_s0
42.902
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_2_s0
42.902
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_3_s0
42.902
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_4_s0
42.902
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_5_s0
42.902
=====
SETUP
-30.056
42.902
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_7_s0
42.902
=====
SETUP
-29.964
42.810
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.222
ramData_inst/rd_cycle_7_s8
41.044
42.105
ramData_inst/rd_cycle_6_s0
42.810
=====
SETUP
-29.234
42.081
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_3_s0
42.081
=====
SETUP
-29.234
42.081
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_8_s0
42.081
=====
SETUP
-29.215
42.061
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_0_s1
42.061
=====
SETUP
-29.215
42.061
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_1_s1
42.061
=====
SETUP
-29.215
42.061
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_2_s1
42.061
=====
SETUP
-29.215
42.061
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_3_s1
42.061
=====
SETUP
-29.210
42.057
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_4_s1
42.057
=====
SETUP
-29.210
42.057
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_5_s1
42.057
=====
SETUP
-29.210
42.057
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_6_s1
42.057
=====
SETUP
-29.210
42.057
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s2
38.187
39.286
ramData_inst/wr_cycle_7_s3
40.096
40.898
ramData_inst/wr_cycle_7_s1
42.057
=====
SETUP
-29.152
41.641
12.490
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/rd_cycle_7_s7
39.123
40.184
ramData_inst/n528_s3
40.609
41.641
ramData_inst/rd_cycle_0_s3
41.641
=====
SETUP
-28.968
41.815
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_2_s0
41.815
=====
SETUP
-28.968
41.815
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_10_s0
41.815
=====
SETUP
-28.968
41.815
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_15_s0
41.815
=====
SETUP
-28.867
41.713
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_4_s0
41.713
=====
SETUP
-28.833
41.680
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_6_s0
41.680
=====
SETUP
-28.554
41.400
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
5.577
6.535
cpu_1/control_bypass_ex/n43_s0
6.535
6.592
cpu_1/control_bypass_ex/n44_s0
6.592
6.649
cpu_1/n2122_s9
9.646
10.678
cpu_1/n2122_s7
10.683
11.782
cpu_1/ALUInB_2_s3
12.591
13.623
cpu_1/ALUInB_2_s1
16.918
18.017
cpu_1/cpu_alu/unsigned_sub_2_s
19.212
19.762
cpu_1/cpu_alu/unsigned_sub_3_s
19.762
19.819
cpu_1/cpu_alu/unsigned_sub_4_s
19.819
19.876
cpu_1/cpu_alu/unsigned_sub_5_s
19.876
19.933
cpu_1/cpu_alu/unsigned_sub_6_s
19.933
19.990
cpu_1/cpu_alu/unsigned_sub_7_s
19.990
20.047
cpu_1/cpu_alu/unsigned_sub_8_s
20.047
20.104
cpu_1/cpu_alu/unsigned_sub_9_s
20.104
20.161
cpu_1/cpu_alu/unsigned_sub_10_s
20.161
20.218
cpu_1/cpu_alu/unsigned_sub_11_s
20.218
20.275
cpu_1/cpu_alu/unsigned_sub_12_s
20.275
20.332
cpu_1/cpu_alu/unsigned_sub_13_s
20.332
20.389
cpu_1/cpu_alu/unsigned_sub_14_s
20.389
20.446
cpu_1/cpu_alu/unsigned_sub_15_s
20.446
20.503
cpu_1/cpu_alu/unsigned_sub_16_s
20.503
20.560
cpu_1/cpu_alu/unsigned_sub_17_s
20.560
20.617
cpu_1/cpu_alu/unsigned_sub_18_s
20.617
20.674
cpu_1/cpu_alu/unsigned_sub_19_s
20.674
20.731
cpu_1/cpu_alu/unsigned_sub_20_s
20.731
20.788
cpu_1/cpu_alu/unsigned_sub_21_s
20.788
20.845
cpu_1/cpu_alu/unsigned_sub_22_s
20.845
20.902
cpu_1/cpu_alu/unsigned_sub_23_s
20.902
20.959
cpu_1/cpu_alu/unsigned_sub_24_s
20.959
21.016
cpu_1/cpu_alu/unsigned_sub_25_s
21.016
21.073
cpu_1/cpu_alu/unsigned_sub_26_s
21.073
21.130
cpu_1/cpu_alu/unsigned_sub_27_s
21.130
21.187
cpu_1/cpu_alu/unsigned_sub_28_s
21.187
21.244
cpu_1/cpu_alu/unsigned_sub_29_s
21.244
21.301
cpu_1/cpu_alu/unsigned_sub_30_s
21.301
21.864
cpu_1/n2025_s18
23.328
23.954
cpu_1/n2025_s17
24.758
25.857
cpu_1/n2025_s13
26.347
27.446
cpu_1/n2025_s7
27.936
28.968
cpu_1/n2025_s4
29.458
30.490
bu/n212_s7
32.932
33.558
bu/n212_s3
35.678
36.304
bu/n212_s2
36.315
37.137
ramData_inst/n926_s4
39.119
40.180
ramData_inst/addr1_12_s0
41.400
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.693
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.693
=====
HOLD
-1.102
1.713
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.713
=====
HOLD
-1.102
1.713
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.713
=====
HOLD
-1.091
1.724
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.724
=====
HOLD
-1.073
1.742
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.742
=====
HOLD
-0.890
1.925
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.925
=====
HOLD
-0.890
1.925
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.925
=====
HOLD
-0.862
1.953
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.953
=====
HOLD
-0.843
1.971
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.971
=====
HOLD
-0.808
2.007
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.007
=====
HOLD
-0.781
2.034
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.034
=====
HOLD
-0.616
2.199
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.199
=====
HOLD
-0.616
2.199
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.199
=====
HOLD
-0.616
2.199
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.199
=====
HOLD
-0.563
2.251
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.251
=====
HOLD
0.516
2.168
1.652
clk_ibuf
0.000
1.392
cpu_1/PC_3_s0
1.577
1.910
programMemory_inst/BRAM_0/dpb_inst_0
2.168
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0
1.084
