git clone --depth 1 --no-tags https://github.com/winsight/Introduction-to-Computer-Architecture-Exercises-UCAS.git f:/verilog_sva_gh_scraper/data/full_repos/533810854
git clone --depth 1 --no-tags https://github.com/Elon-J/OpenFASOC_NIST_MPW7.git f:/verilog_sva_gh_scraper/data/full_repos/533497965
git clone --depth 1 --no-tags https://github.com/RayCorleone/MipsCPU54.git f:/verilog_sva_gh_scraper/data/full_repos/535024003
git clone --depth 1 --no-tags https://github.com/filippocarastro/SigmaDelta_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/537109383
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_COMS_DDR3_HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/536484013
git clone --depth 1 --no-tags https://github.com/nella17/NYCU-DCLab-2022.git f:/verilog_sva_gh_scraper/data/full_repos/537777468
git clone --depth 1 --no-tags https://github.com/smsraj2001/RING-AND-JOHNSONS-COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/533285966
git clone --depth 1 --no-tags https://github.com/mfkiwl/8_bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/532205701
git clone --depth 1 --no-tags https://github.com/RayCorleone/MusicLooper.git f:/verilog_sva_gh_scraper/data/full_repos/535019951
git clone --depth 1 --no-tags https://github.com/juanma-gil/FPGA-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/532630919
git clone --depth 1 --no-tags https://github.com/ronaldo26rodrigues/verilog-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/536815502
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/pipeline-mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/537646950
git clone --depth 1 --no-tags https://github.com/YoniP31/Microcontroller-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/531419764
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/MulticycleProcessor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/537643262
git clone --depth 1 --no-tags https://github.com/TDT4295AForEffort/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/537479063
git clone --depth 1 --no-tags https://github.com/XiaogegeChen/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/536476657
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/duty-cycle-and-frequency-controlled-signal-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/536814005
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/32-bit-Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/531602859
git clone --depth 1 --no-tags https://github.com/maehw/wokwi-verilog-gds-lowspeed-tiny-uart.git f:/verilog_sva_gh_scraper/data/full_repos/531685253
git clone --depth 1 --no-tags https://github.com/amacgillivray/rv32_core.git f:/verilog_sva_gh_scraper/data/full_repos/532698451
git clone --depth 1 --no-tags https://github.com/piotro888/ppcpu_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/535996319
git clone --depth 1 --no-tags https://github.com/MongooseOrion/FPGA_atoms.git f:/verilog_sva_gh_scraper/data/full_repos/532146962
git clone --depth 1 --no-tags https://github.com/cyril0124/i2c_slave.git f:/verilog_sva_gh_scraper/data/full_repos/534915037
git clone --depth 1 --no-tags https://github.com/ThorKn/tinytapeout_pattern_player.git f:/verilog_sva_gh_scraper/data/full_repos/531609314
git clone --depth 1 --no-tags https://github.com/Eng-Mahmoud2000/Mips_Processor_Single-Cycle-Design_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/532532431
git clone --depth 1 --no-tags https://github.com/weidingliu/Lite_dual-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/537836888
git clone --depth 1 --no-tags https://github.com/eymay/RV32I_Core.git f:/verilog_sva_gh_scraper/data/full_repos/537469601
git clone --depth 1 --no-tags https://github.com/yuzdoge/digital-circuit-lab-skeleton.git f:/verilog_sva_gh_scraper/data/full_repos/535969908
git clone --depth 1 --no-tags https://github.com/RayCorleone/MipsAPP.git f:/verilog_sva_gh_scraper/data/full_repos/535066023
git clone --depth 1 --no-tags https://github.com/e-trees/fpga_virtio_devices.git f:/verilog_sva_gh_scraper/data/full_repos/533626026
git clone --depth 1 --no-tags https://github.com/rajarshiroy/tinytapout0_rajarshi.git f:/verilog_sva_gh_scraper/data/full_repos/531637514
git clone --depth 1 --no-tags https://github.com/pkumar4197/2-Folded-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/536284861
git clone --depth 1 --no-tags https://github.com/prashantt001/MULTIPLIER_3BIT.git f:/verilog_sva_gh_scraper/data/full_repos/537150516
git clone --depth 1 --no-tags https://github.com/caoqh/-fifo-.git f:/verilog_sva_gh_scraper/data/full_repos/533658428
git clone --depth 1 --no-tags https://github.com/tomek-szczesny/ice40_lib.git f:/verilog_sva_gh_scraper/data/full_repos/535233085
git clone --depth 1 --no-tags https://github.com/jix/tinytapeout_scan.git f:/verilog_sva_gh_scraper/data/full_repos/532053287
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/Advanced-Encryption-Standard-AES-.git f:/verilog_sva_gh_scraper/data/full_repos/535381785
git clone --depth 1 --no-tags https://github.com/1mina1/MIPS_PIPELINED-verilog-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/531515471
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/aurora_axi_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/534835351
git clone --depth 1 --no-tags https://github.com/roozbehghazavi/cad.git f:/verilog_sva_gh_scraper/data/full_repos/531876228
git clone --depth 1 --no-tags https://github.com/ccw1999/LZ77-Encoder-and-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/531453544
git clone --depth 1 --no-tags https://github.com/Arthuring/BUAA-CO-2021.git f:/verilog_sva_gh_scraper/data/full_repos/531344987
git clone --depth 1 --no-tags https://github.com/FaithGriffin/CSARCH1_HDLProject2.git f:/verilog_sva_gh_scraper/data/full_repos/532493193
git clone --depth 1 --no-tags https://github.com/deanm1278/zynq_led_controller_hw.git f:/verilog_sva_gh_scraper/data/full_repos/537169952
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/Single-Cycle-In-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/537645413
git clone --depth 1 --no-tags https://github.com/htfab/trainable-nn.git f:/verilog_sva_gh_scraper/data/full_repos/535452652
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec04-proc.git f:/verilog_sva_gh_scraper/data/full_repos/537457994
git clone --depth 1 --no-tags https://github.com/IsaacDanielngnr/Approximate-Full-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/532776538
git clone --depth 1 --no-tags https://github.com/kenryu621/SP-22-CECS-341-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/537732231
git clone --depth 1 --no-tags https://github.com/kum-wh/FPGA-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/531586710
git clone --depth 1 --no-tags https://github.com/wty5/sec02.git f:/verilog_sva_gh_scraper/data/full_repos/532056782
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-all-zero.git f:/verilog_sva_gh_scraper/data/full_repos/532039341
git clone --depth 1 --no-tags https://github.com/bluelove8939/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/532253518
git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/iiitb_freqdiv_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/532261093
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Casio_PV-1000_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/532386986
git clone --depth 1 --no-tags https://github.com/JK-hammer/distribution-asynchronous-two-port-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/532437169
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/caravel_iiitb_sd_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/534145991
git clone --depth 1 --no-tags https://github.com/antaeseong/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/534618165
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/spm_ip.git f:/verilog_sva_gh_scraper/data/full_repos/535242416
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/UVM-Primer-Projects-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/535472088
git clone --depth 1 --no-tags https://github.com/eliaskountouris/simpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/536598794
git clone --depth 1 --no-tags https://github.com/tharunenamala/trial.git f:/verilog_sva_gh_scraper/data/full_repos/536538404
git clone --depth 1 --no-tags https://github.com/M-I-Dx/UCS614-Embedded-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/536745846
git clone --depth 1 --no-tags https://github.com/shubhrajit-santra/vga_game.git f:/verilog_sva_gh_scraper/data/full_repos/536723138
git clone --depth 1 --no-tags https://github.com/Devipriya1921/VSDBabySoC_ICC2.git f:/verilog_sva_gh_scraper/data/full_repos/536915603
git clone --depth 1 --no-tags https://github.com/Axel-Fonseca/Microcontroladores.git f:/verilog_sva_gh_scraper/data/full_repos/533639939
git clone --depth 1 --no-tags https://github.com/mo2men3la2/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/537459827
git clone --depth 1 --no-tags https://github.com/CRTejaswi/sp-bus.git f:/verilog_sva_gh_scraper/data/full_repos/536086544
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Mini_Project-el17ls-main.git f:/verilog_sva_gh_scraper/data/full_repos/535660232
git clone --depth 1 --no-tags https://github.com/shreyanshgupta42/simon_3TI.git f:/verilog_sva_gh_scraper/data/full_repos/536130254
git clone --depth 1 --no-tags https://github.com/arfanghani/ag.git f:/verilog_sva_gh_scraper/data/full_repos/536252741
git clone --depth 1 --no-tags https://github.com/AdamCassie/Classic-Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/536290152
git clone --depth 1 --no-tags https://github.com/akmsw/adc-tp1.git f:/verilog_sva_gh_scraper/data/full_repos/532733016
git clone --depth 1 --no-tags https://github.com/agarwal-kavya/iiitb_rc_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/532993775
git clone --depth 1 --no-tags https://github.com/herbertnicolas/verilog-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/533069670
git clone --depth 1 --no-tags https://github.com/aniketh-g/CompOrg.git f:/verilog_sva_gh_scraper/data/full_repos/532841891
git clone --depth 1 --no-tags https://github.com/ArslanNustian116/Timing-Characterization.git f:/verilog_sva_gh_scraper/data/full_repos/537412653
git clone --depth 1 --no-tags https://github.com/PauloDavi/single_cycle_processor_acc.git f:/verilog_sva_gh_scraper/data/full_repos/537241679
git clone --depth 1 --no-tags https://github.com/ManiVenkat3/Uare.git f:/verilog_sva_gh_scraper/data/full_repos/537134854
git clone --depth 1 --no-tags https://github.com/yangdachui/handshake-pipline.git f:/verilog_sva_gh_scraper/data/full_repos/537665038
git clone --depth 1 --no-tags https://github.com/beckjames/test_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/532003191
git clone --depth 1 --no-tags https://github.com/ccw1999/Traffic-Light-System.git f:/verilog_sva_gh_scraper/data/full_repos/531434375
git clone --depth 1 --no-tags https://github.com/anhdv251196/Embedded.git f:/verilog_sva_gh_scraper/data/full_repos/532783311
git clone --depth 1 --no-tags https://github.com/emreissever/ddApp-10.git f:/verilog_sva_gh_scraper/data/full_repos/531927921
git clone --depth 1 --no-tags https://github.com/Roy-Ayalon/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/531934488
git clone --depth 1 --no-tags https://github.com/punithnayak/digitalsystemlab.git f:/verilog_sva_gh_scraper/data/full_repos/533616386
git clone --depth 1 --no-tags https://github.com/basyooo20/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/532592456
git clone --depth 1 --no-tags https://github.com/jeremybirch/tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/537576861
git clone --depth 1 --no-tags https://github.com/JK-hammer/AD7888-ADC-driver.git f:/verilog_sva_gh_scraper/data/full_repos/532437899
git clone --depth 1 --no-tags https://github.com/YASHWANT98/Caravel_iiitb_r2_4bit_bm.git f:/verilog_sva_gh_scraper/data/full_repos/532902163
git clone --depth 1 --no-tags https://github.com/WilliamKSIida/Testeee-para-p-blico.git f:/verilog_sva_gh_scraper/data/full_repos/535105808
git clone --depth 1 --no-tags https://github.com/aafmj/digital-logic-lab.git f:/verilog_sva_gh_scraper/data/full_repos/534763279
git clone --depth 1 --no-tags https://github.com/RWB02/ChipDesignTest.git f:/verilog_sva_gh_scraper/data/full_repos/534652807
git clone --depth 1 --no-tags https://github.com/JinchengHeRyan/ECE_550_Computer_Systems_Intro.git f:/verilog_sva_gh_scraper/data/full_repos/534816247
git clone --depth 1 --no-tags https://github.com/cheblankenshipUTD/digital_logic_1.git f:/verilog_sva_gh_scraper/data/full_repos/534737813
git clone --depth 1 --no-tags https://github.com/vishagithub/caravel_user_project-.git f:/verilog_sva_gh_scraper/data/full_repos/534977860
git clone --depth 1 --no-tags https://github.com/t-sasatani/caraval_test_project.git f:/verilog_sva_gh_scraper/data/full_repos/535461922
git clone --depth 1 --no-tags https://github.com/robinyangyanfeng/cdma.git f:/verilog_sva_gh_scraper/data/full_repos/535472237
git clone --depth 1 --no-tags https://github.com/lcwd1119/computer-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/535499986
git clone --depth 1 --no-tags https://github.com/AdamCassie/Xilinx-Take-Home-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/536294414
