Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Projects\C75\FPGA_Project_ethernet125MHz\xcvr_phy_pll.ip --block-symbol-file --output-directory=F:\Projects\C75\FPGA_Project_ethernet125MHz\xcvr_phy_pll --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: xcvr_phy_pll.xcvr_atx_pll_a10_0: Selected device is 10CX220YF780E5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Projects\C75\FPGA_Project_ethernet125MHz\xcvr_phy_pll.ip --synthesis=VERILOG --output-directory=F:\Projects\C75\FPGA_Project_ethernet125MHz\xcvr_phy_pll --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: xcvr_phy_pll.xcvr_atx_pll_a10_0: Selected device is 10CX220YF780E5G
Info: xcvr_phy_pll: "Transforming system: xcvr_phy_pll"
Info: xcvr_phy_pll: "Naming system components in system: xcvr_phy_pll"
Info: xcvr_phy_pll: "Processing generation queue"
Info: xcvr_phy_pll: "Generating: xcvr_phy_pll"
Info: xcvr_phy_pll: "Generating: xcvr_phy_pll_altera_xcvr_atx_pll_a10_181_5jqw6kq"
Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_phy_pll: Done "xcvr_phy_pll" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in xcvr_phy_pll. No files generated.
Info: Finished: Generate IP Core Documentation
