This project used to write and read from DDR by DMA and ZYNQ ultrascale+ SoC, ZUboard used in this test
I will need to add some extra features to the codes and some comments coming soon............
Some bug in the read back from ddr cuz of cache, I will fix it soon as well...
