// Seed: 4022635045
`timescale 1ps / 1 ps `default_nettype id_1
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7
);
  always @(1) begin
    if (id_4) if ((id_4)) id_2 <= id_4;
  end
endmodule
