0.7
2020.2
Oct 13 2023
20:47:58
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1719122030,verilog,,,,design_1_wrapper,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_TTF_Driver_0_0/sim/design_1_TTF_Driver_0_0.v,1719122030,verilog,,C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_TTF_Driver_0_0,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1719121041,verilog,,C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_blk_mem_gen_0_0,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1719121041,verilog,,C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_TTF_Driver_0_0/sim/design_1_TTF_Driver_0_0.v,,design_1_xlconstant_0_0,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1719122030,verilog,,C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.srcs/sim_1/imports/new/design_tb.vhd,1719119856,vhdl,,,,design_tb,,,,,,,,
C:/FPGA/FPGA_FUN/TFT_DRV_BRAM2/project_1/project_1.srcs/sources_1/imports/TFT_DRV_MS/TTF_Driver.vhd,1719122023,vhdl,,,,ttf_driver,,,,,,,,
