// Seed: 4050893789
module module_0;
  wire [-1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_4 = 32'd25
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output wire id_1;
  wire _id_4;
  wire id_5;
  wire [id_2 : id_4  ==  -1] id_6;
  logic id_7;
  wire [1 : 1 'b0] id_8;
  always force id_6 = id_6 == 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd43
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [7:0] id_3;
  wire [-1 : $realtime] id_4;
  assign id_3[id_2] = -1 - id_4;
  logic id_5;
endmodule
