module FSM(a,b,c);
input a,b;
output  c;
endmodule 