// Seed: 776555585
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.id_1 = 0;
  logic id_6;
  ;
  wire id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  wire  id_3
);
  always_comb @* id_0 <= -1 == -1'b0;
  wire id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd59
) (
    _id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  supply0 [id_1 : 1] id_4 = 1;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  wire id_6 = id_3;
endmodule
