Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 13 11:37:11 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.371        0.000                      0                   26        0.263        0.000                      0                   26        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.371        0.000                      0                   26        0.263        0.000                      0                   26        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.656ns (35.181%)  route 3.051ns (64.819%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.556     5.077    calc_unit/r1/CLK
    SLICE_X8Y20          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=9, routed)           0.991     6.586    calc_unit/r1/Q_reg_n_0_[3]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.710 r  calc_unit/r1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.710    calc_unit/alu/S[3]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.086 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.305 r  calc_unit/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.965     8.270    calc_unit/r1/data0[4]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.295     8.565 r  calc_unit/r1/Q[4]_i_2/O
                         net (fo=1, routed)           1.095     9.660    calc_unit/r1/Q[4]_i_2_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.784    calc_unit/r2/D[4]
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.081    15.155    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.792ns (41.679%)  route 2.508ns (58.321%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.556     5.077    calc_unit/r1/CLK
    SLICE_X8Y20          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=9, routed)           0.991     6.586    calc_unit/r1/Q_reg_n_0_[3]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.710 r  calc_unit/r1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.710    calc_unit/alu/S[3]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.086 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.401 r  calc_unit/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.309     7.710    calc_unit/r1/data0[7]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.307     8.017 r  calc_unit/r1/Q[7]_i_2/O
                         net (fo=1, routed)           1.207     9.224    calc_unit/r1/Q[7]_i_2_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.152     9.376 r  calc_unit/r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.376    calc_unit/r2/D[7]
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.118    15.192    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.707ns (40.800%)  route 2.477ns (59.200%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.557     5.078    calc_unit/r1/CLK
    SLICE_X8Y19          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.685     6.281    calc_unit/alu/S[0]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     7.013 r  calc_unit/alu/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.594     7.606    calc_unit/r1/data0[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.307     7.913 r  calc_unit/r1/Q[3]_i_2/O
                         net (fo=1, routed)           1.198     9.112    calc_unit/r1/Q[3]_i_2_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.150     9.262 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.262    calc_unit/r2/D[3]
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.118    15.192    calc_unit/r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.795ns (44.265%)  route 2.260ns (55.735%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.556     5.077    calc_unit/r1/CLK
    SLICE_X8Y20          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=9, routed)           0.991     6.586    calc_unit/r1/Q_reg_n_0_[3]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.710 r  calc_unit/r1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.710    calc_unit/alu/S[3]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.086 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.409 r  calc_unit/alu/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.344     7.753    calc_unit/r1/data0[5]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.306     8.059 r  calc_unit/r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.925     8.984    calc_unit/r1/Q[5]_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.148     9.132 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.132    calc_unit/r2/D[5]
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.118    15.192    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.708ns (43.140%)  route 2.251ns (56.861%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.556     5.077    calc_unit/r1/CLK
    SLICE_X8Y20          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=9, routed)           0.991     6.586    calc_unit/r1/Q_reg_n_0_[3]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.710 r  calc_unit/r1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.710    calc_unit/alu/S[3]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.086 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.325 r  calc_unit/alu/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     7.733    calc_unit/r1/data0[6]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.301     8.034 r  calc_unit/r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.852     8.886    calc_unit/r1/Q[6]_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.150     9.036 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.036    calc_unit/r2/D[6]
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.118    15.192    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.313ns (33.636%)  route 2.591ns (66.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.557     5.078    calc_unit/r1/CLK
    SLICE_X8Y19          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.685     6.281    calc_unit/alu/S[0]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.657 r  calc_unit/alu/_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.995     7.652    calc_unit/r1/data0[0]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.295     7.947 r  calc_unit/r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.911     8.858    calc_unit/r1/Q[0]_i_2_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.982 r  calc_unit/r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.982    calc_unit/r2/D[0]
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y19          FDCE                                         r  calc_unit/r2/Q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.077    15.151    calc_unit/r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.499ns (40.023%)  route 2.246ns (59.977%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.557     5.078    calc_unit/r1/CLK
    SLICE_X8Y19          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.685     6.281    calc_unit/alu/S[0]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.832 r  calc_unit/alu/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.579     7.411    calc_unit/r1/data0[1]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.306     7.717 r  calc_unit/r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.983     8.699    calc_unit/r1/Q[1]_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     8.823 r  calc_unit/r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.823    calc_unit/r2/D[1]
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.077    15.151    calc_unit/r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.611ns (45.832%)  route 1.904ns (54.168%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.557     5.078    calc_unit/r1/CLK
    SLICE_X8Y19          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.685     6.281    calc_unit/alu/S[0]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.949 r  calc_unit/alu/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.311     7.259    calc_unit/r1/data0[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.301     7.560 r  calc_unit/r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.909     8.469    calc_unit/r1/Q[2]_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     8.593 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.593    calc_unit/r2/D[2]
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.508    14.850    calc_unit/r2/CLK
    SLICE_X2Y20          FDCE                                         r  calc_unit/r2/Q_reg[2]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.081    15.155    calc_unit/r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.560     5.081    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.492     6.029    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.703 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  disp_unit/timer/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp_unit/timer/Q_reg_reg[12]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.379 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.379    disp_unit/timer/Q_reg_reg[16]_i_1_n_6
    SLICE_X11Y21         FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.439    14.781    disp_unit/timer/clk[0]
    SLICE_X11Y21         FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    15.080    disp_unit/timer/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.695ns (77.518%)  route 0.492ns (22.482%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.560     5.081    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.492     6.029    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.703 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  disp_unit/timer/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp_unit/timer/Q_reg_reg[12]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.268 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.268    disp_unit/timer/Q_reg_reg[16]_i_1_n_7
    SLICE_X11Y21         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          1.439    14.781    disp_unit/timer/clk[0]
    SLICE_X11Y21         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    15.080    disp_unit/timer/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.558     1.439    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  disp_unit/timer/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    disp_unit/timer/Q_reg_reg[11]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.826     1.952    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.105     1.544    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.557     1.438    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  disp_unit/timer/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.698    disp_unit/timer/Q_reg_reg[15]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.825     1.951    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.105     1.543    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.560     1.441    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  disp_unit/timer/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    disp_unit/timer/Q_reg_reg[3]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    disp_unit/timer/Q_reg_reg[0]_i_1_n_4
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.828     1.954    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105     1.546    disp_unit/timer/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.559     1.440    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  disp_unit/timer/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.701    disp_unit/timer/Q_reg_reg[7]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.827     1.953    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.105     1.545    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.558     1.439    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  disp_unit/timer/Q_reg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.696    disp_unit/timer/Q_reg_reg[8]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    disp_unit/timer/Q_reg_reg[8]_i_1_n_7
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.826     1.952    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.105     1.544    disp_unit/timer/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.557     1.438    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.695    disp_unit/timer/Q_reg_reg[12]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.825     1.951    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.105     1.543    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.560     1.441    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  disp_unit/timer/Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.702    disp_unit/timer/Q_reg_reg[2]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    disp_unit/timer/Q_reg_reg[0]_i_1_n_5
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.828     1.954    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105     1.546    disp_unit/timer/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.558     1.439    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.121     1.701    disp_unit/timer/Q_reg_reg[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.826     1.952    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.105     1.544    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.557     1.438    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.121     1.700    disp_unit/timer/Q_reg_reg[14]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.825     1.951    disp_unit/timer/clk[0]
    SLICE_X11Y20         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.105     1.543    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.559     1.440    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  disp_unit/timer/Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.117     1.698    disp_unit/timer/Q_reg_reg[4]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    disp_unit/timer/Q_reg_reg[4]_i_1_n_7
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.827     1.953    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.105     1.545    disp_unit/timer/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] clk[1] clk[2] clk[3] clk[4] clk[5] clk[6] clk[7] clk[8] clk[9] clk[10] clk[11] clk[12] clk[13] clk[14] clk[15] clk[16] clk[17] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG[0]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y19    calc_unit/r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    calc_unit/r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    calc_unit/r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    calc_unit/r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y19    calc_unit/r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    calc_unit/r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    calc_unit/r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    calc_unit/r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    calc_unit/r1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    calc_unit/r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    calc_unit/r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    calc_unit/r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    calc_unit/r2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    calc_unit/r1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    calc_unit/r1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    calc_unit/r1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    calc_unit/r1/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    calc_unit/r1/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   disp_unit/timer/Q_reg_reg[10]/C



