\chapter[VHDL code]{Vhdl code}
\section{VHDL beschrijving van het DCF77 blok}
\label{Ap: DCF_code}
\phantomsection\subsection*{\refstepcounter{subsection}\label{code: edge_detector}\thesubsection.\quad Edge detector}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/edge_detector.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/edge_detector-behaviour.vhd}
\normalsize
\newpage

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf_counter}\thesubsection.\quad DCF counter}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_counter.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_counter-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf_decoder}\thesubsection.\quad DCF decoder}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_decoder.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_decoder-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: parity_check}\thesubsection.\quad Parity check}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/parity_check.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/parity_check-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: synctime}\thesubsection.\quad Synctime}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/synctime.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/synctime-structure.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: klokdeler}\thesubsection.\quad Klokdeler}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/klokdeler.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/klokdeler-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod60_clk}\thesubsection.\quad Mod60 (seconden) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_clk_bcd.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_clk_bcd-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod60_tel}\thesubsection.\quad Mod60 (minuten) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_tel_bcd.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_tel_bcd-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod24_tel}\thesubsection.\quad Mod24 (uren) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod24_tel_bcd.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod24_tel_bcd-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: ausy_klok}\thesubsection.\quad Autonome synchroniseerbare klok}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/ausy_klok_bcd.vhd}
\hrule 
\lstinputlisting [style= VHDL]{VHDL/DCF77/ausy_klok_bcd-structure.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf77}\thesubsection.\quad DCF77 (top-level)}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf77_bcd.vhd}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf77_bcd-structure.vhd}
\normalsize
\newpage


\section{Testbenches voor het DCF77 blok}
\label{Ap: DCF_test}
\phantomsection\subsection*{\refstepcounter{subsection}\label{code: edge_detector_tb}\thesubsection.\quad Testbench edge detector}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/edge_detector_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/edge_detector_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf_counter_tb}\thesubsection.\quad Testbench DCF counter}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_counter_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_counter_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf_decoder_tb}\thesubsection.\quad Testbench DCF decoder}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_decoder_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_decoder_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: parity_check_tb}\thesubsection.\quad Testbench parity check}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/parity_check_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/parity_check_tb-behaviour.vhdl}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: synctime_tb}\thesubsection.\quad Testbench synctime}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/synctime_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/synctime_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: klokdeler_tb}\thesubsection.\quad Testbench klokdeler}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/klokdeler_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/klokdeler_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod60_clk_tb}\thesubsection.\quad Testbench mod60 (seconden) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_clk_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_clk_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod60_tel_tb}\thesubsection.\quad Testbench mod60 (minuten) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_tel_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod60_tel_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: mod24_tel_tb}\thesubsection.\quad Testbench mod24 (uren) teller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod24_tel_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/mod24_tel_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: ausy_klok_tb}\thesubsection.\quad Testbench autonome synchroniseerbare klok}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/ausy_klok_tb.vhdl}
\hrule 
\lstinputlisting [style= VHDL]{VHDL/DCF77/ausy_klok_tb-behaviour.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: dcf77_tb}\thesubsection.\quad Testbench DCF77 (top-level)}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf77_tb.vhdl}
\hrule
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf77_tb-behaviour.vhd}
\normalsize
\newpage


\section{FPGA hulpbestanden van het DCF77 blok}
\label{Ap: FPGA_dcftest}
\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_buff}\thesubsection.\quad Date ready buffer}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/buff.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_gen32khz}\thesubsection.\quad Klokdeler 50 MHz naar 32 kHz}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/gen32khz.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_gen10hz}\thesubsection.\quad Klokdeler 50 MHz naar 10 Hz}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/gen10hz.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_dcfgen}\thesubsection.\quad DCF generator}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_gen.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_dcfswitch}\thesubsection.\quad Schakelaar voor de DCF generator}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/dcf_switch.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_switch}\thesubsection.\quad Schakelmogelijkheid tussen dag, maand en jaar}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/switch.vhd}
\normalsize

\phantomsection\subsection*{\refstepcounter{subsection}\label{code: fpga_sevenseg}\thesubsection.\quad Aansturing seven-segment display}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/DCF77/sevenseg.vhd}
\normalsize
\newpage


\section{VHDL code controller}
\label{Ap:code_controller}
\subsection{Top level entity}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/controller-entity.vhd}
\normalsize
\label{code:controller_ent}
\subsection{Behavioural VHDL code controller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/controller-behaviour.vhd}
\normalsize
\label{code:controller_beh}
\subsection{Menu entity}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/menu-entity.vhd}
\normalsize
\label{code:menu_ent}
\subsection{Behavioural VHDL code menu}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/menu-behaviour.vhd}
\normalsize
\label{code:menu_beh}
\subsection{Memory}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/geheugen-entity.vhd}
\normalsize
\label{code:geheugen_ent}
\subsection{Behavioural VHDL memory}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/geheugen-behaviour.vhd}
\normalsize
\label{code:geheugen_beh}
\subsection{Entity buffer}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/buffer-entity.vhd}
\normalsize
\label{code:buffer_ent}
\subsection{Behavioural VHDL buffer}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/buffer-behaviour.vhd}
\normalsize
\label{code:buffer_beh}
\section{Testbenchs voor de controller}
\subsection{VHDL controller}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/controller-tb-behaviour.vhd}
\normalsize
\label{code:tb_controller}
\subsection{Testbench VHDL menu}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/menu-tb-behaviour.vhd}
\normalsize
\label{code:tb_menu}
\subsection{Testbench VHDL geheugen}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/geheugen-tb-behaviour.vhd}
\normalsize
\label{code:tb_geheugen}
\subsection{Testbench VHDL buffer}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Controller/buff-tb-behaviour.vhd}
\normalsize
\label{code:tb_buffer}

\section{Vhdl code van het alarm}
\label{Ap:code_alarm}
\subsection{Entity alarm-compare}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/compare.vhd}
\normalsize
\label{code:ent_alarm_compare}
\subsection{Behavioural alarm-compare}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/compare-behaviour.vhd}
\normalsize
\label{code:beh_alarm_compare}
\subsection{Top entity alarm}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/alarm.vhd}
\normalsize
\label{code:ent_alarm}
\subsection{Behavioural alarm}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/alarm-behaviour.vhd}
\normalsize
\label{code:beh_alarm}
\subsection{Entity alarm-counter}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/counter.vhd}
\normalsize
\label{code:ent_alarm_counter}
\subsection{Behavioural alarm-counter}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/counter-behaviour.vhd}
\normalsize
\label{code:beh_alarm_counter}
\subsection{Entity alarm-pwm}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/pwm.vhd}
\normalsize
\label{code:ent_alarm_pwm}
\subsection{Behavioural alarm-pwm}
\scriptsize 
\lstinputlisting [style= VHDL]{VHDL/Alarm/pwm-behaviour.vhd}
\normalsize
\label{code:beh_alarm_pwm}
