# XÃ‚Y Dá»°NG Bá»˜ Xá»¬ LÃ MIPS 32BIT Sá»¬ Dá»¤NG Ká»¸ THUáº¬T PIPELINE

![Verilog](https://img.shields.io/badge/Language-Verilog-blue)
![Status](https://img.shields.io/badge/Status-Implementation-orange)

## ğŸ“– Giá»›i thiá»‡u (Overview)
Dá»± Ã¡n thiáº¿t káº¿ vi xá»­ lÃ½ MIPS 32-bit vá»›i kiáº¿n trÃºc **Pipeline 5 táº§ng**, tÃ­ch há»£p tÃ­nh nÄƒng nÃ¢ng cao **Dá»± Ä‘oÃ¡n ráº½ nhÃ¡nh Ä‘á»™ng (Dynamic Branch Prediction)** Ä‘á»ƒ tá»‘i Æ°u hÃ³a hiá»‡u nÄƒng xá»­ lÃ½ lá»‡nh.

Há»‡ thá»‘ng Ä‘Æ°á»£c thiáº¿t káº¿ hoÃ n toÃ n báº±ng Verilog vÃ  Ä‘i kÃ¨m vá»›i mÃ´i trÆ°á»ng kiá»ƒm thá»­ (Verification) so sÃ¡nh vá»›i Golden Model.

## ğŸš€ TÃ­nh nÄƒng ká»¹ thuáº­t (Technical Features)

### 1. Pipeline Stages
CPU thá»±c thi lá»‡nh qua 5 giai Ä‘oáº¡n:
1.  **Fetch (IF):** Láº¥y lá»‡nh tá»« bá»™ nhá»›, dá»± Ä‘oÃ¡n Ä‘á»‹a chá»‰ káº¿ tiáº¿p báº±ng BTB.
2.  **Decode (ID):** Giáº£i mÃ£ lá»‡nh, Ä‘á»c thanh ghi, xá»­ lÃ½ nháº£y (Jump), phÃ¡t hiá»‡n Hazard.
3.  **Execute (EX):** TÃ­nh toÃ¡n ALU, tÃ­nh Ä‘á»‹a chá»‰ ráº½ nhÃ¡nh (Branch Address).
4.  **Memory (MEM):** Truy cáº­p bá»™ nhá»› dá»¯ liá»‡u (Load/Store), quyáº¿t Ä‘á»‹nh ráº½ nhÃ¡nh thá»±c táº¿.
5.  **Writeback (WB):** Ghi káº¿t quáº£ ngÆ°á»£c láº¡i thanh ghi.

### 2. Xá»­ lÃ½ xung Ä‘á»™t (Hazard Handling)
* **Data Hazard:** Giáº£i quyáº¿t báº±ng ká»¹ thuáº­t **Forwarding** (Ä‘áº©y dá»¯ liá»‡u tá»« EX/MEM vÃ  MEM/WB vá» ID/EX).
* **Control Hazard:** Sá»­ dá»¥ng **Branch Target Buffer (BTB)** Ä‘á»ƒ dá»± Ä‘oÃ¡n hÆ°á»›ng nháº£y. Náº¿u Ä‘oÃ¡n sai, pipeline sáº½ Ä‘Æ°á»£c flush tá»± Ä‘á»™ng.
* **Load-Use Hazard:** PhÃ¡t hiá»‡n vÃ  chÃ¨n chu ká»³ Ä‘á»£i (Stall) táº¡i bá»™ Hazard Detect.

## ğŸ“‚ Cáº¥u trÃºc dá»± Ã¡n (Project Structure)

Dá»±a trÃªn mÃ£ nguá»“n trong thÆ° má»¥c `rtl/`:

### 1. Core Modules (`rtl/`)
| Module | Chá»©c nÄƒng |
| :--- | :--- |
| **Top.v** | Module Ä‘á»‰nh, káº¿t ná»‘i Data Path vÃ  Control Unit. |
| **PC.v** | Bá»™ Ä‘áº¿m chÆ°Æ¡ng trÃ¬nh, tÃ­ch há»£p logic chá»n Ä‘á»‹a chá»‰ (Next PC Logic). |
| **Control_unit.v** | Bá»™ Ä‘iá»u khiá»ƒn chÃ­nh, giáº£i mÃ£ Opcode táº¡o tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn. |
| **Reg_file.v** | Táº­p thanh ghi (Register File) 32x32-bit. |

### 2. Branch Prediction Logic
| Module | Chá»©c nÄƒng |
| :--- | :--- |
| **Branch_Target_Buffer.v** | Bá»™ nhá»› Ä‘á»‡m dá»± Ä‘oÃ¡n Ä‘á»‹a chá»‰ Ä‘Ã­ch vÃ  hÆ°á»›ng nháº£y (Saturating Counter). |
| **Enable_Branch.v** | Logic kiá»ƒm tra Ä‘iá»u kiá»‡n ráº½ nhÃ¡nh thá»±c táº¿ táº¡i giai Ä‘oáº¡n MEM. |
| **ALU_Branch.v** | TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ Ä‘Ã­ch cá»§a lá»‡nh nhÃ¡nh. |

### 3. Execution & ALU
| Module | Chá»©c nÄƒng |
| :--- | :--- |
| **ALU.v** | Bá»™ tÃ­nh toÃ¡n sá»‘ há»c vÃ  logic chÃ­nh. |
| **ALU_Control.v** | Giáº£i mÃ£ ALUOp vÃ  Funct code Ä‘á»ƒ Ä‘iá»u khiá»ƒn ALU. |
| **ALU_Pc.v** | Bá»™ cá»™ng tÃ­nh PC + 4. |
| **adder_32bit.v** | Module cá»™ng cÆ¡ báº£n 32-bit. |
| **Shift_Left_2.v** | Dá»‹ch trÃ¡i 2 bit (dÃ¹ng tÃ­nh Ä‘á»‹a chá»‰ nháº£y). |
| **Sign_extend.v** | Má»Ÿ rá»™ng dáº¥u (16-bit to 32-bit). |

### 4. Memory Units
| Module | Chá»©c nÄƒng |
| :--- | :--- |
| **Instruction_mem.v** | Bá»™ nhá»› lá»‡nh, náº¡p file hex chÆ°Æ¡ng trÃ¬nh. |
| **Data_mem.v** | Bá»™ nhá»› dá»¯ liá»‡u (RAM). |

### 5. Pipeline Registers & Hazards
| Module | Chá»©c nÄƒng |
| :--- | :--- |
| **IF_ID.v** | Thanh ghi Ä‘á»‡m giá»¯a Fetch vÃ  Decode. |
| **ID_EX.v** | Thanh ghi Ä‘á»‡m giá»¯a Decode vÃ  Execute. |
| **EX_MEM.v** | Thanh ghi Ä‘á»‡m giá»¯a Execute vÃ  Memory. |
| **MEM_WB.v** | Thanh ghi Ä‘á»‡m giá»¯a Memory vÃ  Writeback. |
| **Hazard_detect.v** | PhÃ¡t hiá»‡n Load-Use hazard Ä‘á»ƒ stall pipeline. |
| **Forwarding_unit.v** | Äiá»u khiá»ƒn cÃ¡c Mux Ä‘á»ƒ forwarding dá»¯ liá»‡u. |

### 6. Multiplexers (Mux)
* `mux_2x1_32bit.v`, `mux_3x1_32bit.v`: CÃ¡c bá»™ dá»“n kÃªnh dÃ¹ng chá»n nguá»“n dá»¯ liá»‡u.
* `mux_WB.v`: Mux chá»n dá»¯ liá»‡u ghi ngÆ°á»£c (tá»« ALU hoáº·c Memory).

---

## ğŸ›  Kiáº¿n trÃºc há»‡ thá»‘ng (System Architecture)

### 1. SÆ¡ Ä‘á»“ khá»‘i tá»•ng quÃ¡t (Top-level Block Diagram)
SÆ¡ Ä‘á»“ dÆ°á»›i Ä‘Ã¢y mÃ´ táº£ káº¿t ná»‘i giá»¯a CPU, Bá»™ nhá»› lá»‡nh (IM) vÃ  Bá»™ nhá»› dá»¯ liá»‡u (DM).

![Top Level Diagram](docs/images/top_level_block.png)

### 2. Thiáº¿t káº¿ Datapath chi tiáº¿t (Detailed Datapath)
Chi tiáº¿t cÃ¡c Ä‘Æ°á»ng dá»¯ liá»‡u qua 5 táº§ng pipeline vÃ  khá»‘i Forwarding Unit.

![Datapath Design](docs/images/datapath_detailed.png)

## ğŸ›  HÆ°á»›ng dáº«n cháº¡y mÃ´ phá»ng (Simulation Guide)

### YÃªu cáº§u
* **Icarus Verilog** (Compiler)
* **GTKWave** (Waveform Viewer)
* **Python 3** (Äá»ƒ cháº¡y Golden Model verification)

### CÃ¡c bÆ°á»›c thá»±c hiá»‡n
1.  **Chuáº©n bá»‹ chÆ°Æ¡ng trÃ¬nh:**
    * BiÃªn dá»‹ch code Assembly MIPS sang mÃ£ mÃ¡y (Hex).
    * LÆ°u file káº¿t quáº£ vÃ o `program.hex`. (File nÃ y Ä‘Æ°á»£c `Instruction_mem.v` Ä‘á»c vÃ o).

2.  **Cháº¡y script kiá»ƒm thá»­:**
    ```bash
    make run
    ```
    * Lá»‡nh nÃ y sáº½ biÃªn dá»‹ch toÃ n bá»™ file trong `rtl/` vÃ  testbench trong `tb/`.

3.  **Xem dáº¡ng sÃ³ng:**
    ```bash
    make wave
    ```
    * Má»Ÿ GTKWave Ä‘á»ƒ debug cÃ¡c tÃ­n hiá»‡u quan trá»ng nhÆ° `PC`, `Instruction`, `Miss_Prediction`, v.v.

## ğŸ“ TÃ¡c giáº£
* **Tráº§n Minh TrÃ­** - *2313626*
* **Nguyá»…n LÆ°u KhÃ¡nh TrÃ¬nh** - *2313638*
