Info: Generated by version: 23.4 build 66
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading hw/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module intel_niosv_m_0
Progress: Parameterizing module intel_onchip_memory_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module jtag_uart_0
Progress: Parameterizing module pio_0
Progress: Parameterizing module reset_release_0
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys_top: "Transforming system: qsys_top"
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: qsys_top_clock_in"
Info: qsys_top: "Generating: qsys_top_intel_niosv_m_0"
Info: qsys_top: "Generating: qsys_top_intel_onchip_memory_0"
Info: qsys_top: "Generating: qsys_top_iopll_0"
Info: qsys_top: "Generating: qsys_top_jtag_uart_0"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_s10_user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_sysid_qsys_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_fimi64y"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2001_ghcid5i"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_utv3xty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_zl5jwpa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_kr7tdby"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_ximin2q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_u3zwzza"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_dimnyca"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_jtwzolq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4swavfy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_ggluely"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ug4puiy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_6ealezi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_lv5gxfa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_bwmblcq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_humqmaa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: Done "qsys_top" with 41 modules, 55 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create testbench Platform Designer system
Info: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top.ipx
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --testbench=SIMPLE --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading hw/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module intel_niosv_m_0
Progress: Parameterizing module intel_onchip_memory_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module jtag_uart_0
Progress: Parameterizing module pio_0
Progress: Parameterizing module reset_release_0
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: Loading IP catalog for testbench.
Info: Running script /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/qsys/lib/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: qsys_top
Info: TB_Gen: System design is: qsys_top
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clock_in CLASS_NAME
Info: load_component clock_in
Info: get_component_property CLASS_NAME
Info: get_instance_property clock_in CLASS_NAME
Info: load_component clock_in
Info: get_component_assignment testbench.partner.map.in_clk
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: load_component pio_0
Info: get_component_property CLASS_NAME
Info: get_instance_property pio_0 CLASS_NAME
Info: load_component pio_0
Info: get_component_assignment testbench.partner.map.external_connection
Info: get_module_property FILE
Info: send_message Info TB_Gen: Creating testbench system : qsys_top_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : qsys_top_tb with clock and reset BFMs
Info: create_system qsys_top_tb
Info: add_instance qsys_top_inst qsys_top
Info: send_message Info TB_Gen: Saving testbench system: qsys_top_tb.qsys
Info: TB_Gen: Saving testbench system: qsys_top_tb.qsys
Info: save_system qsys_top_tb.qsys
Info: All modules have been converted to Generic Components.
Info: set_use_testbench_naming_pattern true qsys_top
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interfaces qsys_top_inst
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_property qsys_top_inst clk CLASS_NAME
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_property qsys_top_inst pio_0_external_connection CLASS_NAME
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_property qsys_top_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_property qsys_top_inst clk CLASS_NAME
Info: add_component qsys_top_inst_clk_bfm qsys_top_inst_clk_bfm_ip.ip altera_avalon_clock_source qsys_top_inst_clk_bfm
Info: qsys_top_inst_clk_bfm: Generic Component instance footprint reloaded.
Info: load_component qsys_top_inst_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_parameter_value qsys_top_inst clk clockRate
Info: load_component qsys_top_inst_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000.0
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component qsys_top_inst_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property qsys_top_inst CLASS_NAME
Info: get_instance_interface_property qsys_top_inst clk CLASS_NAME
Info: get_instance_property qsys_top_inst_clk_bfm CLASS_NAME
Info: load_component qsys_top_inst_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property qsys_top_inst_clk_bfm CLASS_NAME
Info: load_component qsys_top_inst_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection qsys_top_inst_clk_bfm.clk qsys_top_inst.clk
Info: send_message Info TB_Gen: Saving testbench system: qsys_top_tb.qsys
Info: TB_Gen: Saving testbench system: qsys_top_tb.qsys
Info: save_system qsys_top_tb.qsys
Info: All modules have been converted to Generic Components.
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb.qsys
Info: Done
Info: Saving generation log to /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/qsys_top_inst_clk_bfm_ip_generation.rpt
Info: Generated by version: 23.4 build 66
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_inst_clk_bfm_ip.qsys_top_inst_clk_bfm: Elaborate: altera_clock_source
Info: qsys_top_inst_clk_bfm_ip.qsys_top_inst_clk_bfm:            $Revision: #1 $
Info: qsys_top_inst_clk_bfm_ip.qsys_top_inst_clk_bfm:            $Date: 2023/10/12 $
Info: qsys_top_inst_clk_bfm_ip: "Transforming system: qsys_top_inst_clk_bfm_ip"
Info: qsys_top_inst_clk_bfm_ip: "Naming system components in system: qsys_top_inst_clk_bfm_ip"
Info: qsys_top_inst_clk_bfm_ip: "Processing generation queue"
Info: qsys_top_inst_clk_bfm_ip: "Generating: qsys_top_inst_clk_bfm_ip"
Info: qsys_top_inst_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: qsys_top_inst_clk_bfm_ip: Done "qsys_top_inst_clk_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip.ip --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/ip/qsys_top_tb/qsys_top_inst_clk_bfm_ip.ip (qsys_top_inst_clk_bfm_ip) took 6789 ms
Info: 
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading qsys_top_tb/qsys_top_tb.qsys
Progress: Reading input file
Progress: Parameterizing module qsys_top_inst
Progress: Parameterizing module qsys_top_inst_clk_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: qsys_top_tb.qsys_top_inst.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: qsys_top_tb.qsys_top_inst.intel_niosv_m_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys_top_tb: "Transforming system: qsys_top_tb"
Info: qsys_top_tb: "Naming system components in system: qsys_top_tb"
Info: qsys_top_tb: "Processing generation queue"
Info: qsys_top_tb: "Generating: qsys_top_tb"
Info: qsys_top_tb: "Generating: qsys_top_inst_clk_bfm_ip"
Info: qsys_top_tb: Done "qsys_top_tb" with 3 modules, 1 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: sim-script-gen --system-file=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb.qsys --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top_tb/qsys_top_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
