
icm42688p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005318  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080055e4  080055e4  000065e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080055f4  080055f4  000065f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080055f8  080055f8  000065f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080055fc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000150  24000010  0800560c  00007010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000160  0800560c  00007160  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bf11  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001cf6  00000000  00000000  00012f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000009e8  00000000  00000000  00014c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000773  00000000  00000000  00015630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003147c  00000000  00000000  00015da3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e11b  00000000  00000000  0004721f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013d9ea  00000000  00000000  0005533a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00192d24  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027e0  00000000  00000000  00192d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000065  00000000  00000000  00195548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	080055cc 	.word	0x080055cc

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	080055cc 	.word	0x080055cc

0800030c <ICM_CS_Low>:
// Si no, sustitúyelo por GPIOB y GPIO_PIN_0.

#define ICM_CS_GPIO_Port   GPIOC
#define ICM_CS_Pin         GPIO_PIN_5

static inline void ICM_CS_Low(void)  { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET); }
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
 8000310:	2200      	movs	r2, #0
 8000312:	2120      	movs	r1, #32
 8000314:	4802      	ldr	r0, [pc, #8]	@ (8000320 <ICM_CS_Low+0x14>)
 8000316:	f001 fc27 	bl	8001b68 <HAL_GPIO_WritePin>
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	58020800 	.word	0x58020800

08000324 <ICM_CS_High>:
static inline void ICM_CS_High(void) { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET); }
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	2201      	movs	r2, #1
 800032a:	2120      	movs	r1, #32
 800032c:	4802      	ldr	r0, [pc, #8]	@ (8000338 <ICM_CS_High+0x14>)
 800032e:	f001 fc1b 	bl	8001b68 <HAL_GPIO_WritePin>
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	58020800 	.word	0x58020800

0800033c <ICM_WriteReg>:



// Transacción de 1 registro: escritura
HAL_StatusTypeDef ICM_WriteReg(uint8_t reg, uint8_t data)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	460a      	mov	r2, r1
 8000346:	71fb      	strb	r3, [r7, #7]
 8000348:	4613      	mov	r3, r2
 800034a:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;
    uint8_t tx[2];

    tx[0] = reg & 0x7F;   // bit7 = 0 → write
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000352:	b2db      	uxtb	r3, r3
 8000354:	733b      	strb	r3, [r7, #12]
    tx[1] = data;
 8000356:	79bb      	ldrb	r3, [r7, #6]
 8000358:	737b      	strb	r3, [r7, #13]

    ICM_CS_Low();
 800035a:	f7ff ffd7 	bl	800030c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, tx, 2, HAL_MAX_DELAY);
 800035e:	f107 010c 	add.w	r1, r7, #12
 8000362:	f04f 33ff 	mov.w	r3, #4294967295
 8000366:	2202      	movs	r2, #2
 8000368:	4805      	ldr	r0, [pc, #20]	@ (8000380 <ICM_WriteReg+0x44>)
 800036a:	f003 ff83 	bl	8004274 <HAL_SPI_Transmit>
 800036e:	4603      	mov	r3, r0
 8000370:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 8000372:	f7ff ffd7 	bl	8000324 <ICM_CS_High>

    return status;
 8000376:	7bfb      	ldrb	r3, [r7, #15]
}
 8000378:	4618      	mov	r0, r3
 800037a:	3710      	adds	r7, #16
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	2400002c 	.word	0x2400002c

08000384 <ICM_ReadRegs>:

// Lectura de N bytes empezando en reg
HAL_StatusTypeDef ICM_ReadRegs(uint8_t reg, uint8_t *pData, uint16_t size)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	6039      	str	r1, [r7, #0]
 800038e:	71fb      	strb	r3, [r7, #7]
 8000390:	4613      	mov	r3, r2
 8000392:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t txAddr = ICM42688_SPI_READ | (reg & 0x7F);
 8000394:	79fb      	ldrb	r3, [r7, #7]
 8000396:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800039a:	b2db      	uxtb	r3, r3
 800039c:	73bb      	strb	r3, [r7, #14]

    ICM_CS_Low();
 800039e:	f7ff ffb5 	bl	800030c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, &txAddr, 1, HAL_MAX_DELAY);
 80003a2:	f107 010e 	add.w	r1, r7, #14
 80003a6:	f04f 33ff 	mov.w	r3, #4294967295
 80003aa:	2201      	movs	r2, #1
 80003ac:	480d      	ldr	r0, [pc, #52]	@ (80003e4 <ICM_ReadRegs+0x60>)
 80003ae:	f003 ff61 	bl	8004274 <HAL_SPI_Transmit>
 80003b2:	4603      	mov	r3, r0
 80003b4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80003b6:	7bfb      	ldrb	r3, [r7, #15]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d003      	beq.n	80003c4 <ICM_ReadRegs+0x40>
        ICM_CS_High();
 80003bc:	f7ff ffb2 	bl	8000324 <ICM_CS_High>
        return status;
 80003c0:	7bfb      	ldrb	r3, [r7, #15]
 80003c2:	e00b      	b.n	80003dc <ICM_ReadRegs+0x58>
    }

    status = HAL_SPI_Receive(&hspi2, pData, size, HAL_MAX_DELAY);
 80003c4:	88ba      	ldrh	r2, [r7, #4]
 80003c6:	f04f 33ff 	mov.w	r3, #4294967295
 80003ca:	6839      	ldr	r1, [r7, #0]
 80003cc:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <ICM_ReadRegs+0x60>)
 80003ce:	f004 f93f 	bl	8004650 <HAL_SPI_Receive>
 80003d2:	4603      	mov	r3, r0
 80003d4:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 80003d6:	f7ff ffa5 	bl	8000324 <ICM_CS_High>

    return status;
 80003da:	7bfb      	ldrb	r3, [r7, #15]
}
 80003dc:	4618      	mov	r0, r3
 80003de:	3710      	adds	r7, #16
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	2400002c 	.word	0x2400002c

080003e8 <ICM42688_Init>:
// Inicializacion



int ICM42688_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    uint8_t whoami = 0;
 80003ee:	2300      	movs	r3, #0
 80003f0:	71bb      	strb	r3, [r7, #6]


    // 1) Soft reset (DEVICE_CONFIG bit0 = 1)
    status = ICM_WriteReg(ICM42688_REG_DEVICE_CONFIG, 0x01);
 80003f2:	2101      	movs	r1, #1
 80003f4:	2011      	movs	r0, #17
 80003f6:	f7ff ffa1 	bl	800033c <ICM_WriteReg>
 80003fa:	4603      	mov	r3, r0
 80003fc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -1;
 80003fe:	79fb      	ldrb	r3, [r7, #7]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <ICM42688_Init+0x22>
 8000404:	f04f 33ff 	mov.w	r3, #4294967295
 8000408:	e054      	b.n	80004b4 <ICM42688_Init+0xcc>
    HAL_Delay(2);  // datasheet pide ~1ms
 800040a:	2002      	movs	r0, #2
 800040c:	f000 fe12 	bl	8001034 <HAL_Delay>

    // 2) Leer WHO_AM_I y verificar 0x47
    status = ICM_ReadRegs(ICM42688_REG_WHO_AM_I, &whoami, 1);
 8000410:	1dbb      	adds	r3, r7, #6
 8000412:	2201      	movs	r2, #1
 8000414:	4619      	mov	r1, r3
 8000416:	2075      	movs	r0, #117	@ 0x75
 8000418:	f7ff ffb4 	bl	8000384 <ICM_ReadRegs>
 800041c:	4603      	mov	r3, r0
 800041e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -2;
 8000420:	79fb      	ldrb	r3, [r7, #7]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d002      	beq.n	800042c <ICM42688_Init+0x44>
 8000426:	f06f 0301 	mvn.w	r3, #1
 800042a:	e043      	b.n	80004b4 <ICM42688_Init+0xcc>
    if (whoami != 0x47)   return -3;  // error de conexión
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	2b47      	cmp	r3, #71	@ 0x47
 8000430:	d002      	beq.n	8000438 <ICM42688_Init+0x50>
 8000432:	f06f 0302 	mvn.w	r3, #2
 8000436:	e03d      	b.n	80004b4 <ICM42688_Init+0xcc>

    // 3) PWR_MGMT0: habilitar Gyro LN + Accel LN, Temp ON
    // GYRO_MODE=11b (LN), ACCEL_MODE=11b (LN) → 0b0000 1111 = 0x0F
    status = ICM_WriteReg(ICM42688_REG_PWR_MGMT0, 0x0F);
 8000438:	210f      	movs	r1, #15
 800043a:	204e      	movs	r0, #78	@ 0x4e
 800043c:	f7ff ff7e 	bl	800033c <ICM_WriteReg>
 8000440:	4603      	mov	r3, r0
 8000442:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -4;
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d002      	beq.n	8000450 <ICM42688_Init+0x68>
 800044a:	f06f 0303 	mvn.w	r3, #3
 800044e:	e031      	b.n	80004b4 <ICM42688_Init+0xcc>
    HAL_Delay(50);
 8000450:	2032      	movs	r0, #50	@ 0x32
 8000452:	f000 fdef 	bl	8001034 <HAL_Delay>

    uint8_t pwr = 0;
 8000456:	2300      	movs	r3, #0
 8000458:	717b      	strb	r3, [r7, #5]
    status = ICM_ReadRegs(ICM42688_REG_PWR_MGMT0, &pwr, 1);
 800045a:	1d7b      	adds	r3, r7, #5
 800045c:	2201      	movs	r2, #1
 800045e:	4619      	mov	r1, r3
 8000460:	204e      	movs	r0, #78	@ 0x4e
 8000462:	f7ff ff8f 	bl	8000384 <ICM_ReadRegs>
 8000466:	4603      	mov	r3, r0
 8000468:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -7;
 800046a:	79fb      	ldrb	r3, [r7, #7]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d002      	beq.n	8000476 <ICM42688_Init+0x8e>
 8000470:	f06f 0306 	mvn.w	r3, #6
 8000474:	e01e      	b.n	80004b4 <ICM42688_Init+0xcc>
    if (pwr != 0x0F) return -8;
 8000476:	797b      	ldrb	r3, [r7, #5]
 8000478:	2b0f      	cmp	r3, #15
 800047a:	d002      	beq.n	8000482 <ICM42688_Init+0x9a>
 800047c:	f06f 0307 	mvn.w	r3, #7
 8000480:	e018      	b.n	80004b4 <ICM42688_Init+0xcc>


    // 4) GYRO_CONFIG0: dejar por defecto (±2000dps, 1kHz) o cambiar si quieres
    // Ejemplo: 0x06 = FS ±2000dps, ODR 1kHz
    status = ICM_WriteReg(ICM42688_REG_GYRO_CONFIG0, 0x06);
 8000482:	2106      	movs	r1, #6
 8000484:	204f      	movs	r0, #79	@ 0x4f
 8000486:	f7ff ff59 	bl	800033c <ICM_WriteReg>
 800048a:	4603      	mov	r3, r0
 800048c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -5;
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	2b00      	cmp	r3, #0
 8000492:	d002      	beq.n	800049a <ICM42688_Init+0xb2>
 8000494:	f06f 0304 	mvn.w	r3, #4
 8000498:	e00c      	b.n	80004b4 <ICM42688_Init+0xcc>

    // 5) ACCEL_CONFIG0: por ejemplo ±4g, ODR 1kHz (revisa tabla exacta en el datasheet)
    // Para algo simple podemos dejar también 0x06 (dependerá de la tabla de ACCEL_FS_SEL/ODR).
    status = ICM_WriteReg(ICM42688_REG_ACCEL_CONFIG0, 0x06);
 800049a:	2106      	movs	r1, #6
 800049c:	2050      	movs	r0, #80	@ 0x50
 800049e:	f7ff ff4d 	bl	800033c <ICM_WriteReg>
 80004a2:	4603      	mov	r3, r0
 80004a4:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -6;
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d002      	beq.n	80004b2 <ICM42688_Init+0xca>
 80004ac:	f06f 0305 	mvn.w	r3, #5
 80004b0:	e000      	b.n	80004b4 <ICM42688_Init+0xcc>

    return 0; // OK
 80004b2:	2300      	movs	r3, #0
}
 80004b4:	4618      	mov	r0, r3
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <ICM42688_ReadData>:
    int16_t ax, ay, az;
    int16_t gx, gy, gz;
} ICM42688_Data_t;

int ICM42688_ReadData(ICM42688_Data_t *out)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b086      	sub	sp, #24
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
    uint8_t raw[14];
    HAL_StatusTypeDef status;

    // Leer TEMP_DATA1 (0x1D) hasta GYRO_DATA_Z0 (0x2A) → 14 bytes
    status = ICM_ReadRegs(ICM42688_REG_TEMP_DATA1, raw, 14);
 80004c4:	f107 0308 	add.w	r3, r7, #8
 80004c8:	220e      	movs	r2, #14
 80004ca:	4619      	mov	r1, r3
 80004cc:	201d      	movs	r0, #29
 80004ce:	f7ff ff59 	bl	8000384 <ICM_ReadRegs>
 80004d2:	4603      	mov	r3, r0
 80004d4:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return -1;
 80004d6:	7dfb      	ldrb	r3, [r7, #23]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d002      	beq.n	80004e2 <ICM42688_ReadData+0x26>
 80004dc:	f04f 33ff 	mov.w	r3, #4294967295
 80004e0:	e046      	b.n	8000570 <ICM42688_ReadData+0xb4>

    out->temp = (int16_t)((raw[0] << 8) | raw[1]);
 80004e2:	7a3b      	ldrb	r3, [r7, #8]
 80004e4:	b21b      	sxth	r3, r3
 80004e6:	021b      	lsls	r3, r3, #8
 80004e8:	b21a      	sxth	r2, r3
 80004ea:	7a7b      	ldrb	r3, [r7, #9]
 80004ec:	b21b      	sxth	r3, r3
 80004ee:	4313      	orrs	r3, r2
 80004f0:	b21a      	sxth	r2, r3
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	801a      	strh	r2, [r3, #0]
    out->ax   = (int16_t)((raw[2] << 8) | raw[3]);
 80004f6:	7abb      	ldrb	r3, [r7, #10]
 80004f8:	b21b      	sxth	r3, r3
 80004fa:	021b      	lsls	r3, r3, #8
 80004fc:	b21a      	sxth	r2, r3
 80004fe:	7afb      	ldrb	r3, [r7, #11]
 8000500:	b21b      	sxth	r3, r3
 8000502:	4313      	orrs	r3, r2
 8000504:	b21a      	sxth	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	805a      	strh	r2, [r3, #2]
    out->ay   = (int16_t)((raw[4] << 8) | raw[5]);
 800050a:	7b3b      	ldrb	r3, [r7, #12]
 800050c:	b21b      	sxth	r3, r3
 800050e:	021b      	lsls	r3, r3, #8
 8000510:	b21a      	sxth	r2, r3
 8000512:	7b7b      	ldrb	r3, [r7, #13]
 8000514:	b21b      	sxth	r3, r3
 8000516:	4313      	orrs	r3, r2
 8000518:	b21a      	sxth	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	809a      	strh	r2, [r3, #4]
    out->az   = (int16_t)((raw[6] << 8) | raw[7]);
 800051e:	7bbb      	ldrb	r3, [r7, #14]
 8000520:	b21b      	sxth	r3, r3
 8000522:	021b      	lsls	r3, r3, #8
 8000524:	b21a      	sxth	r2, r3
 8000526:	7bfb      	ldrb	r3, [r7, #15]
 8000528:	b21b      	sxth	r3, r3
 800052a:	4313      	orrs	r3, r2
 800052c:	b21a      	sxth	r2, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	80da      	strh	r2, [r3, #6]
    out->gx   = (int16_t)((raw[8] << 8) | raw[9]);
 8000532:	7c3b      	ldrb	r3, [r7, #16]
 8000534:	b21b      	sxth	r3, r3
 8000536:	021b      	lsls	r3, r3, #8
 8000538:	b21a      	sxth	r2, r3
 800053a:	7c7b      	ldrb	r3, [r7, #17]
 800053c:	b21b      	sxth	r3, r3
 800053e:	4313      	orrs	r3, r2
 8000540:	b21a      	sxth	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	811a      	strh	r2, [r3, #8]
    out->gy   = (int16_t)((raw[10] << 8) | raw[11]);
 8000546:	7cbb      	ldrb	r3, [r7, #18]
 8000548:	b21b      	sxth	r3, r3
 800054a:	021b      	lsls	r3, r3, #8
 800054c:	b21a      	sxth	r2, r3
 800054e:	7cfb      	ldrb	r3, [r7, #19]
 8000550:	b21b      	sxth	r3, r3
 8000552:	4313      	orrs	r3, r2
 8000554:	b21a      	sxth	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	815a      	strh	r2, [r3, #10]
    out->gz   = (int16_t)((raw[12] << 8) | raw[13]);
 800055a:	7d3b      	ldrb	r3, [r7, #20]
 800055c:	b21b      	sxth	r3, r3
 800055e:	021b      	lsls	r3, r3, #8
 8000560:	b21a      	sxth	r2, r3
 8000562:	7d7b      	ldrb	r3, [r7, #21]
 8000564:	b21b      	sxth	r3, r3
 8000566:	4313      	orrs	r3, r2
 8000568:	b21a      	sxth	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	819a      	strh	r2, [r3, #12]

    return 0;
 800056e:	2300      	movs	r3, #0
}
 8000570:	4618      	mov	r0, r3
 8000572:	3718      	adds	r7, #24
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}

08000578 <Start_SPI6_Slave>:

uint8_t spi6_tx_buf[SPI6_FRAME_LEN];
uint8_t spi6_rx_buf[SPI6_FRAME_LEN]; // por si quieres comandos más adelante

void Start_SPI6_Slave(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
    // Preparar cabecera
    spi6_tx_buf[0] = 0xAA;
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <Start_SPI6_Slave+0x20>)
 800057e:	22aa      	movs	r2, #170	@ 0xaa
 8000580:	701a      	strb	r2, [r3, #0]
    spi6_tx_buf[1] = 0x55;
 8000582:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <Start_SPI6_Slave+0x20>)
 8000584:	2255      	movs	r2, #85	@ 0x55
 8000586:	705a      	strb	r2, [r3, #1]

    // Arrancar recepción/transmisión en modo IT (full-duplex)
    HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 8000588:	2310      	movs	r3, #16
 800058a:	4a04      	ldr	r2, [pc, #16]	@ (800059c <Start_SPI6_Slave+0x24>)
 800058c:	4902      	ldr	r1, [pc, #8]	@ (8000598 <Start_SPI6_Slave+0x20>)
 800058e:	4804      	ldr	r0, [pc, #16]	@ (80005a0 <Start_SPI6_Slave+0x28>)
 8000590:	f004 fad0 	bl	8004b34 <HAL_SPI_TransmitReceive_IT>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}
 8000598:	2400013c 	.word	0x2400013c
 800059c:	2400014c 	.word	0x2400014c
 80005a0:	240000b4 	.word	0x240000b4

080005a4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI6) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <HAL_SPI_TxRxCpltCallback+0x28>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d105      	bne.n	80005c2 <HAL_SPI_TxRxCpltCallback+0x1e>
        // La Raspberry acaba de hacer una transacción completa de 16 bytes.
        // Aquí podrías interpretar comandos en spi6_rx_buf si quisieras.

        // Relanzar la siguiente transacción para estar siempre listo:
        HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 80005b6:	2310      	movs	r3, #16
 80005b8:	4a05      	ldr	r2, [pc, #20]	@ (80005d0 <HAL_SPI_TxRxCpltCallback+0x2c>)
 80005ba:	4906      	ldr	r1, [pc, #24]	@ (80005d4 <HAL_SPI_TxRxCpltCallback+0x30>)
 80005bc:	4806      	ldr	r0, [pc, #24]	@ (80005d8 <HAL_SPI_TxRxCpltCallback+0x34>)
 80005be:	f004 fab9 	bl	8004b34 <HAL_SPI_TransmitReceive_IT>
    }
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	58001400 	.word	0x58001400
 80005d0:	2400014c 	.word	0x2400014c
 80005d4:	2400013c 	.word	0x2400013c
 80005d8:	240000b4 	.word	0x240000b4

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b088      	sub	sp, #32
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80005e2:	f000 fa31 	bl	8000a48 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fc93 	bl	8000f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f8a1 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f9b5 	bl	800095c <MX_GPIO_Init>
  MX_SPI6_Init();
 80005f2:	f000 f963 	bl	80008bc <MX_SPI6_Init>
  MX_SPI2_Init();
 80005f6:	f000 f90b 	bl	8000810 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  ICM_CS_High();    // asegurarse
 80005fa:	f7ff fe93 	bl	8000324 <ICM_CS_High>
  //if (ICM42688_Init() != 0) {
      // error → parpadear LED, etc.
  //}

  int ret = ICM42688_Init();
 80005fe:	f7ff fef3 	bl	80003e8 <ICM42688_Init>
 8000602:	6178      	str	r0, [r7, #20]
  if (ret != 0) {
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d01a      	beq.n	8000640 <main+0x64>
      // Si falla, para depurar: manda el código de error a la RPi
      spi6_tx_buf[0] = 0xAA;
 800060a:	4b48      	ldr	r3, [pc, #288]	@ (800072c <main+0x150>)
 800060c:	22aa      	movs	r2, #170	@ 0xaa
 800060e:	701a      	strb	r2, [r3, #0]
      spi6_tx_buf[1] = 0x55;
 8000610:	4b46      	ldr	r3, [pc, #280]	@ (800072c <main+0x150>)
 8000612:	2255      	movs	r2, #85	@ 0x55
 8000614:	705a      	strb	r2, [r3, #1]
      for (int i = 2; i < 16; i++) spi6_tx_buf[i] = 0xE0 | (uint8_t)(-ret); // marca simple
 8000616:	2302      	movs	r3, #2
 8000618:	61fb      	str	r3, [r7, #28]
 800061a:	e00e      	b.n	800063a <main+0x5e>
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	b2db      	uxtb	r3, r3
 8000620:	425b      	negs	r3, r3
 8000622:	b2db      	uxtb	r3, r3
 8000624:	f063 031f 	orn	r3, r3, #31
 8000628:	b2d9      	uxtb	r1, r3
 800062a:	4a40      	ldr	r2, [pc, #256]	@ (800072c <main+0x150>)
 800062c:	69fb      	ldr	r3, [r7, #28]
 800062e:	4413      	add	r3, r2
 8000630:	460a      	mov	r2, r1
 8000632:	701a      	strb	r2, [r3, #0]
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	3301      	adds	r3, #1
 8000638:	61fb      	str	r3, [r7, #28]
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	2b0f      	cmp	r3, #15
 800063e:	dded      	ble.n	800061c <main+0x40>
      // y puedes quedarte aquí o seguir
  }

  Start_SPI6_Slave();
 8000640:	f7ff ff9a 	bl	8000578 <Start_SPI6_Slave>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    spi6_tx_buf[0]  = 0xAA;
 8000644:	4b39      	ldr	r3, [pc, #228]	@ (800072c <main+0x150>)
 8000646:	22aa      	movs	r2, #170	@ 0xaa
 8000648:	701a      	strb	r2, [r3, #0]
	    spi6_tx_buf[1]  = 0x55;
 800064a:	4b38      	ldr	r3, [pc, #224]	@ (800072c <main+0x150>)
 800064c:	2255      	movs	r2, #85	@ 0x55
 800064e:	705a      	strb	r2, [r3, #1]

	    if (ICM42688_ReadData(&imu) == 0) {
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff ff32 	bl	80004bc <ICM42688_ReadData>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d154      	bne.n	8000708 <main+0x12c>
	        spi6_tx_buf[2]  = (uint8_t)(imu.temp >> 8);
 800065e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000662:	121b      	asrs	r3, r3, #8
 8000664:	b21b      	sxth	r3, r3
 8000666:	b2da      	uxtb	r2, r3
 8000668:	4b30      	ldr	r3, [pc, #192]	@ (800072c <main+0x150>)
 800066a:	709a      	strb	r2, [r3, #2]
	        spi6_tx_buf[3]  = (uint8_t)(imu.temp & 0xFF);
 800066c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <main+0x150>)
 8000674:	70da      	strb	r2, [r3, #3]

	        spi6_tx_buf[4]  = (uint8_t)(imu.ax >> 8);
 8000676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800067a:	121b      	asrs	r3, r3, #8
 800067c:	b21b      	sxth	r3, r3
 800067e:	b2da      	uxtb	r2, r3
 8000680:	4b2a      	ldr	r3, [pc, #168]	@ (800072c <main+0x150>)
 8000682:	711a      	strb	r2, [r3, #4]
	        spi6_tx_buf[5]  = (uint8_t)(imu.ax & 0xFF);
 8000684:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000688:	b2da      	uxtb	r2, r3
 800068a:	4b28      	ldr	r3, [pc, #160]	@ (800072c <main+0x150>)
 800068c:	715a      	strb	r2, [r3, #5]

	        spi6_tx_buf[6]  = (uint8_t)(imu.ay >> 8);
 800068e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000692:	121b      	asrs	r3, r3, #8
 8000694:	b21b      	sxth	r3, r3
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b24      	ldr	r3, [pc, #144]	@ (800072c <main+0x150>)
 800069a:	719a      	strb	r2, [r3, #6]
	        spi6_tx_buf[7]  = (uint8_t)(imu.ay & 0xFF);
 800069c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80006a0:	b2da      	uxtb	r2, r3
 80006a2:	4b22      	ldr	r3, [pc, #136]	@ (800072c <main+0x150>)
 80006a4:	71da      	strb	r2, [r3, #7]

	        spi6_tx_buf[8]  = (uint8_t)(imu.az >> 8);
 80006a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006aa:	121b      	asrs	r3, r3, #8
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	4b1e      	ldr	r3, [pc, #120]	@ (800072c <main+0x150>)
 80006b2:	721a      	strb	r2, [r3, #8]
	        spi6_tx_buf[9]  = (uint8_t)(imu.az & 0xFF);
 80006b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006b8:	b2da      	uxtb	r2, r3
 80006ba:	4b1c      	ldr	r3, [pc, #112]	@ (800072c <main+0x150>)
 80006bc:	725a      	strb	r2, [r3, #9]

	        spi6_tx_buf[10] = (uint8_t)(imu.gx >> 8);
 80006be:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80006c2:	121b      	asrs	r3, r3, #8
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	4b18      	ldr	r3, [pc, #96]	@ (800072c <main+0x150>)
 80006ca:	729a      	strb	r2, [r3, #10]
	        spi6_tx_buf[11] = (uint8_t)(imu.gx & 0xFF);
 80006cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	4b16      	ldr	r3, [pc, #88]	@ (800072c <main+0x150>)
 80006d4:	72da      	strb	r2, [r3, #11]

	        spi6_tx_buf[12] = (uint8_t)(imu.gy >> 8);
 80006d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006da:	121b      	asrs	r3, r3, #8
 80006dc:	b21b      	sxth	r3, r3
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b12      	ldr	r3, [pc, #72]	@ (800072c <main+0x150>)
 80006e2:	731a      	strb	r2, [r3, #12]
	        spi6_tx_buf[13] = (uint8_t)(imu.gy & 0xFF);
 80006e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006e8:	b2da      	uxtb	r2, r3
 80006ea:	4b10      	ldr	r3, [pc, #64]	@ (800072c <main+0x150>)
 80006ec:	735a      	strb	r2, [r3, #13]

	        spi6_tx_buf[14] = (uint8_t)(imu.gz >> 8);
 80006ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80006f2:	121b      	asrs	r3, r3, #8
 80006f4:	b21b      	sxth	r3, r3
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <main+0x150>)
 80006fa:	739a      	strb	r2, [r3, #14]
	        spi6_tx_buf[15] = (uint8_t)(imu.gz & 0xFF);
 80006fc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <main+0x150>)
 8000704:	73da      	strb	r2, [r3, #15]
 8000706:	e00d      	b.n	8000724 <main+0x148>
	    } else {
	        // Si falla lectura IMU: deja una marca
	        for (int i = 2; i < 16; i++) spi6_tx_buf[i] = 0xEE;
 8000708:	2302      	movs	r3, #2
 800070a:	61bb      	str	r3, [r7, #24]
 800070c:	e007      	b.n	800071e <main+0x142>
 800070e:	4a07      	ldr	r2, [pc, #28]	@ (800072c <main+0x150>)
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	4413      	add	r3, r2
 8000714:	22ee      	movs	r2, #238	@ 0xee
 8000716:	701a      	strb	r2, [r3, #0]
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	3301      	adds	r3, #1
 800071c:	61bb      	str	r3, [r7, #24]
 800071e:	69bb      	ldr	r3, [r7, #24]
 8000720:	2b0f      	cmp	r3, #15
 8000722:	ddf4      	ble.n	800070e <main+0x132>
	    }

	    HAL_Delay(10);
 8000724:	200a      	movs	r0, #10
 8000726:	f000 fc85 	bl	8001034 <HAL_Delay>
	    spi6_tx_buf[0]  = 0xAA;
 800072a:	e78b      	b.n	8000644 <main+0x68>
 800072c:	2400013c 	.word	0x2400013c

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b09c      	sub	sp, #112	@ 0x70
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800073a:	224c      	movs	r2, #76	@ 0x4c
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f004 ff17 	bl	8005572 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2220      	movs	r2, #32
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f004 ff11 	bl	8005572 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000750:	2002      	movs	r0, #2
 8000752:	f001 fa23 	bl	8001b9c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000756:	2300      	movs	r3, #0
 8000758:	603b      	str	r3, [r7, #0]
 800075a:	4b2c      	ldr	r3, [pc, #176]	@ (800080c <SystemClock_Config+0xdc>)
 800075c:	699b      	ldr	r3, [r3, #24]
 800075e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000762:	4a2a      	ldr	r2, [pc, #168]	@ (800080c <SystemClock_Config+0xdc>)
 8000764:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000768:	6193      	str	r3, [r2, #24]
 800076a:	4b28      	ldr	r3, [pc, #160]	@ (800080c <SystemClock_Config+0xdc>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000776:	bf00      	nop
 8000778:	4b24      	ldr	r3, [pc, #144]	@ (800080c <SystemClock_Config+0xdc>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000784:	d1f8      	bne.n	8000778 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000786:	2302      	movs	r3, #2
 8000788:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800078a:	2301      	movs	r3, #1
 800078c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800078e:	2340      	movs	r3, #64	@ 0x40
 8000790:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000796:	2300      	movs	r3, #0
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800079a:	2304      	movs	r3, #4
 800079c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800079e:	230c      	movs	r3, #12
 80007a0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007a2:	2302      	movs	r3, #2
 80007a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80007a6:	2303      	movs	r3, #3
 80007a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007ae:	230c      	movs	r3, #12
 80007b0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007b2:	2300      	movs	r3, #0
 80007b4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fa26 	bl	8001c10 <HAL_RCC_OscConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007ca:	f000 f969 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ce:	233f      	movs	r3, #63	@ 0x3f
 80007d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2101      	movs	r1, #1
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 fde6 	bl	80023c4 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007fe:	f000 f94f 	bl	8000aa0 <Error_Handler>
  }
}
 8000802:	bf00      	nop
 8000804:	3770      	adds	r7, #112	@ 0x70
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	58024800 	.word	0x58024800

08000810 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000814:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000816:	4a28      	ldr	r2, [pc, #160]	@ (80008b8 <MX_SPI2_Init+0xa8>)
 8000818:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800081a:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800081c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000820:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000822:	4b24      	ldr	r3, [pc, #144]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800082a:	2207      	movs	r2, #7
 800082c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800082e:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000834:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000836:	2200      	movs	r2, #0
 8000838:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800083a:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800083c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000840:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000844:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000848:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800084a:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000850:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000856:	4b17      	ldr	r3, [pc, #92]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800085c:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800085e:	2200      	movs	r2, #0
 8000860:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000862:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000864:	2200      	movs	r2, #0
 8000866:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000868:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800086a:	2200      	movs	r2, #0
 800086c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000870:	2200      	movs	r2, #0
 8000872:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000874:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000876:	2200      	movs	r2, #0
 8000878:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800087c:	2200      	movs	r2, #0
 800087e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000880:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000882:	2200      	movs	r2, #0
 8000884:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000886:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000888:	2200      	movs	r2, #0
 800088a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800088c:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800088e:	2200      	movs	r2, #0
 8000890:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 8000894:	2200      	movs	r2, #0
 8000896:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 800089a:	2200      	movs	r2, #0
 800089c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800089e:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <MX_SPI2_Init+0xa4>)
 80008a0:	f003 fbc4 	bl	800402c <HAL_SPI_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 80008aa:	f000 f8f9 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2400002c 	.word	0x2400002c
 80008b8:	40003800 	.word	0x40003800

080008bc <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008c2:	4a25      	ldr	r2, [pc, #148]	@ (8000958 <MX_SPI6_Init+0x9c>)
 80008c4:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_SLAVE;
 80008c6:	4b23      	ldr	r3, [pc, #140]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 80008cc:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d2:	4b20      	ldr	r3, [pc, #128]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008d4:	2207      	movs	r2, #7
 80008d6:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008de:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 80008e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008e6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80008ea:	619a      	str	r2, [r3, #24]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ec:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f2:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f8:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_SPI6_Init+0x98>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000900:	2200      	movs	r2, #0
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000906:	2200      	movs	r2, #0
 8000908:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800090a:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_SPI6_Init+0x98>)
 800090c:	2200      	movs	r2, #0
 800090e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000910:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000912:	2200      	movs	r2, #0
 8000914:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000918:	2200      	movs	r2, #0
 800091a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800091c:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <MX_SPI6_Init+0x98>)
 800091e:	2200      	movs	r2, #0
 8000920:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000924:	2200      	movs	r2, #0
 8000926:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000928:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <MX_SPI6_Init+0x98>)
 800092a:	2200      	movs	r2, #0
 800092c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000930:	2200      	movs	r2, #0
 8000932:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000934:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000936:	2200      	movs	r2, #0
 8000938:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800093a:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_SPI6_Init+0x98>)
 800093c:	2200      	movs	r2, #0
 800093e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000940:	4804      	ldr	r0, [pc, #16]	@ (8000954 <MX_SPI6_Init+0x98>)
 8000942:	f003 fb73 	bl	800402c <HAL_SPI_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_SPI6_Init+0x94>
  {
    Error_Handler();
 800094c:	f000 f8a8 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}
 8000954:	240000b4 	.word	0x240000b4
 8000958:	58001400 	.word	0x58001400

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b088      	sub	sp, #32
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000972:	4b32      	ldr	r3, [pc, #200]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000978:	4a30      	ldr	r2, [pc, #192]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 800097a:	f043 0310 	orr.w	r3, r3, #16
 800097e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000982:	4b2e      	ldr	r3, [pc, #184]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000988:	f003 0310 	and.w	r3, r3, #16
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000990:	4b2a      	ldr	r3, [pc, #168]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000996:	4a29      	ldr	r2, [pc, #164]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a0:	4b26      	ldr	r3, [pc, #152]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a6:	f003 0304 	and.w	r3, r3, #4
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b23      	ldr	r3, [pc, #140]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b4:	4a21      	ldr	r2, [pc, #132]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009be:	4b1f      	ldr	r3, [pc, #124]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c4:	f003 0302 	and.w	r3, r3, #2
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	2160      	movs	r1, #96	@ 0x60
 80009d0:	481b      	ldr	r0, [pc, #108]	@ (8000a40 <MX_GPIO_Init+0xe4>)
 80009d2:	f001 f8c9 	bl	8001b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2120      	movs	r1, #32
 80009da:	481a      	ldr	r0, [pc, #104]	@ (8000a44 <MX_GPIO_Init+0xe8>)
 80009dc:	f001 f8c4 	bl	8001b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80009e0:	2360      	movs	r3, #96	@ 0x60
 80009e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e4:	2301      	movs	r3, #1
 80009e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ec:	2303      	movs	r3, #3
 80009ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009f0:	f107 030c 	add.w	r3, r7, #12
 80009f4:	4619      	mov	r1, r3
 80009f6:	4812      	ldr	r0, [pc, #72]	@ (8000a40 <MX_GPIO_Init+0xe4>)
 80009f8:	f000 ff0e 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009fc:	2320      	movs	r3, #32
 80009fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a00:	2301      	movs	r3, #1
 8000a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	4619      	mov	r1, r3
 8000a12:	480c      	ldr	r0, [pc, #48]	@ (8000a44 <MX_GPIO_Init+0xe8>)
 8000a14:	f000 ff00 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a1e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_GPIO_Init+0xe8>)
 8000a30:	f000 fef2 	bl	8001818 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a34:	bf00      	nop
 8000a36:	3720      	adds	r7, #32
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	58024400 	.word	0x58024400
 8000a40:	58021000 	.word	0x58021000
 8000a44:	58020800 	.word	0x58020800

08000a48 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a4e:	463b      	mov	r3, r7
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a5a:	f000 fc1f 	bl	800129c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a6a:	231f      	movs	r3, #31
 8000a6c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a6e:	2387      	movs	r3, #135	@ 0x87
 8000a70:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a76:	2300      	movs	r3, #0
 8000a78:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f000 fc3d 	bl	800130c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a92:	2004      	movs	r0, #4
 8000a94:	f000 fc1a 	bl	80012cc <HAL_MPU_Enable>

}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_MspInit+0x30>)
 8000ab4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ab8:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <HAL_MspInit+0x30>)
 8000aba:	f043 0302 	orr.w	r3, r3, #2
 8000abe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_MspInit+0x30>)
 8000ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ac8:	f003 0302 	and.w	r3, r3, #2
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	58024400 	.word	0x58024400

08000ae0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b0bc      	sub	sp, #240	@ 0xf0
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000af8:	f107 0320 	add.w	r3, r7, #32
 8000afc:	22b8      	movs	r2, #184	@ 0xb8
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 fd36 	bl	8005572 <memset>
  if(hspi->Instance==SPI2)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a75      	ldr	r2, [pc, #468]	@ (8000ce0 <HAL_SPI_MspInit+0x200>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d16a      	bne.n	8000be6 <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000b10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b20:	f107 0320 	add.w	r3, r7, #32
 8000b24:	4618      	mov	r0, r3
 8000b26:	f001 ff7d 	bl	8002a24 <HAL_RCCEx_PeriphCLKConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000b30:	f7ff ffb6 	bl	8000aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b34:	4b6b      	ldr	r3, [pc, #428]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b3a:	4a6a      	ldr	r2, [pc, #424]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b44:	4b67      	ldr	r3, [pc, #412]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b4e:	61fb      	str	r3, [r7, #28]
 8000b50:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b52:	4b64      	ldr	r3, [pc, #400]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b58:	4a62      	ldr	r2, [pc, #392]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b62:	4b60      	ldr	r3, [pc, #384]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b68:	f003 0304 	and.w	r3, r3, #4
 8000b6c:	61bb      	str	r3, [r7, #24]
 8000b6e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b70:	4b5c      	ldr	r3, [pc, #368]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b76:	4a5b      	ldr	r2, [pc, #364]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b78:	f043 0302 	orr.w	r3, r3, #2
 8000b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b80:	4b58      	ldr	r3, [pc, #352]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000b8e:	2306      	movs	r3, #6
 8000b90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ba6:	2305      	movs	r3, #5
 8000ba8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	484d      	ldr	r0, [pc, #308]	@ (8000ce8 <HAL_SPI_MspInit+0x208>)
 8000bb4:	f000 fe30 	bl	8001818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bbc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bd2:	2305      	movs	r3, #5
 8000bd4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4843      	ldr	r0, [pc, #268]	@ (8000cec <HAL_SPI_MspInit+0x20c>)
 8000be0:	f000 fe1a 	bl	8001818 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8000be4:	e077      	b.n	8000cd6 <HAL_SPI_MspInit+0x1f6>
  else if(hspi->Instance==SPI6)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a41      	ldr	r2, [pc, #260]	@ (8000cf0 <HAL_SPI_MspInit+0x210>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d172      	bne.n	8000cd6 <HAL_SPI_MspInit+0x1f6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8000bf0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c02:	f107 0320 	add.w	r3, r7, #32
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 ff0c 	bl	8002a24 <HAL_RCCEx_PeriphCLKConfig>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8000c12:	f7ff ff45 	bl	8000aa0 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8000c16:	4b33      	ldr	r3, [pc, #204]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c1c:	4a31      	ldr	r2, [pc, #196]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c1e:	f043 0320 	orr.w	r3, r3, #32
 8000c22:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c26:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c2c:	f003 0320 	and.w	r3, r3, #32
 8000c30:	613b      	str	r3, [r7, #16]
 8000c32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c34:	4b2b      	ldr	r3, [pc, #172]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c44:	4b27      	ldr	r3, [pc, #156]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4b24      	ldr	r3, [pc, #144]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c58:	4a22      	ldr	r2, [pc, #136]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c5a:	f043 0302 	orr.w	r3, r3, #2
 8000c5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <HAL_SPI_MspInit+0x204>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	f003 0302 	and.w	r3, r3, #2
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c74:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c94:	4619      	mov	r1, r3
 8000c96:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <HAL_SPI_MspInit+0x208>)
 8000c98:	f000 fdbe 	bl	8001818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000c9c:	2330      	movs	r3, #48	@ 0x30
 8000c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8000cb4:	2308      	movs	r3, #8
 8000cb6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cba:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480a      	ldr	r0, [pc, #40]	@ (8000cec <HAL_SPI_MspInit+0x20c>)
 8000cc2:	f000 fda9 	bl	8001818 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 0, 0);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2100      	movs	r1, #0
 8000cca:	2056      	movs	r0, #86	@ 0x56
 8000ccc:	f000 fab1 	bl	8001232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 8000cd0:	2056      	movs	r0, #86	@ 0x56
 8000cd2:	f000 fac8 	bl	8001266 <HAL_NVIC_EnableIRQ>
}
 8000cd6:	bf00      	nop
 8000cd8:	37f0      	adds	r7, #240	@ 0xf0
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40003800 	.word	0x40003800
 8000ce4:	58024400 	.word	0x58024400
 8000ce8:	58020800 	.word	0x58020800
 8000cec:	58020400 	.word	0x58020400
 8000cf0:	58001400 	.word	0x58001400

08000cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <NMI_Handler+0x4>

08000cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <HardFault_Handler+0x4>

08000d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <MemManage_Handler+0x4>

08000d0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <BusFault_Handler+0x4>

08000d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <UsageFault_Handler+0x4>

08000d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4a:	f000 f953 	bl	8000ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <SPI6_IRQHandler+0x10>)
 8000d5a:	f003 fffd 	bl	8004d58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	240000b4 	.word	0x240000b4

08000d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d6c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e68 <SystemInit+0x100>)
 8000d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d72:	4a3d      	ldr	r2, [pc, #244]	@ (8000e68 <SystemInit+0x100>)
 8000d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8000e6c <SystemInit+0x104>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 030f 	and.w	r3, r3, #15
 8000d84:	2b06      	cmp	r3, #6
 8000d86:	d807      	bhi.n	8000d98 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d88:	4b38      	ldr	r3, [pc, #224]	@ (8000e6c <SystemInit+0x104>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f023 030f 	bic.w	r3, r3, #15
 8000d90:	4a36      	ldr	r2, [pc, #216]	@ (8000e6c <SystemInit+0x104>)
 8000d92:	f043 0307 	orr.w	r3, r3, #7
 8000d96:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d98:	4b35      	ldr	r3, [pc, #212]	@ (8000e70 <SystemInit+0x108>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a34      	ldr	r2, [pc, #208]	@ (8000e70 <SystemInit+0x108>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000da4:	4b32      	ldr	r3, [pc, #200]	@ (8000e70 <SystemInit+0x108>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000daa:	4b31      	ldr	r3, [pc, #196]	@ (8000e70 <SystemInit+0x108>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	4930      	ldr	r1, [pc, #192]	@ (8000e70 <SystemInit+0x108>)
 8000db0:	4b30      	ldr	r3, [pc, #192]	@ (8000e74 <SystemInit+0x10c>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000db6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e6c <SystemInit+0x104>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0308 	and.w	r3, r3, #8
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d007      	beq.n	8000dd2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e6c <SystemInit+0x104>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f023 030f 	bic.w	r3, r3, #15
 8000dca:	4a28      	ldr	r2, [pc, #160]	@ (8000e6c <SystemInit+0x104>)
 8000dcc:	f043 0307 	orr.w	r3, r3, #7
 8000dd0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dd2:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <SystemInit+0x108>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000dd8:	4b25      	ldr	r3, [pc, #148]	@ (8000e70 <SystemInit+0x108>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000dde:	4b24      	ldr	r3, [pc, #144]	@ (8000e70 <SystemInit+0x108>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000de4:	4b22      	ldr	r3, [pc, #136]	@ (8000e70 <SystemInit+0x108>)
 8000de6:	4a24      	ldr	r2, [pc, #144]	@ (8000e78 <SystemInit+0x110>)
 8000de8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dea:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <SystemInit+0x108>)
 8000dec:	4a23      	ldr	r2, [pc, #140]	@ (8000e7c <SystemInit+0x114>)
 8000dee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000df0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e70 <SystemInit+0x108>)
 8000df2:	4a23      	ldr	r2, [pc, #140]	@ (8000e80 <SystemInit+0x118>)
 8000df4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000df6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e70 <SystemInit+0x108>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e70 <SystemInit+0x108>)
 8000dfe:	4a20      	ldr	r2, [pc, #128]	@ (8000e80 <SystemInit+0x118>)
 8000e00:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e02:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <SystemInit+0x108>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e08:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <SystemInit+0x108>)
 8000e0a:	4a1d      	ldr	r2, [pc, #116]	@ (8000e80 <SystemInit+0x118>)
 8000e0c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e0e:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <SystemInit+0x108>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e14:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <SystemInit+0x108>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a15      	ldr	r2, [pc, #84]	@ (8000e70 <SystemInit+0x108>)
 8000e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <SystemInit+0x108>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e26:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <SystemInit+0x108>)
 8000e28:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d113      	bne.n	8000e5c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e34:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <SystemInit+0x108>)
 8000e36:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000e70 <SystemInit+0x108>)
 8000e3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e40:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <SystemInit+0x11c>)
 8000e46:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e4a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e4c:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <SystemInit+0x108>)
 8000e4e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e52:	4a07      	ldr	r2, [pc, #28]	@ (8000e70 <SystemInit+0x108>)
 8000e54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e58:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	e000ed00 	.word	0xe000ed00
 8000e6c:	52002000 	.word	0x52002000
 8000e70:	58024400 	.word	0x58024400
 8000e74:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e78:	02020200 	.word	0x02020200
 8000e7c:	01ff0000 	.word	0x01ff0000
 8000e80:	01010280 	.word	0x01010280
 8000e84:	52004000 	.word	0x52004000

08000e88 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e8c:	4b09      	ldr	r3, [pc, #36]	@ (8000eb4 <ExitRun0Mode+0x2c>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	4a08      	ldr	r2, [pc, #32]	@ (8000eb4 <ExitRun0Mode+0x2c>)
 8000e92:	f043 0302 	orr.w	r3, r3, #2
 8000e96:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e98:	bf00      	nop
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <ExitRun0Mode+0x2c>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0f9      	beq.n	8000e9a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000ea6:	bf00      	nop
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	58024800 	.word	0x58024800

08000eb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000eb8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ef4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ebc:	f7ff ffe4 	bl	8000e88 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec0:	f7ff ff52 	bl	8000d68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	@ (8000efc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eea:	f004 fb4b 	bl	8005584 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eee:	f7ff fb75 	bl	80005dc <main>
  bx  lr
 8000ef2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ef4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000ef8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000efc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f00:	080055fc 	.word	0x080055fc
  ldr r2, =_sbss
 8000f04:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000f08:	24000160 	.word	0x24000160

08000f0c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC3_IRQHandler>
	...

08000f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f16:	2003      	movs	r0, #3
 8000f18:	f000 f980 	bl	800121c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f1c:	f001 fc08 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 8000f20:	4602      	mov	r2, r0
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <HAL_Init+0x68>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	0a1b      	lsrs	r3, r3, #8
 8000f28:	f003 030f 	and.w	r3, r3, #15
 8000f2c:	4913      	ldr	r1, [pc, #76]	@ (8000f7c <HAL_Init+0x6c>)
 8000f2e:	5ccb      	ldrb	r3, [r1, r3]
 8000f30:	f003 031f 	and.w	r3, r3, #31
 8000f34:	fa22 f303 	lsr.w	r3, r2, r3
 8000f38:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f78 <HAL_Init+0x68>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	4a0e      	ldr	r2, [pc, #56]	@ (8000f7c <HAL_Init+0x6c>)
 8000f44:	5cd3      	ldrb	r3, [r2, r3]
 8000f46:	f003 031f 	and.w	r3, r3, #31
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f50:	4a0b      	ldr	r2, [pc, #44]	@ (8000f80 <HAL_Init+0x70>)
 8000f52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f54:	4a0b      	ldr	r2, [pc, #44]	@ (8000f84 <HAL_Init+0x74>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5a:	200f      	movs	r0, #15
 8000f5c:	f000 f814 	bl	8000f88 <HAL_InitTick>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e002      	b.n	8000f70 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6a:	f7ff fd9f 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	58024400 	.word	0x58024400
 8000f7c:	080055e4 	.word	0x080055e4
 8000f80:	24000004 	.word	0x24000004
 8000f84:	24000000 	.word	0x24000000

08000f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_InitTick+0x60>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e021      	b.n	8000fe0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f9c:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <HAL_InitTick+0x64>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <HAL_InitTick+0x60>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f965 	bl	8001282 <HAL_SYSTICK_Config>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00e      	b.n	8000fe0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b0f      	cmp	r3, #15
 8000fc6:	d80a      	bhi.n	8000fde <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f000 f92f 	bl	8001232 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd4:	4a06      	ldr	r2, [pc, #24]	@ (8000ff0 <HAL_InitTick+0x68>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2400000c 	.word	0x2400000c
 8000fec:	24000000 	.word	0x24000000
 8000ff0:	24000008 	.word	0x24000008

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	@ (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	2400000c 	.word	0x2400000c
 8001018:	2400015c 	.word	0x2400015c

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	@ (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	2400015c 	.word	0x2400015c

08001034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800103c:	f7ff ffee 	bl	800101c <HAL_GetTick>
 8001040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800104c:	d005      	beq.n	800105a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <HAL_Delay+0x44>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800105a:	bf00      	nop
 800105c:	f7ff ffde 	bl	800101c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	429a      	cmp	r2, r3
 800106a:	d8f7      	bhi.n	800105c <HAL_Delay+0x28>
  {
  }
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2400000c 	.word	0x2400000c

0800107c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800108c:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <__NVIC_SetPriorityGrouping+0x40>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001098:	4013      	ands	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 80010a6:	4313      	orrs	r3, r2
 80010a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010aa:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <__NVIC_SetPriorityGrouping+0x40>)
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	60d3      	str	r3, [r2, #12]
}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00
 80010c0:	05fa0000 	.word	0x05fa0000

080010c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <__NVIC_GetPriorityGrouping+0x18>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	f003 0307 	and.w	r3, r3, #7
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	db0b      	blt.n	800110a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	f003 021f 	and.w	r2, r3, #31
 80010f8:	4907      	ldr	r1, [pc, #28]	@ (8001118 <__NVIC_EnableIRQ+0x38>)
 80010fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fe:	095b      	lsrs	r3, r3, #5
 8001100:	2001      	movs	r0, #1
 8001102:	fa00 f202 	lsl.w	r2, r0, r2
 8001106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000e100 	.word	0xe000e100

0800111c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	6039      	str	r1, [r7, #0]
 8001126:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001128:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800112c:	2b00      	cmp	r3, #0
 800112e:	db0a      	blt.n	8001146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	b2da      	uxtb	r2, r3
 8001134:	490c      	ldr	r1, [pc, #48]	@ (8001168 <__NVIC_SetPriority+0x4c>)
 8001136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800113a:	0112      	lsls	r2, r2, #4
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	440b      	add	r3, r1
 8001140:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001144:	e00a      	b.n	800115c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4908      	ldr	r1, [pc, #32]	@ (800116c <__NVIC_SetPriority+0x50>)
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	f003 030f 	and.w	r3, r3, #15
 8001152:	3b04      	subs	r3, #4
 8001154:	0112      	lsls	r2, r2, #4
 8001156:	b2d2      	uxtb	r2, r2
 8001158:	440b      	add	r3, r1
 800115a:	761a      	strb	r2, [r3, #24]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	e000e100 	.word	0xe000e100
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001170:	b480      	push	{r7}
 8001172:	b089      	sub	sp, #36	@ 0x24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f1c3 0307 	rsb	r3, r3, #7
 800118a:	2b04      	cmp	r3, #4
 800118c:	bf28      	it	cs
 800118e:	2304      	movcs	r3, #4
 8001190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3304      	adds	r3, #4
 8001196:	2b06      	cmp	r3, #6
 8001198:	d902      	bls.n	80011a0 <NVIC_EncodePriority+0x30>
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3b03      	subs	r3, #3
 800119e:	e000      	b.n	80011a2 <NVIC_EncodePriority+0x32>
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	f04f 32ff 	mov.w	r2, #4294967295
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43da      	mvns	r2, r3
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	401a      	ands	r2, r3
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b8:	f04f 31ff 	mov.w	r1, #4294967295
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	fa01 f303 	lsl.w	r3, r1, r3
 80011c2:	43d9      	mvns	r1, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c8:	4313      	orrs	r3, r2
         );
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3724      	adds	r7, #36	@ 0x24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011e8:	d301      	bcc.n	80011ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00f      	b.n	800120e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <SysTick_Config+0x40>)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3b01      	subs	r3, #1
 80011f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011f6:	210f      	movs	r1, #15
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f7ff ff8e 	bl	800111c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <SysTick_Config+0x40>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001206:	4b04      	ldr	r3, [pc, #16]	@ (8001218 <SysTick_Config+0x40>)
 8001208:	2207      	movs	r2, #7
 800120a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	e000e010 	.word	0xe000e010

0800121c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff ff29 	bl	800107c <__NVIC_SetPriorityGrouping>
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b086      	sub	sp, #24
 8001236:	af00      	add	r7, sp, #0
 8001238:	4603      	mov	r3, r0
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
 800123e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001240:	f7ff ff40 	bl	80010c4 <__NVIC_GetPriorityGrouping>
 8001244:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	68b9      	ldr	r1, [r7, #8]
 800124a:	6978      	ldr	r0, [r7, #20]
 800124c:	f7ff ff90 	bl	8001170 <NVIC_EncodePriority>
 8001250:	4602      	mov	r2, r0
 8001252:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff5f 	bl	800111c <__NVIC_SetPriority>
}
 800125e:	bf00      	nop
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	4603      	mov	r3, r0
 800126e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001270:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff33 	bl	80010e0 <__NVIC_EnableIRQ>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ffa4 	bl	80011d8 <SysTick_Config>
 8001290:	4603      	mov	r3, r0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80012a0:	f3bf 8f5f 	dmb	sy
}
 80012a4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80012a6:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <HAL_MPU_Disable+0x28>)
 80012a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012aa:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <HAL_MPU_Disable+0x28>)
 80012ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012b0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80012b2:	4b05      	ldr	r3, [pc, #20]	@ (80012c8 <HAL_MPU_Disable+0x2c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	605a      	str	r2, [r3, #4]
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000ed00 	.word	0xe000ed00
 80012c8:	e000ed90 	.word	0xe000ed90

080012cc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_MPU_Enable+0x38>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_MPU_Enable+0x3c>)
 80012e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e2:	4a09      	ldr	r2, [pc, #36]	@ (8001308 <HAL_MPU_Enable+0x3c>)
 80012e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012e8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80012ea:	f3bf 8f4f 	dsb	sy
}
 80012ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012f0:	f3bf 8f6f 	isb	sy
}
 80012f4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000ed90 	.word	0xe000ed90
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	785a      	ldrb	r2, [r3, #1]
 8001318:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <HAL_MPU_ConfigRegion+0x7c>)
 800131a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800131c:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <HAL_MPU_ConfigRegion+0x7c>)
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	4a19      	ldr	r2, [pc, #100]	@ (8001388 <HAL_MPU_ConfigRegion+0x7c>)
 8001322:	f023 0301 	bic.w	r3, r3, #1
 8001326:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001328:	4a17      	ldr	r2, [pc, #92]	@ (8001388 <HAL_MPU_ConfigRegion+0x7c>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7b1b      	ldrb	r3, [r3, #12]
 8001334:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7adb      	ldrb	r3, [r3, #11]
 800133a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800133c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	7a9b      	ldrb	r3, [r3, #10]
 8001342:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001344:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7b5b      	ldrb	r3, [r3, #13]
 800134a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800134c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7b9b      	ldrb	r3, [r3, #14]
 8001352:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001354:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	7bdb      	ldrb	r3, [r3, #15]
 800135a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800135c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	7a5b      	ldrb	r3, [r3, #9]
 8001362:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001364:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	7a1b      	ldrb	r3, [r3, #8]
 800136a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800136c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001374:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001376:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001378:	6113      	str	r3, [r2, #16]
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed90 	.word	0xe000ed90

0800138c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e237      	b.n	800180e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d004      	beq.n	80013b4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2280      	movs	r2, #128	@ 0x80
 80013ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e22c      	b.n	800180e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a5c      	ldr	r2, [pc, #368]	@ (800152c <HAL_DMA_Abort_IT+0x1a0>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d04a      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001530 <HAL_DMA_Abort_IT+0x1a4>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d045      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a59      	ldr	r2, [pc, #356]	@ (8001534 <HAL_DMA_Abort_IT+0x1a8>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d040      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a58      	ldr	r2, [pc, #352]	@ (8001538 <HAL_DMA_Abort_IT+0x1ac>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d03b      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a56      	ldr	r2, [pc, #344]	@ (800153c <HAL_DMA_Abort_IT+0x1b0>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d036      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a55      	ldr	r2, [pc, #340]	@ (8001540 <HAL_DMA_Abort_IT+0x1b4>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d031      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a53      	ldr	r2, [pc, #332]	@ (8001544 <HAL_DMA_Abort_IT+0x1b8>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d02c      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a52      	ldr	r2, [pc, #328]	@ (8001548 <HAL_DMA_Abort_IT+0x1bc>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d027      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a50      	ldr	r2, [pc, #320]	@ (800154c <HAL_DMA_Abort_IT+0x1c0>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d022      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a4f      	ldr	r2, [pc, #316]	@ (8001550 <HAL_DMA_Abort_IT+0x1c4>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d01d      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a4d      	ldr	r2, [pc, #308]	@ (8001554 <HAL_DMA_Abort_IT+0x1c8>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d018      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a4c      	ldr	r2, [pc, #304]	@ (8001558 <HAL_DMA_Abort_IT+0x1cc>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d013      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a4a      	ldr	r2, [pc, #296]	@ (800155c <HAL_DMA_Abort_IT+0x1d0>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d00e      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a49      	ldr	r2, [pc, #292]	@ (8001560 <HAL_DMA_Abort_IT+0x1d4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d009      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a47      	ldr	r2, [pc, #284]	@ (8001564 <HAL_DMA_Abort_IT+0x1d8>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d004      	beq.n	8001454 <HAL_DMA_Abort_IT+0xc8>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a46      	ldr	r2, [pc, #280]	@ (8001568 <HAL_DMA_Abort_IT+0x1dc>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d101      	bne.n	8001458 <HAL_DMA_Abort_IT+0xcc>
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <HAL_DMA_Abort_IT+0xce>
 8001458:	2300      	movs	r3, #0
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 8086 	beq.w	800156c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2204      	movs	r2, #4
 8001464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a2f      	ldr	r2, [pc, #188]	@ (800152c <HAL_DMA_Abort_IT+0x1a0>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d04a      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a2e      	ldr	r2, [pc, #184]	@ (8001530 <HAL_DMA_Abort_IT+0x1a4>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d045      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a2c      	ldr	r2, [pc, #176]	@ (8001534 <HAL_DMA_Abort_IT+0x1a8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d040      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a2b      	ldr	r2, [pc, #172]	@ (8001538 <HAL_DMA_Abort_IT+0x1ac>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d03b      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a29      	ldr	r2, [pc, #164]	@ (800153c <HAL_DMA_Abort_IT+0x1b0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d036      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a28      	ldr	r2, [pc, #160]	@ (8001540 <HAL_DMA_Abort_IT+0x1b4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d031      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a26      	ldr	r2, [pc, #152]	@ (8001544 <HAL_DMA_Abort_IT+0x1b8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d02c      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a25      	ldr	r2, [pc, #148]	@ (8001548 <HAL_DMA_Abort_IT+0x1bc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d027      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a23      	ldr	r2, [pc, #140]	@ (800154c <HAL_DMA_Abort_IT+0x1c0>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d022      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a22      	ldr	r2, [pc, #136]	@ (8001550 <HAL_DMA_Abort_IT+0x1c4>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d01d      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a20      	ldr	r2, [pc, #128]	@ (8001554 <HAL_DMA_Abort_IT+0x1c8>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d018      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a1f      	ldr	r2, [pc, #124]	@ (8001558 <HAL_DMA_Abort_IT+0x1cc>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d013      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a1d      	ldr	r2, [pc, #116]	@ (800155c <HAL_DMA_Abort_IT+0x1d0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d00e      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001560 <HAL_DMA_Abort_IT+0x1d4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d009      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001564 <HAL_DMA_Abort_IT+0x1d8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d004      	beq.n	8001508 <HAL_DMA_Abort_IT+0x17c>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <HAL_DMA_Abort_IT+0x1dc>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d108      	bne.n	800151a <HAL_DMA_Abort_IT+0x18e>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0201 	bic.w	r2, r2, #1
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	e178      	b.n	800180c <HAL_DMA_Abort_IT+0x480>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f022 0201 	bic.w	r2, r2, #1
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	e16f      	b.n	800180c <HAL_DMA_Abort_IT+0x480>
 800152c:	40020010 	.word	0x40020010
 8001530:	40020028 	.word	0x40020028
 8001534:	40020040 	.word	0x40020040
 8001538:	40020058 	.word	0x40020058
 800153c:	40020070 	.word	0x40020070
 8001540:	40020088 	.word	0x40020088
 8001544:	400200a0 	.word	0x400200a0
 8001548:	400200b8 	.word	0x400200b8
 800154c:	40020410 	.word	0x40020410
 8001550:	40020428 	.word	0x40020428
 8001554:	40020440 	.word	0x40020440
 8001558:	40020458 	.word	0x40020458
 800155c:	40020470 	.word	0x40020470
 8001560:	40020488 	.word	0x40020488
 8001564:	400204a0 	.word	0x400204a0
 8001568:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 020e 	bic.w	r2, r2, #14
 800157a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a6c      	ldr	r2, [pc, #432]	@ (8001734 <HAL_DMA_Abort_IT+0x3a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d04a      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a6b      	ldr	r2, [pc, #428]	@ (8001738 <HAL_DMA_Abort_IT+0x3ac>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d045      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a69      	ldr	r2, [pc, #420]	@ (800173c <HAL_DMA_Abort_IT+0x3b0>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d040      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a68      	ldr	r2, [pc, #416]	@ (8001740 <HAL_DMA_Abort_IT+0x3b4>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d03b      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a66      	ldr	r2, [pc, #408]	@ (8001744 <HAL_DMA_Abort_IT+0x3b8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d036      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a65      	ldr	r2, [pc, #404]	@ (8001748 <HAL_DMA_Abort_IT+0x3bc>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d031      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a63      	ldr	r2, [pc, #396]	@ (800174c <HAL_DMA_Abort_IT+0x3c0>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d02c      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a62      	ldr	r2, [pc, #392]	@ (8001750 <HAL_DMA_Abort_IT+0x3c4>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d027      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a60      	ldr	r2, [pc, #384]	@ (8001754 <HAL_DMA_Abort_IT+0x3c8>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d022      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a5f      	ldr	r2, [pc, #380]	@ (8001758 <HAL_DMA_Abort_IT+0x3cc>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d01d      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a5d      	ldr	r2, [pc, #372]	@ (800175c <HAL_DMA_Abort_IT+0x3d0>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d018      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a5c      	ldr	r2, [pc, #368]	@ (8001760 <HAL_DMA_Abort_IT+0x3d4>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d013      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a5a      	ldr	r2, [pc, #360]	@ (8001764 <HAL_DMA_Abort_IT+0x3d8>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d00e      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a59      	ldr	r2, [pc, #356]	@ (8001768 <HAL_DMA_Abort_IT+0x3dc>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d009      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a57      	ldr	r2, [pc, #348]	@ (800176c <HAL_DMA_Abort_IT+0x3e0>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d004      	beq.n	800161c <HAL_DMA_Abort_IT+0x290>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a56      	ldr	r2, [pc, #344]	@ (8001770 <HAL_DMA_Abort_IT+0x3e4>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d108      	bne.n	800162e <HAL_DMA_Abort_IT+0x2a2>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f022 0201 	bic.w	r2, r2, #1
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e007      	b.n	800163e <HAL_DMA_Abort_IT+0x2b2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0201 	bic.w	r2, r2, #1
 800163c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a3c      	ldr	r2, [pc, #240]	@ (8001734 <HAL_DMA_Abort_IT+0x3a8>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d072      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a3a      	ldr	r2, [pc, #232]	@ (8001738 <HAL_DMA_Abort_IT+0x3ac>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d06d      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a39      	ldr	r2, [pc, #228]	@ (800173c <HAL_DMA_Abort_IT+0x3b0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d068      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a37      	ldr	r2, [pc, #220]	@ (8001740 <HAL_DMA_Abort_IT+0x3b4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d063      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a36      	ldr	r2, [pc, #216]	@ (8001744 <HAL_DMA_Abort_IT+0x3b8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d05e      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a34      	ldr	r2, [pc, #208]	@ (8001748 <HAL_DMA_Abort_IT+0x3bc>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d059      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a33      	ldr	r2, [pc, #204]	@ (800174c <HAL_DMA_Abort_IT+0x3c0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d054      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a31      	ldr	r2, [pc, #196]	@ (8001750 <HAL_DMA_Abort_IT+0x3c4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d04f      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a30      	ldr	r2, [pc, #192]	@ (8001754 <HAL_DMA_Abort_IT+0x3c8>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d04a      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a2e      	ldr	r2, [pc, #184]	@ (8001758 <HAL_DMA_Abort_IT+0x3cc>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d045      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a2d      	ldr	r2, [pc, #180]	@ (800175c <HAL_DMA_Abort_IT+0x3d0>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d040      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001760 <HAL_DMA_Abort_IT+0x3d4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d03b      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001764 <HAL_DMA_Abort_IT+0x3d8>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d036      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a28      	ldr	r2, [pc, #160]	@ (8001768 <HAL_DMA_Abort_IT+0x3dc>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d031      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a27      	ldr	r2, [pc, #156]	@ (800176c <HAL_DMA_Abort_IT+0x3e0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d02c      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a25      	ldr	r2, [pc, #148]	@ (8001770 <HAL_DMA_Abort_IT+0x3e4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d027      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a24      	ldr	r2, [pc, #144]	@ (8001774 <HAL_DMA_Abort_IT+0x3e8>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d022      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a22      	ldr	r2, [pc, #136]	@ (8001778 <HAL_DMA_Abort_IT+0x3ec>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d01d      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a21      	ldr	r2, [pc, #132]	@ (800177c <HAL_DMA_Abort_IT+0x3f0>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d018      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a1f      	ldr	r2, [pc, #124]	@ (8001780 <HAL_DMA_Abort_IT+0x3f4>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d013      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a1e      	ldr	r2, [pc, #120]	@ (8001784 <HAL_DMA_Abort_IT+0x3f8>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d00e      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a1c      	ldr	r2, [pc, #112]	@ (8001788 <HAL_DMA_Abort_IT+0x3fc>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d009      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a1b      	ldr	r2, [pc, #108]	@ (800178c <HAL_DMA_Abort_IT+0x400>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d004      	beq.n	800172e <HAL_DMA_Abort_IT+0x3a2>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a19      	ldr	r2, [pc, #100]	@ (8001790 <HAL_DMA_Abort_IT+0x404>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d132      	bne.n	8001794 <HAL_DMA_Abort_IT+0x408>
 800172e:	2301      	movs	r3, #1
 8001730:	e031      	b.n	8001796 <HAL_DMA_Abort_IT+0x40a>
 8001732:	bf00      	nop
 8001734:	40020010 	.word	0x40020010
 8001738:	40020028 	.word	0x40020028
 800173c:	40020040 	.word	0x40020040
 8001740:	40020058 	.word	0x40020058
 8001744:	40020070 	.word	0x40020070
 8001748:	40020088 	.word	0x40020088
 800174c:	400200a0 	.word	0x400200a0
 8001750:	400200b8 	.word	0x400200b8
 8001754:	40020410 	.word	0x40020410
 8001758:	40020428 	.word	0x40020428
 800175c:	40020440 	.word	0x40020440
 8001760:	40020458 	.word	0x40020458
 8001764:	40020470 	.word	0x40020470
 8001768:	40020488 	.word	0x40020488
 800176c:	400204a0 	.word	0x400204a0
 8001770:	400204b8 	.word	0x400204b8
 8001774:	58025408 	.word	0x58025408
 8001778:	5802541c 	.word	0x5802541c
 800177c:	58025430 	.word	0x58025430
 8001780:	58025444 	.word	0x58025444
 8001784:	58025458 	.word	0x58025458
 8001788:	5802546c 	.word	0x5802546c
 800178c:	58025480 	.word	0x58025480
 8001790:	58025494 	.word	0x58025494
 8001794:	2300      	movs	r3, #0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d028      	beq.n	80017ec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017a8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b4:	f003 031f 	and.w	r3, r3, #31
 80017b8:	2201      	movs	r2, #1
 80017ba:	409a      	lsls	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80017c8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00c      	beq.n	80017ec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80017dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017e0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80017ea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop

08001818 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001818:	b480      	push	{r7}
 800181a:	b089      	sub	sp, #36	@ 0x24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001826:	4b86      	ldr	r3, [pc, #536]	@ (8001a40 <HAL_GPIO_Init+0x228>)
 8001828:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800182a:	e18c      	b.n	8001b46 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	2101      	movs	r1, #1
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 817e 	beq.w	8001b40 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	2b01      	cmp	r3, #1
 800184e:	d005      	beq.n	800185c <HAL_GPIO_Init+0x44>
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 0303 	and.w	r3, r3, #3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d130      	bne.n	80018be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	2203      	movs	r2, #3
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68da      	ldr	r2, [r3, #12]
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001892:	2201      	movs	r2, #1
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4013      	ands	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	091b      	lsrs	r3, r3, #4
 80018a8:	f003 0201 	and.w	r2, r3, #1
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d017      	beq.n	80018fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	2203      	movs	r2, #3
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	4013      	ands	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d123      	bne.n	800194e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	08da      	lsrs	r2, r3, #3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3208      	adds	r2, #8
 800190e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001912:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	220f      	movs	r2, #15
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43db      	mvns	r3, r3
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	4013      	ands	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	691a      	ldr	r2, [r3, #16]
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	f003 0307 	and.w	r3, r3, #7
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	08da      	lsrs	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3208      	adds	r2, #8
 8001948:	69b9      	ldr	r1, [r7, #24]
 800194a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	2203      	movs	r2, #3
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43db      	mvns	r3, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4013      	ands	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 0203 	and.w	r2, r3, #3
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4313      	orrs	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 80d8 	beq.w	8001b40 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001990:	4b2c      	ldr	r3, [pc, #176]	@ (8001a44 <HAL_GPIO_Init+0x22c>)
 8001992:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001996:	4a2b      	ldr	r2, [pc, #172]	@ (8001a44 <HAL_GPIO_Init+0x22c>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019a0:	4b28      	ldr	r3, [pc, #160]	@ (8001a44 <HAL_GPIO_Init+0x22c>)
 80019a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_GPIO_Init+0x230>)
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	220f      	movs	r2, #15
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4013      	ands	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a4c <HAL_GPIO_Init+0x234>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d04a      	beq.n	8001a70 <HAL_GPIO_Init+0x258>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001a50 <HAL_GPIO_Init+0x238>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d02b      	beq.n	8001a3a <HAL_GPIO_Init+0x222>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a54 <HAL_GPIO_Init+0x23c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d025      	beq.n	8001a36 <HAL_GPIO_Init+0x21e>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001a58 <HAL_GPIO_Init+0x240>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d01f      	beq.n	8001a32 <HAL_GPIO_Init+0x21a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a19      	ldr	r2, [pc, #100]	@ (8001a5c <HAL_GPIO_Init+0x244>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d019      	beq.n	8001a2e <HAL_GPIO_Init+0x216>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a18      	ldr	r2, [pc, #96]	@ (8001a60 <HAL_GPIO_Init+0x248>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d013      	beq.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a17      	ldr	r2, [pc, #92]	@ (8001a64 <HAL_GPIO_Init+0x24c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d00d      	beq.n	8001a26 <HAL_GPIO_Init+0x20e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a16      	ldr	r2, [pc, #88]	@ (8001a68 <HAL_GPIO_Init+0x250>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d007      	beq.n	8001a22 <HAL_GPIO_Init+0x20a>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a15      	ldr	r2, [pc, #84]	@ (8001a6c <HAL_GPIO_Init+0x254>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d101      	bne.n	8001a1e <HAL_GPIO_Init+0x206>
 8001a1a:	2309      	movs	r3, #9
 8001a1c:	e029      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a1e:	230a      	movs	r3, #10
 8001a20:	e027      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a22:	2307      	movs	r3, #7
 8001a24:	e025      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a26:	2306      	movs	r3, #6
 8001a28:	e023      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a2a:	2305      	movs	r3, #5
 8001a2c:	e021      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a2e:	2304      	movs	r3, #4
 8001a30:	e01f      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a32:	2303      	movs	r3, #3
 8001a34:	e01d      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e01b      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e019      	b.n	8001a72 <HAL_GPIO_Init+0x25a>
 8001a3e:	bf00      	nop
 8001a40:	58000080 	.word	0x58000080
 8001a44:	58024400 	.word	0x58024400
 8001a48:	58000400 	.word	0x58000400
 8001a4c:	58020000 	.word	0x58020000
 8001a50:	58020400 	.word	0x58020400
 8001a54:	58020800 	.word	0x58020800
 8001a58:	58020c00 	.word	0x58020c00
 8001a5c:	58021000 	.word	0x58021000
 8001a60:	58021400 	.word	0x58021400
 8001a64:	58021800 	.word	0x58021800
 8001a68:	58021c00 	.word	0x58021c00
 8001a6c:	58022400 	.word	0x58022400
 8001a70:	2300      	movs	r3, #0
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	f002 0203 	and.w	r2, r2, #3
 8001a78:	0092      	lsls	r2, r2, #2
 8001a7a:	4093      	lsls	r3, r2
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a82:	4938      	ldr	r1, [pc, #224]	@ (8001b64 <HAL_GPIO_Init+0x34c>)
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	089b      	lsrs	r3, r3, #2
 8001a88:	3302      	adds	r3, #2
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001ab6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001abe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4013      	ands	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ae4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4013      	ands	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	3301      	adds	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f47f ae6b 	bne.w	800182c <HAL_GPIO_Init+0x14>
  }
}
 8001b56:	bf00      	nop
 8001b58:	bf00      	nop
 8001b5a:	3724      	adds	r7, #36	@ 0x24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	58000400 	.word	0x58000400

08001b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
 8001b74:	4613      	mov	r3, r2
 8001b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b78:	787b      	ldrb	r3, [r7, #1]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b7e:	887a      	ldrh	r2, [r7, #2]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b84:	e003      	b.n	8001b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b86:	887b      	ldrh	r3, [r7, #2]
 8001b88:	041a      	lsls	r2, r3, #16
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	619a      	str	r2, [r3, #24]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
	...

08001b9c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001ba4:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_PWREx_ConfigSupply+0x70>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d00a      	beq.n	8001bc6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001bb0:	4b16      	ldr	r3, [pc, #88]	@ (8001c0c <HAL_PWREx_ConfigSupply+0x70>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d001      	beq.n	8001bc2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e01f      	b.n	8001c02 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	e01d      	b.n	8001c02 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001bc6:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <HAL_PWREx_ConfigSupply+0x70>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	f023 0207 	bic.w	r2, r3, #7
 8001bce:	490f      	ldr	r1, [pc, #60]	@ (8001c0c <HAL_PWREx_ConfigSupply+0x70>)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001bd6:	f7ff fa21 	bl	800101c <HAL_GetTick>
 8001bda:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001bdc:	e009      	b.n	8001bf2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001bde:	f7ff fa1d 	bl	800101c <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bec:	d901      	bls.n	8001bf2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e007      	b.n	8001c02 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <HAL_PWREx_ConfigSupply+0x70>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bfe:	d1ee      	bne.n	8001bde <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	58024800 	.word	0x58024800

08001c10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08c      	sub	sp, #48	@ 0x30
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e3c8      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8087 	beq.w	8001d3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c30:	4b88      	ldr	r3, [pc, #544]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c3a:	4b86      	ldr	r3, [pc, #536]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d007      	beq.n	8001c56 <HAL_RCC_OscConfig+0x46>
 8001c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c48:	2b18      	cmp	r3, #24
 8001c4a:	d110      	bne.n	8001c6e <HAL_RCC_OscConfig+0x5e>
 8001c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d10b      	bne.n	8001c6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c56:	4b7f      	ldr	r3, [pc, #508]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d06c      	beq.n	8001d3c <HAL_RCC_OscConfig+0x12c>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d168      	bne.n	8001d3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e3a2      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c76:	d106      	bne.n	8001c86 <HAL_RCC_OscConfig+0x76>
 8001c78:	4b76      	ldr	r3, [pc, #472]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a75      	ldr	r2, [pc, #468]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e02e      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x98>
 8001c8e:	4b71      	ldr	r3, [pc, #452]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a70      	ldr	r2, [pc, #448]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a6d      	ldr	r2, [pc, #436]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001ca0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e01d      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cb0:	d10c      	bne.n	8001ccc <HAL_RCC_OscConfig+0xbc>
 8001cb2:	4b68      	ldr	r3, [pc, #416]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a67      	ldr	r2, [pc, #412]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	4b65      	ldr	r3, [pc, #404]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a64      	ldr	r2, [pc, #400]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	e00b      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001ccc:	4b61      	ldr	r3, [pc, #388]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a60      	ldr	r2, [pc, #384]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	4b5e      	ldr	r3, [pc, #376]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a5d      	ldr	r2, [pc, #372]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d013      	beq.n	8001d14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff f996 	bl	800101c <HAL_GetTick>
 8001cf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf4:	f7ff f992 	bl	800101c <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	@ 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e356      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d06:	4b53      	ldr	r3, [pc, #332]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCC_OscConfig+0xe4>
 8001d12:	e014      	b.n	8001d3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff f982 	bl	800101c <HAL_GetTick>
 8001d18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff f97e 	bl	800101c <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e342      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d2e:	4b49      	ldr	r3, [pc, #292]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x10c>
 8001d3a:	e000      	b.n	8001d3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 808c 	beq.w	8001e64 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d4c:	4b41      	ldr	r3, [pc, #260]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d54:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d56:	4b3f      	ldr	r3, [pc, #252]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001d5c:	6a3b      	ldr	r3, [r7, #32]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d007      	beq.n	8001d72 <HAL_RCC_OscConfig+0x162>
 8001d62:	6a3b      	ldr	r3, [r7, #32]
 8001d64:	2b18      	cmp	r3, #24
 8001d66:	d137      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x1c8>
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d132      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d72:	4b38      	ldr	r3, [pc, #224]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <HAL_RCC_OscConfig+0x17a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e314      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001d8a:	4b32      	ldr	r3, [pc, #200]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f023 0219 	bic.w	r2, r3, #25
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	492f      	ldr	r1, [pc, #188]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9c:	f7ff f93e 	bl	800101c <HAL_GetTick>
 8001da0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001da4:	f7ff f93a 	bl	800101c <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e2fe      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001db6:	4b27      	ldr	r3, [pc, #156]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc2:	4b24      	ldr	r3, [pc, #144]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	061b      	lsls	r3, r3, #24
 8001dd0:	4920      	ldr	r1, [pc, #128]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dd6:	e045      	b.n	8001e64 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d026      	beq.n	8001e2e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001de0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 0219 	bic.w	r2, r3, #25
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	4919      	ldr	r1, [pc, #100]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7ff f913 	bl	800101c <HAL_GetTick>
 8001df6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dfa:	f7ff f90f 	bl	800101c <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e2d3      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e18:	4b0e      	ldr	r3, [pc, #56]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	061b      	lsls	r3, r3, #24
 8001e26:	490b      	ldr	r1, [pc, #44]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	604b      	str	r3, [r1, #4]
 8001e2c:	e01a      	b.n	8001e64 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2e:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a08      	ldr	r2, [pc, #32]	@ (8001e54 <HAL_RCC_OscConfig+0x244>)
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7ff f8ef 	bl	800101c <HAL_GetTick>
 8001e3e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e40:	e00a      	b.n	8001e58 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e42:	f7ff f8eb 	bl	800101c <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d903      	bls.n	8001e58 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e2af      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
 8001e54:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e58:	4b96      	ldr	r3, [pc, #600]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1ee      	bne.n	8001e42 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0310 	and.w	r3, r3, #16
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d06a      	beq.n	8001f46 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e70:	4b90      	ldr	r3, [pc, #576]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e78:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e7a:	4b8e      	ldr	r3, [pc, #568]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	2b08      	cmp	r3, #8
 8001e84:	d007      	beq.n	8001e96 <HAL_RCC_OscConfig+0x286>
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	2b18      	cmp	r3, #24
 8001e8a:	d11b      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x2b4>
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d116      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e96:	4b87      	ldr	r3, [pc, #540]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x29e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	2b80      	cmp	r3, #128	@ 0x80
 8001ea8:	d001      	beq.n	8001eae <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e282      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001eae:	4b81      	ldr	r3, [pc, #516]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	061b      	lsls	r3, r3, #24
 8001ebc:	497d      	ldr	r1, [pc, #500]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ec2:	e040      	b.n	8001f46 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d023      	beq.n	8001f14 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ecc:	4b79      	ldr	r3, [pc, #484]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a78      	ldr	r2, [pc, #480]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ed6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff f8a0 	bl	800101c <HAL_GetTick>
 8001edc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ee0:	f7ff f89c 	bl	800101c <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e260      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ef2:	4b70      	ldr	r3, [pc, #448]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001efe:	4b6d      	ldr	r3, [pc, #436]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	061b      	lsls	r3, r3, #24
 8001f0c:	4969      	ldr	r1, [pc, #420]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	60cb      	str	r3, [r1, #12]
 8001f12:	e018      	b.n	8001f46 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001f14:	4b67      	ldr	r3, [pc, #412]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a66      	ldr	r2, [pc, #408]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f20:	f7ff f87c 	bl	800101c <HAL_GetTick>
 8001f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001f28:	f7ff f878 	bl	800101c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e23c      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f3a:	4b5e      	ldr	r3, [pc, #376]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d036      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d019      	beq.n	8001f8e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f5a:	4b56      	ldr	r3, [pc, #344]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f5e:	4a55      	ldr	r2, [pc, #340]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f66:	f7ff f859 	bl	800101c <HAL_GetTick>
 8001f6a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f6e:	f7ff f855 	bl	800101c <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e219      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f80:	4b4c      	ldr	r3, [pc, #304]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x35e>
 8001f8c:	e018      	b.n	8001fc0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f8e:	4b49      	ldr	r3, [pc, #292]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f92:	4a48      	ldr	r2, [pc, #288]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001f94:	f023 0301 	bic.w	r3, r3, #1
 8001f98:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9a:	f7ff f83f 	bl	800101c <HAL_GetTick>
 8001f9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa2:	f7ff f83b 	bl	800101c <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e1ff      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fb4:	4b3f      	ldr	r3, [pc, #252]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1f0      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d036      	beq.n	800203a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d019      	beq.n	8002008 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001fd4:	4b37      	ldr	r3, [pc, #220]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a36      	ldr	r2, [pc, #216]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001fda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fde:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fe0:	f7ff f81c 	bl	800101c <HAL_GetTick>
 8001fe4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fe8:	f7ff f818 	bl	800101c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1dc      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ffa:	4b2e      	ldr	r3, [pc, #184]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f0      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x3d8>
 8002006:	e018      	b.n	800203a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002008:	4b2a      	ldr	r3, [pc, #168]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a29      	ldr	r2, [pc, #164]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 800200e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002012:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002014:	f7ff f802 	bl	800101c <HAL_GetTick>
 8002018:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800201c:	f7fe fffe 	bl	800101c <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e1c2      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800202e:	4b21      	ldr	r3, [pc, #132]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1f0      	bne.n	800201c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0304 	and.w	r3, r3, #4
 8002042:	2b00      	cmp	r3, #0
 8002044:	f000 8086 	beq.w	8002154 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002048:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <HAL_RCC_OscConfig+0x4a8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a1a      	ldr	r2, [pc, #104]	@ (80020b8 <HAL_RCC_OscConfig+0x4a8>)
 800204e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002052:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002054:	f7fe ffe2 	bl	800101c <HAL_GetTick>
 8002058:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205c:	f7fe ffde 	bl	800101c <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b64      	cmp	r3, #100	@ 0x64
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e1a2      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800206e:	4b12      	ldr	r3, [pc, #72]	@ (80020b8 <HAL_RCC_OscConfig+0x4a8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d0f0      	beq.n	800205c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d106      	bne.n	8002090 <HAL_RCC_OscConfig+0x480>
 8002082:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002086:	4a0b      	ldr	r2, [pc, #44]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6713      	str	r3, [r2, #112]	@ 0x70
 800208e:	e032      	b.n	80020f6 <HAL_RCC_OscConfig+0x4e6>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d111      	bne.n	80020bc <HAL_RCC_OscConfig+0x4ac>
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 800209a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209c:	4a05      	ldr	r2, [pc, #20]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 800209e:	f023 0301 	bic.w	r3, r3, #1
 80020a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a4:	4b03      	ldr	r3, [pc, #12]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 80020a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a8:	4a02      	ldr	r2, [pc, #8]	@ (80020b4 <HAL_RCC_OscConfig+0x4a4>)
 80020aa:	f023 0304 	bic.w	r3, r3, #4
 80020ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b0:	e021      	b.n	80020f6 <HAL_RCC_OscConfig+0x4e6>
 80020b2:	bf00      	nop
 80020b4:	58024400 	.word	0x58024400
 80020b8:	58024800 	.word	0x58024800
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	2b05      	cmp	r3, #5
 80020c2:	d10c      	bne.n	80020de <HAL_RCC_OscConfig+0x4ce>
 80020c4:	4b83      	ldr	r3, [pc, #524]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c8:	4a82      	ldr	r2, [pc, #520]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020ca:	f043 0304 	orr.w	r3, r3, #4
 80020ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80020d0:	4b80      	ldr	r3, [pc, #512]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d4:	4a7f      	ldr	r2, [pc, #508]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6713      	str	r3, [r2, #112]	@ 0x70
 80020dc:	e00b      	b.n	80020f6 <HAL_RCC_OscConfig+0x4e6>
 80020de:	4b7d      	ldr	r3, [pc, #500]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e2:	4a7c      	ldr	r2, [pc, #496]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020e4:	f023 0301 	bic.w	r3, r3, #1
 80020e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ea:	4b7a      	ldr	r3, [pc, #488]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ee:	4a79      	ldr	r2, [pc, #484]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80020f0:	f023 0304 	bic.w	r3, r3, #4
 80020f4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d015      	beq.n	800212a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fe:	f7fe ff8d 	bl	800101c <HAL_GetTick>
 8002102:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002104:	e00a      	b.n	800211c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f7fe ff89 	bl	800101c <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002114:	4293      	cmp	r3, r2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e14b      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800211c:	4b6d      	ldr	r3, [pc, #436]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800211e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0ee      	beq.n	8002106 <HAL_RCC_OscConfig+0x4f6>
 8002128:	e014      	b.n	8002154 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212a:	f7fe ff77 	bl	800101c <HAL_GetTick>
 800212e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002130:	e00a      	b.n	8002148 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002132:	f7fe ff73 	bl	800101c <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002140:	4293      	cmp	r3, r2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e135      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002148:	4b62      	ldr	r3, [pc, #392]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800214a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1ee      	bne.n	8002132 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 812a 	beq.w	80023b2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800215e:	4b5d      	ldr	r3, [pc, #372]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002166:	2b18      	cmp	r3, #24
 8002168:	f000 80ba 	beq.w	80022e0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002170:	2b02      	cmp	r3, #2
 8002172:	f040 8095 	bne.w	80022a0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002176:	4b57      	ldr	r3, [pc, #348]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a56      	ldr	r2, [pc, #344]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800217c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002180:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002182:	f7fe ff4b 	bl	800101c <HAL_GetTick>
 8002186:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218a:	f7fe ff47 	bl	800101c <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e10b      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800219c:	4b4d      	ldr	r3, [pc, #308]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f0      	bne.n	800218a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021a8:	4b4a      	ldr	r3, [pc, #296]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80021aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021ac:	4b4a      	ldr	r3, [pc, #296]	@ (80022d8 <HAL_RCC_OscConfig+0x6c8>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	430a      	orrs	r2, r1
 80021bc:	4945      	ldr	r1, [pc, #276]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	628b      	str	r3, [r1, #40]	@ 0x28
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	3b01      	subs	r3, #1
 80021c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d0:	3b01      	subs	r3, #1
 80021d2:	025b      	lsls	r3, r3, #9
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021dc:	3b01      	subs	r3, #1
 80021de:	041b      	lsls	r3, r3, #16
 80021e0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ea:	3b01      	subs	r3, #1
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80021f2:	4938      	ldr	r1, [pc, #224]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80021f8:	4b36      	ldr	r3, [pc, #216]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	4a35      	ldr	r2, [pc, #212]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80021fe:	f023 0301 	bic.w	r3, r3, #1
 8002202:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002204:	4b33      	ldr	r3, [pc, #204]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002206:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002208:	4b34      	ldr	r3, [pc, #208]	@ (80022dc <HAL_RCC_OscConfig+0x6cc>)
 800220a:	4013      	ands	r3, r2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002210:	00d2      	lsls	r2, r2, #3
 8002212:	4930      	ldr	r1, [pc, #192]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002214:	4313      	orrs	r3, r2
 8002216:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002218:	4b2e      	ldr	r3, [pc, #184]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800221a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221c:	f023 020c 	bic.w	r2, r3, #12
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	492b      	ldr	r1, [pc, #172]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002226:	4313      	orrs	r3, r2
 8002228:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800222a:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	f023 0202 	bic.w	r2, r3, #2
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	4927      	ldr	r1, [pc, #156]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002238:	4313      	orrs	r3, r2
 800223a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800223c:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800223e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002240:	4a24      	ldr	r2, [pc, #144]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002246:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002248:	4b22      	ldr	r3, [pc, #136]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800224a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800224c:	4a21      	ldr	r2, [pc, #132]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800224e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002254:	4b1f      	ldr	r3, [pc, #124]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002258:	4a1e      	ldr	r2, [pc, #120]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800225a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800225e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002260:	4b1c      	ldr	r3, [pc, #112]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	4a1b      	ldr	r2, [pc, #108]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800226c:	4b19      	ldr	r3, [pc, #100]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a18      	ldr	r2, [pc, #96]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002272:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002278:	f7fe fed0 	bl	800101c <HAL_GetTick>
 800227c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002280:	f7fe fecc 	bl	800101c <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e090      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x670>
 800229e:	e088      	b.n	80023b2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a0:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0b      	ldr	r2, [pc, #44]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80022a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ac:	f7fe feb6 	bl	800101c <HAL_GetTick>
 80022b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b4:	f7fe feb2 	bl	800101c <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e076      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022c6:	4b03      	ldr	r3, [pc, #12]	@ (80022d4 <HAL_RCC_OscConfig+0x6c4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x6a4>
 80022d2:	e06e      	b.n	80023b2 <HAL_RCC_OscConfig+0x7a2>
 80022d4:	58024400 	.word	0x58024400
 80022d8:	fffffc0c 	.word	0xfffffc0c
 80022dc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80022e0:	4b36      	ldr	r3, [pc, #216]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80022e6:	4b35      	ldr	r3, [pc, #212]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d031      	beq.n	8002358 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	f003 0203 	and.w	r2, r3, #3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fe:	429a      	cmp	r2, r3
 8002300:	d12a      	bne.n	8002358 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	091b      	lsrs	r3, r3, #4
 8002306:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	429a      	cmp	r2, r3
 8002310:	d122      	bne.n	8002358 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800231e:	429a      	cmp	r2, r3
 8002320:	d11a      	bne.n	8002358 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	0a5b      	lsrs	r3, r3, #9
 8002326:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d111      	bne.n	8002358 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	0c1b      	lsrs	r3, r3, #16
 8002338:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002340:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002342:	429a      	cmp	r2, r3
 8002344:	d108      	bne.n	8002358 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	0e1b      	lsrs	r3, r3, #24
 800234a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002352:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002354:	429a      	cmp	r2, r3
 8002356:	d001      	beq.n	800235c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e02b      	b.n	80023b4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800235c:	4b17      	ldr	r3, [pc, #92]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 800235e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002360:	08db      	lsrs	r3, r3, #3
 8002362:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002366:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	429a      	cmp	r2, r3
 8002370:	d01f      	beq.n	80023b2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002372:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 8002374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002376:	4a11      	ldr	r2, [pc, #68]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 8002378:	f023 0301 	bic.w	r3, r3, #1
 800237c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800237e:	f7fe fe4d 	bl	800101c <HAL_GetTick>
 8002382:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002384:	bf00      	nop
 8002386:	f7fe fe49 	bl	800101c <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238e:	4293      	cmp	r3, r2
 8002390:	d0f9      	beq.n	8002386 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002392:	4b0a      	ldr	r3, [pc, #40]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 8002394:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <HAL_RCC_OscConfig+0x7b0>)
 8002398:	4013      	ands	r3, r2
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800239e:	00d2      	lsls	r2, r2, #3
 80023a0:	4906      	ldr	r1, [pc, #24]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80023a6:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 80023a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023aa:	4a04      	ldr	r2, [pc, #16]	@ (80023bc <HAL_RCC_OscConfig+0x7ac>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3730      	adds	r7, #48	@ 0x30
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	58024400 	.word	0x58024400
 80023c0:	ffff0007 	.word	0xffff0007

080023c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e19c      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d8:	4b8a      	ldr	r3, [pc, #552]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 030f 	and.w	r3, r3, #15
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d910      	bls.n	8002408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b87      	ldr	r3, [pc, #540]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 020f 	bic.w	r2, r3, #15
 80023ee:	4985      	ldr	r1, [pc, #532]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b83      	ldr	r3, [pc, #524]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e184      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d010      	beq.n	8002436 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	691a      	ldr	r2, [r3, #16]
 8002418:	4b7b      	ldr	r3, [pc, #492]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002420:	429a      	cmp	r2, r3
 8002422:	d908      	bls.n	8002436 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002424:	4b78      	ldr	r3, [pc, #480]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	4975      	ldr	r1, [pc, #468]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002432:	4313      	orrs	r3, r2
 8002434:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d010      	beq.n	8002464 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	4b70      	ldr	r3, [pc, #448]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800244e:	429a      	cmp	r2, r3
 8002450:	d908      	bls.n	8002464 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002452:	4b6d      	ldr	r3, [pc, #436]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	496a      	ldr	r1, [pc, #424]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002460:	4313      	orrs	r3, r2
 8002462:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0310 	and.w	r3, r3, #16
 800246c:	2b00      	cmp	r3, #0
 800246e:	d010      	beq.n	8002492 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699a      	ldr	r2, [r3, #24]
 8002474:	4b64      	ldr	r3, [pc, #400]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800247c:	429a      	cmp	r2, r3
 800247e:	d908      	bls.n	8002492 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002480:	4b61      	ldr	r3, [pc, #388]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	495e      	ldr	r1, [pc, #376]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 800248e:	4313      	orrs	r3, r2
 8002490:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0320 	and.w	r3, r3, #32
 800249a:	2b00      	cmp	r3, #0
 800249c:	d010      	beq.n	80024c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69da      	ldr	r2, [r3, #28]
 80024a2:	4b59      	ldr	r3, [pc, #356]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d908      	bls.n	80024c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80024ae:	4b56      	ldr	r3, [pc, #344]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	4953      	ldr	r1, [pc, #332]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d010      	beq.n	80024ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	f003 030f 	and.w	r3, r3, #15
 80024d8:	429a      	cmp	r2, r3
 80024da:	d908      	bls.n	80024ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	f023 020f 	bic.w	r2, r3, #15
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	4947      	ldr	r1, [pc, #284]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d055      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80024fa:	4b43      	ldr	r3, [pc, #268]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	4940      	ldr	r1, [pc, #256]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002508:	4313      	orrs	r3, r2
 800250a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d107      	bne.n	8002524 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002514:	4b3c      	ldr	r3, [pc, #240]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d121      	bne.n	8002564 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0f6      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d107      	bne.n	800253c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800252c:	4b36      	ldr	r3, [pc, #216]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d115      	bne.n	8002564 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0ea      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d107      	bne.n	8002554 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002544:	4b30      	ldr	r3, [pc, #192]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254c:	2b00      	cmp	r3, #0
 800254e:	d109      	bne.n	8002564 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0de      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002554:	4b2c      	ldr	r3, [pc, #176]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e0d6      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002564:	4b28      	ldr	r3, [pc, #160]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	f023 0207 	bic.w	r2, r3, #7
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4925      	ldr	r1, [pc, #148]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002572:	4313      	orrs	r3, r2
 8002574:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002576:	f7fe fd51 	bl	800101c <HAL_GetTick>
 800257a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257c:	e00a      	b.n	8002594 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800257e:	f7fe fd4d 	bl	800101c <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800258c:	4293      	cmp	r3, r2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e0be      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002594:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d1eb      	bne.n	800257e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d010      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	4b14      	ldr	r3, [pc, #80]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	429a      	cmp	r2, r3
 80025c0:	d208      	bcs.n	80025d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c2:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f023 020f 	bic.w	r2, r3, #15
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	490e      	ldr	r1, [pc, #56]	@ (8002608 <HAL_RCC_ClockConfig+0x244>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d214      	bcs.n	800260c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 020f 	bic.w	r2, r3, #15
 80025ea:	4906      	ldr	r1, [pc, #24]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <HAL_RCC_ClockConfig+0x240>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d005      	beq.n	800260c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e086      	b.n	8002712 <HAL_RCC_ClockConfig+0x34e>
 8002604:	52002000 	.word	0x52002000
 8002608:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d010      	beq.n	800263a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	4b3f      	ldr	r3, [pc, #252]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002624:	429a      	cmp	r2, r3
 8002626:	d208      	bcs.n	800263a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002628:	4b3c      	ldr	r3, [pc, #240]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	4939      	ldr	r1, [pc, #228]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 8002636:	4313      	orrs	r3, r2
 8002638:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0308 	and.w	r3, r3, #8
 8002642:	2b00      	cmp	r3, #0
 8002644:	d010      	beq.n	8002668 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695a      	ldr	r2, [r3, #20]
 800264a:	4b34      	ldr	r3, [pc, #208]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002652:	429a      	cmp	r2, r3
 8002654:	d208      	bcs.n	8002668 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002656:	4b31      	ldr	r3, [pc, #196]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	492e      	ldr	r1, [pc, #184]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 8002664:	4313      	orrs	r3, r2
 8002666:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b00      	cmp	r3, #0
 8002672:	d010      	beq.n	8002696 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	699a      	ldr	r2, [r3, #24]
 8002678:	4b28      	ldr	r3, [pc, #160]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002680:	429a      	cmp	r2, r3
 8002682:	d208      	bcs.n	8002696 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002684:	4b25      	ldr	r3, [pc, #148]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	4922      	ldr	r1, [pc, #136]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 8002692:	4313      	orrs	r3, r2
 8002694:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69da      	ldr	r2, [r3, #28]
 80026a6:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d208      	bcs.n	80026c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80026b2:	4b1a      	ldr	r3, [pc, #104]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	4917      	ldr	r1, [pc, #92]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80026c4:	f000 f834 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b14      	ldr	r3, [pc, #80]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	0a1b      	lsrs	r3, r3, #8
 80026d0:	f003 030f 	and.w	r3, r3, #15
 80026d4:	4912      	ldr	r1, [pc, #72]	@ (8002720 <HAL_RCC_ClockConfig+0x35c>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
 80026e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026e2:	4b0e      	ldr	r3, [pc, #56]	@ (800271c <HAL_RCC_ClockConfig+0x358>)
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002720 <HAL_RCC_ClockConfig+0x35c>)
 80026ec:	5cd3      	ldrb	r3, [r2, r3]
 80026ee:	f003 031f 	and.w	r3, r3, #31
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
 80026f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002724 <HAL_RCC_ClockConfig+0x360>)
 80026fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <HAL_RCC_ClockConfig+0x364>)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002702:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <HAL_RCC_ClockConfig+0x368>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fc3e 	bl	8000f88 <HAL_InitTick>
 800270c:	4603      	mov	r3, r0
 800270e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002710:	7bfb      	ldrb	r3, [r7, #15]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	58024400 	.word	0x58024400
 8002720:	080055e4 	.word	0x080055e4
 8002724:	24000004 	.word	0x24000004
 8002728:	24000000 	.word	0x24000000
 800272c:	24000008 	.word	0x24000008

08002730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002730:	b480      	push	{r7}
 8002732:	b089      	sub	sp, #36	@ 0x24
 8002734:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002736:	4bb3      	ldr	r3, [pc, #716]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800273e:	2b18      	cmp	r3, #24
 8002740:	f200 8155 	bhi.w	80029ee <HAL_RCC_GetSysClockFreq+0x2be>
 8002744:	a201      	add	r2, pc, #4	@ (adr r2, 800274c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274a:	bf00      	nop
 800274c:	080027b1 	.word	0x080027b1
 8002750:	080029ef 	.word	0x080029ef
 8002754:	080029ef 	.word	0x080029ef
 8002758:	080029ef 	.word	0x080029ef
 800275c:	080029ef 	.word	0x080029ef
 8002760:	080029ef 	.word	0x080029ef
 8002764:	080029ef 	.word	0x080029ef
 8002768:	080029ef 	.word	0x080029ef
 800276c:	080027d7 	.word	0x080027d7
 8002770:	080029ef 	.word	0x080029ef
 8002774:	080029ef 	.word	0x080029ef
 8002778:	080029ef 	.word	0x080029ef
 800277c:	080029ef 	.word	0x080029ef
 8002780:	080029ef 	.word	0x080029ef
 8002784:	080029ef 	.word	0x080029ef
 8002788:	080029ef 	.word	0x080029ef
 800278c:	080027dd 	.word	0x080027dd
 8002790:	080029ef 	.word	0x080029ef
 8002794:	080029ef 	.word	0x080029ef
 8002798:	080029ef 	.word	0x080029ef
 800279c:	080029ef 	.word	0x080029ef
 80027a0:	080029ef 	.word	0x080029ef
 80027a4:	080029ef 	.word	0x080029ef
 80027a8:	080029ef 	.word	0x080029ef
 80027ac:	080027e3 	.word	0x080027e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027b0:	4b94      	ldr	r3, [pc, #592]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0320 	and.w	r3, r3, #32
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d009      	beq.n	80027d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027bc:	4b91      	ldr	r3, [pc, #580]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	08db      	lsrs	r3, r3, #3
 80027c2:	f003 0303 	and.w	r3, r3, #3
 80027c6:	4a90      	ldr	r2, [pc, #576]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027c8:	fa22 f303 	lsr.w	r3, r2, r3
 80027cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80027ce:	e111      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80027d0:	4b8d      	ldr	r3, [pc, #564]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027d2:	61bb      	str	r3, [r7, #24]
      break;
 80027d4:	e10e      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80027d6:	4b8d      	ldr	r3, [pc, #564]	@ (8002a0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027d8:	61bb      	str	r3, [r7, #24]
      break;
 80027da:	e10b      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80027dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002a10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80027de:	61bb      	str	r3, [r7, #24]
      break;
 80027e0:	e108      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80027e2:	4b88      	ldr	r3, [pc, #544]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80027ec:	4b85      	ldr	r3, [pc, #532]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80027f8:	4b82      	ldr	r3, [pc, #520]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002802:	4b80      	ldr	r3, [pc, #512]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002806:	08db      	lsrs	r3, r3, #3
 8002808:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	fb02 f303 	mul.w	r3, r2, r3
 8002812:	ee07 3a90 	vmov	s15, r3
 8002816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800281a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80e1 	beq.w	80029e8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b02      	cmp	r3, #2
 800282a:	f000 8083 	beq.w	8002934 <HAL_RCC_GetSysClockFreq+0x204>
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2b02      	cmp	r3, #2
 8002832:	f200 80a1 	bhi.w	8002978 <HAL_RCC_GetSysClockFreq+0x248>
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_RCC_GetSysClockFreq+0x114>
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d056      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002842:	e099      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002844:	4b6f      	ldr	r3, [pc, #444]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0320 	and.w	r3, r3, #32
 800284c:	2b00      	cmp	r3, #0
 800284e:	d02d      	beq.n	80028ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002850:	4b6c      	ldr	r3, [pc, #432]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	08db      	lsrs	r3, r3, #3
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	4a6b      	ldr	r2, [pc, #428]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
 8002860:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800287a:	4b62      	ldr	r3, [pc, #392]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002882:	ee07 3a90 	vmov	s15, r3
 8002886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800288a:	ed97 6a02 	vldr	s12, [r7, #8]
 800288e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800289a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800289e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80028aa:	e087      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	ee07 3a90 	vmov	s15, r3
 80028b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002a18 <HAL_RCC_GetSysClockFreq+0x2e8>
 80028ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028be:	4b51      	ldr	r3, [pc, #324]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028c6:	ee07 3a90 	vmov	s15, r3
 80028ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80028d2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028ee:	e065      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028fa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002a1c <HAL_RCC_GetSysClockFreq+0x2ec>
 80028fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002902:	4b40      	ldr	r3, [pc, #256]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002912:	ed97 6a02 	vldr	s12, [r7, #8]
 8002916:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800291a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800291e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800292a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800292e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002932:	e043      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002a20 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002946:	4b2f      	ldr	r3, [pc, #188]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800294e:	ee07 3a90 	vmov	s15, r3
 8002952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002956:	ed97 6a02 	vldr	s12, [r7, #8]
 800295a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800295e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002966:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800296a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800296e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002972:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002976:	e021      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	ee07 3a90 	vmov	s15, r3
 800297e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002982:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002a1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800298a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002992:	ee07 3a90 	vmov	s15, r3
 8002996:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800299a:	ed97 6a02 	vldr	s12, [r7, #8]
 800299e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80029ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80029bc:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	0a5b      	lsrs	r3, r3, #9
 80029c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029c6:	3301      	adds	r3, #1
 80029c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	ee07 3a90 	vmov	s15, r3
 80029d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80029d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e0:	ee17 3a90 	vmov	r3, s15
 80029e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80029e6:	e005      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61bb      	str	r3, [r7, #24]
      break;
 80029ec:	e002      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80029ee:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80029f0:	61bb      	str	r3, [r7, #24]
      break;
 80029f2:	bf00      	nop
  }

  return sysclockfreq;
 80029f4:	69bb      	ldr	r3, [r7, #24]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3724      	adds	r7, #36	@ 0x24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	58024400 	.word	0x58024400
 8002a08:	03d09000 	.word	0x03d09000
 8002a0c:	003d0900 	.word	0x003d0900
 8002a10:	017d7840 	.word	0x017d7840
 8002a14:	46000000 	.word	0x46000000
 8002a18:	4c742400 	.word	0x4c742400
 8002a1c:	4a742400 	.word	0x4a742400
 8002a20:	4bbebc20 	.word	0x4bbebc20

08002a24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a28:	b0c6      	sub	sp, #280	@ 0x118
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a30:	2300      	movs	r3, #0
 8002a32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a36:	2300      	movs	r3, #0
 8002a38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a44:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002a48:	2500      	movs	r5, #0
 8002a4a:	ea54 0305 	orrs.w	r3, r4, r5
 8002a4e:	d049      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002a5a:	d02f      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002a5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002a60:	d828      	bhi.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002a62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a66:	d01a      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a6c:	d822      	bhi.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002a72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a76:	d007      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a78:	e01c      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a7a:	4bab      	ldr	r3, [pc, #684]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7e:	4aaa      	ldr	r2, [pc, #680]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a86:	e01a      	b.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a8c:	3308      	adds	r3, #8
 8002a8e:	2102      	movs	r1, #2
 8002a90:	4618      	mov	r0, r3
 8002a92:	f001 f967 	bl	8003d64 <RCCEx_PLL2_Config>
 8002a96:	4603      	mov	r3, r0
 8002a98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a9c:	e00f      	b.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002aa2:	3328      	adds	r3, #40	@ 0x28
 8002aa4:	2102      	movs	r1, #2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f001 fa0e 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ab2:	e004      	b.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002aba:	e000      	b.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002abc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002abe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10a      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002ac6:	4b98      	ldr	r3, [pc, #608]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ad4:	4a94      	ldr	r2, [pc, #592]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ad6:	430b      	orrs	r3, r1
 8002ad8:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ada:	e003      	b.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002adc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ae0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002af0:	f04f 0900 	mov.w	r9, #0
 8002af4:	ea58 0309 	orrs.w	r3, r8, r9
 8002af8:	d047      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	d82a      	bhi.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002b04:	a201      	add	r2, pc, #4	@ (adr r2, 8002b0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0a:	bf00      	nop
 8002b0c:	08002b21 	.word	0x08002b21
 8002b10:	08002b2f 	.word	0x08002b2f
 8002b14:	08002b45 	.word	0x08002b45
 8002b18:	08002b63 	.word	0x08002b63
 8002b1c:	08002b63 	.word	0x08002b63
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b20:	4b81      	ldr	r3, [pc, #516]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	4a80      	ldr	r2, [pc, #512]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b2c:	e01a      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b32:	3308      	adds	r3, #8
 8002b34:	2100      	movs	r1, #0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f001 f914 	bl	8003d64 <RCCEx_PLL2_Config>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b42:	e00f      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b48:	3328      	adds	r3, #40	@ 0x28
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f001 f9bb 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b58:	e004      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002b60:	e000      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10a      	bne.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b6c:	4b6e      	ldr	r3, [pc, #440]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b70:	f023 0107 	bic.w	r1, r3, #7
 8002b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7a:	4a6b      	ldr	r2, [pc, #428]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b80:	e003      	b.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002b86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b92:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002b96:	f04f 0b00 	mov.w	fp, #0
 8002b9a:	ea5a 030b 	orrs.w	r3, sl, fp
 8002b9e:	d05b      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ba4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ba8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002bac:	d03b      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002bae:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002bb2:	d834      	bhi.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002bb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bb8:	d037      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002bba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bbe:	d82e      	bhi.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002bc0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002bc4:	d033      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002bc6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002bca:	d828      	bhi.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002bcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bd0:	d01a      	beq.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002bd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bd6:	d822      	bhi.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d003      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002bdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002be0:	d007      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002be2:	e01c      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002be4:	4b50      	ldr	r3, [pc, #320]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	4a4f      	ldr	r2, [pc, #316]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bf0:	e01e      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf6:	3308      	adds	r3, #8
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f001 f8b2 	bl	8003d64 <RCCEx_PLL2_Config>
 8002c00:	4603      	mov	r3, r0
 8002c02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002c06:	e013      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c0c:	3328      	adds	r3, #40	@ 0x28
 8002c0e:	2100      	movs	r1, #0
 8002c10:	4618      	mov	r0, r3
 8002c12:	f001 f959 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002c16:	4603      	mov	r3, r0
 8002c18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c1c:	e008      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002c24:	e004      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002c26:	bf00      	nop
 8002c28:	e002      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002c2a:	bf00      	nop
 8002c2c:	e000      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10b      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002c38:	4b3b      	ldr	r3, [pc, #236]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002c48:	4a37      	ldr	r2, [pc, #220]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c4a:	430b      	orrs	r3, r1
 8002c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c4e:	e003      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c60:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002c64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002c68:	2300      	movs	r3, #0
 8002c6a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002c6e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002c72:	460b      	mov	r3, r1
 8002c74:	4313      	orrs	r3, r2
 8002c76:	d05d      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c80:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c84:	d03b      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002c86:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c8a:	d834      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002c8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c90:	d037      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002c92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c96:	d82e      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002c98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c9c:	d033      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002c9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ca2:	d828      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ca4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ca8:	d01a      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cae:	d822      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d003      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb8:	d007      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002cba:	e01c      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc0:	4a19      	ldr	r2, [pc, #100]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cc8:	e01e      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cce:	3308      	adds	r3, #8
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f001 f846 	bl	8003d64 <RCCEx_PLL2_Config>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002cde:	e013      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ce4:	3328      	adds	r3, #40	@ 0x28
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 f8ed 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cf4:	e008      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002cfc:	e004      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002cfe:	bf00      	nop
 8002d00:	e002      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002d02:	bf00      	nop
 8002d04:	e000      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10d      	bne.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d14:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d20:	4a01      	ldr	r2, [pc, #4]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d22:	430b      	orrs	r3, r1
 8002d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d26:	e005      	b.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002d28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002d40:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002d44:	2300      	movs	r3, #0
 8002d46:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002d4a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4313      	orrs	r3, r2
 8002d52:	d03a      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5a:	2b30      	cmp	r3, #48	@ 0x30
 8002d5c:	d01f      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002d5e:	2b30      	cmp	r3, #48	@ 0x30
 8002d60:	d819      	bhi.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d00c      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d815      	bhi.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d019      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002d6e:	2b10      	cmp	r3, #16
 8002d70:	d111      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d72:	4baa      	ldr	r3, [pc, #680]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d76:	4aa9      	ldr	r2, [pc, #676]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002d7e:	e011      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d84:	3308      	adds	r3, #8
 8002d86:	2102      	movs	r1, #2
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 ffeb 	bl	8003d64 <RCCEx_PLL2_Config>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002d94:	e006      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d9c:	e002      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002d9e:	bf00      	nop
 8002da0:	e000      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002da2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10a      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002dac:	4b9b      	ldr	r3, [pc, #620]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dba:	4a98      	ldr	r2, [pc, #608]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dc0:	e003      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002dc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002dd6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002dda:	2300      	movs	r3, #0
 8002ddc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002de0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002de4:	460b      	mov	r3, r1
 8002de6:	4313      	orrs	r3, r2
 8002de8:	d051      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002df4:	d035      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002df6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dfa:	d82e      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002dfc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e00:	d031      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002e02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e06:	d828      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e0c:	d01a      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e12:	d822      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002e18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e1c:	d007      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8002e1e:	e01c      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e20:	4b7e      	ldr	r3, [pc, #504]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	4a7d      	ldr	r2, [pc, #500]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e2c:	e01c      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e32:	3308      	adds	r3, #8
 8002e34:	2100      	movs	r1, #0
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 ff94 	bl	8003d64 <RCCEx_PLL2_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e42:	e011      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e48:	3328      	adds	r3, #40	@ 0x28
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f001 f83b 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002e52:	4603      	mov	r3, r0
 8002e54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002e58:	e006      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e60:	e002      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002e62:	bf00      	nop
 8002e64:	e000      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10a      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002e70:	4b6a      	ldr	r3, [pc, #424]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e74:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7e:	4a67      	ldr	r2, [pc, #412]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e80:	430b      	orrs	r3, r1
 8002e82:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e84:	e003      	b.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002e8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e96:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002e9a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ea4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	d053      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb8:	d033      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8002eba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ebe:	d82c      	bhi.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ec0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ec4:	d02f      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8002ec6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002eca:	d826      	bhi.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ecc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ed0:	d02b      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002ed2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ed6:	d820      	bhi.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ed8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002edc:	d012      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002ede:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ee2:	d81a      	bhi.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d022      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eec:	d115      	bne.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002eee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f000 ff34 	bl	8003d64 <RCCEx_PLL2_Config>
 8002efc:	4603      	mov	r3, r0
 8002efe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f02:	e015      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f08:	3328      	adds	r3, #40	@ 0x28
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 ffdb 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002f12:	4603      	mov	r3, r0
 8002f14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f18:	e00a      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f20:	e006      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002f22:	bf00      	nop
 8002f24:	e004      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002f26:	bf00      	nop
 8002f28:	e002      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002f2a:	bf00      	nop
 8002f2c:	e000      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002f2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10a      	bne.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002f38:	4b38      	ldr	r3, [pc, #224]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f3c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f46:	4a35      	ldr	r2, [pc, #212]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f4c:	e003      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f52:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002f62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f66:	2300      	movs	r3, #0
 8002f68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002f6c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f70:	460b      	mov	r3, r1
 8002f72:	4313      	orrs	r3, r2
 8002f74:	d058      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002f7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f82:	d033      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002f84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f88:	d82c      	bhi.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f8e:	d02f      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f94:	d826      	bhi.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002f96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002f9a:	d02b      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002f9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002fa0:	d820      	bhi.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fa6:	d012      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8002fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fac:	d81a      	bhi.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d022      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002fb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fb6:	d115      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fbc:	3308      	adds	r3, #8
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fecf 	bl	8003d64 <RCCEx_PLL2_Config>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002fcc:	e015      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fd2:	3328      	adds	r3, #40	@ 0x28
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 ff76 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002fe2:	e00a      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002fea:	e006      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002fec:	bf00      	nop
 8002fee:	e004      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ff0:	bf00      	nop
 8002ff2:	e002      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ff4:	bf00      	nop
 8002ff6:	e000      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ffa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10e      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003002:	4b06      	ldr	r3, [pc, #24]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003006:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800300a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800300e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003012:	4a02      	ldr	r2, [pc, #8]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003014:	430b      	orrs	r3, r1
 8003016:	6593      	str	r3, [r2, #88]	@ 0x58
 8003018:	e006      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800301a:	bf00      	nop
 800301c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003020:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003024:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003034:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003038:	2300      	movs	r3, #0
 800303a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800303e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003042:	460b      	mov	r3, r1
 8003044:	4313      	orrs	r3, r2
 8003046:	d037      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800304c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800304e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003052:	d00e      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003058:	d816      	bhi.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800305a:	2b00      	cmp	r3, #0
 800305c:	d018      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800305e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003062:	d111      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003064:	4bc4      	ldr	r3, [pc, #784]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003068:	4ac3      	ldr	r2, [pc, #780]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800306a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800306e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003070:	e00f      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003076:	3308      	adds	r3, #8
 8003078:	2101      	movs	r1, #1
 800307a:	4618      	mov	r0, r3
 800307c:	f000 fe72 	bl	8003d64 <RCCEx_PLL2_Config>
 8003080:	4603      	mov	r3, r0
 8003082:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003086:	e004      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800308e:	e000      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003092:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10a      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800309a:	4bb7      	ldr	r3, [pc, #732]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800309c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800309e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80030a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a8:	4ab3      	ldr	r2, [pc, #716]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030aa:	430b      	orrs	r3, r1
 80030ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80030ae:	e003      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80030b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80030c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030c8:	2300      	movs	r3, #0
 80030ca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030ce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80030d2:	460b      	mov	r3, r1
 80030d4:	4313      	orrs	r3, r2
 80030d6:	d039      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80030d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d81c      	bhi.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80030e2:	a201      	add	r2, pc, #4	@ (adr r2, 80030e8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80030e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e8:	08003125 	.word	0x08003125
 80030ec:	080030f9 	.word	0x080030f9
 80030f0:	08003107 	.word	0x08003107
 80030f4:	08003125 	.word	0x08003125
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030f8:	4b9f      	ldr	r3, [pc, #636]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fc:	4a9e      	ldr	r2, [pc, #632]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003102:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003104:	e00f      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800310a:	3308      	adds	r3, #8
 800310c:	2102      	movs	r1, #2
 800310e:	4618      	mov	r0, r3
 8003110:	f000 fe28 	bl	8003d64 <RCCEx_PLL2_Config>
 8003114:	4603      	mov	r3, r0
 8003116:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800311a:	e004      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003122:	e000      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003126:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10a      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800312e:	4b92      	ldr	r3, [pc, #584]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003132:	f023 0103 	bic.w	r1, r3, #3
 8003136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800313c:	4a8e      	ldr	r2, [pc, #568]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800313e:	430b      	orrs	r3, r1
 8003140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003142:	e003      	b.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003144:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003148:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800314c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003154:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003158:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800315c:	2300      	movs	r3, #0
 800315e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003162:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003166:	460b      	mov	r3, r1
 8003168:	4313      	orrs	r3, r2
 800316a:	f000 8099 	beq.w	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800316e:	4b83      	ldr	r3, [pc, #524]	@ (800337c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a82      	ldr	r2, [pc, #520]	@ (800337c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003178:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800317a:	f7fd ff4f 	bl	800101c <HAL_GetTick>
 800317e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003182:	e00b      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003184:	f7fd ff4a 	bl	800101c <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b64      	cmp	r3, #100	@ 0x64
 8003192:	d903      	bls.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800319a:	e005      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800319c:	4b77      	ldr	r3, [pc, #476]	@ (800337c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0ed      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80031a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d173      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80031b0:	4b71      	ldr	r3, [pc, #452]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031bc:	4053      	eors	r3, r2
 80031be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d015      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031ce:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031d2:	4b69      	ldr	r3, [pc, #420]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d6:	4a68      	ldr	r2, [pc, #416]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031dc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031de:	4b66      	ldr	r3, [pc, #408]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e2:	4a65      	ldr	r2, [pc, #404]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80031ea:	4a63      	ldr	r2, [pc, #396]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031f0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80031f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031fe:	d118      	bne.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003200:	f7fd ff0c 	bl	800101c <HAL_GetTick>
 8003204:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003208:	e00d      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320a:	f7fd ff07 	bl	800101c <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003214:	1ad2      	subs	r2, r2, r3
 8003216:	f241 3388 	movw	r3, #5000	@ 0x1388
 800321a:	429a      	cmp	r2, r3
 800321c:	d903      	bls.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003224:	e005      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003226:	4b54      	ldr	r3, [pc, #336]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0eb      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003232:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003236:	2b00      	cmp	r3, #0
 8003238:	d129      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800323a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800323e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800324a:	d10e      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800324c:	4b4a      	ldr	r3, [pc, #296]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003258:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800325c:	091a      	lsrs	r2, r3, #4
 800325e:	4b48      	ldr	r3, [pc, #288]	@ (8003380 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003260:	4013      	ands	r3, r2
 8003262:	4a45      	ldr	r2, [pc, #276]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003264:	430b      	orrs	r3, r1
 8003266:	6113      	str	r3, [r2, #16]
 8003268:	e005      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800326a:	4b43      	ldr	r3, [pc, #268]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	4a42      	ldr	r2, [pc, #264]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003270:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003274:	6113      	str	r3, [r2, #16]
 8003276:	4b40      	ldr	r3, [pc, #256]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003278:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800327a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800327e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003282:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003286:	4a3c      	ldr	r2, [pc, #240]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003288:	430b      	orrs	r3, r1
 800328a:	6713      	str	r3, [r2, #112]	@ 0x70
 800328c:	e008      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800328e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003292:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003296:	e003      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003298:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800329c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80032a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	f002 0301 	and.w	r3, r2, #1
 80032ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032b0:	2300      	movs	r3, #0
 80032b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80032b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80032ba:	460b      	mov	r3, r1
 80032bc:	4313      	orrs	r3, r2
 80032be:	f000 808f 	beq.w	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80032c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c8:	2b28      	cmp	r3, #40	@ 0x28
 80032ca:	d871      	bhi.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80032cc:	a201      	add	r2, pc, #4	@ (adr r2, 80032d4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80032ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d2:	bf00      	nop
 80032d4:	080033b9 	.word	0x080033b9
 80032d8:	080033b1 	.word	0x080033b1
 80032dc:	080033b1 	.word	0x080033b1
 80032e0:	080033b1 	.word	0x080033b1
 80032e4:	080033b1 	.word	0x080033b1
 80032e8:	080033b1 	.word	0x080033b1
 80032ec:	080033b1 	.word	0x080033b1
 80032f0:	080033b1 	.word	0x080033b1
 80032f4:	08003385 	.word	0x08003385
 80032f8:	080033b1 	.word	0x080033b1
 80032fc:	080033b1 	.word	0x080033b1
 8003300:	080033b1 	.word	0x080033b1
 8003304:	080033b1 	.word	0x080033b1
 8003308:	080033b1 	.word	0x080033b1
 800330c:	080033b1 	.word	0x080033b1
 8003310:	080033b1 	.word	0x080033b1
 8003314:	0800339b 	.word	0x0800339b
 8003318:	080033b1 	.word	0x080033b1
 800331c:	080033b1 	.word	0x080033b1
 8003320:	080033b1 	.word	0x080033b1
 8003324:	080033b1 	.word	0x080033b1
 8003328:	080033b1 	.word	0x080033b1
 800332c:	080033b1 	.word	0x080033b1
 8003330:	080033b1 	.word	0x080033b1
 8003334:	080033b9 	.word	0x080033b9
 8003338:	080033b1 	.word	0x080033b1
 800333c:	080033b1 	.word	0x080033b1
 8003340:	080033b1 	.word	0x080033b1
 8003344:	080033b1 	.word	0x080033b1
 8003348:	080033b1 	.word	0x080033b1
 800334c:	080033b1 	.word	0x080033b1
 8003350:	080033b1 	.word	0x080033b1
 8003354:	080033b9 	.word	0x080033b9
 8003358:	080033b1 	.word	0x080033b1
 800335c:	080033b1 	.word	0x080033b1
 8003360:	080033b1 	.word	0x080033b1
 8003364:	080033b1 	.word	0x080033b1
 8003368:	080033b1 	.word	0x080033b1
 800336c:	080033b1 	.word	0x080033b1
 8003370:	080033b1 	.word	0x080033b1
 8003374:	080033b9 	.word	0x080033b9
 8003378:	58024400 	.word	0x58024400
 800337c:	58024800 	.word	0x58024800
 8003380:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003388:	3308      	adds	r3, #8
 800338a:	2101      	movs	r1, #1
 800338c:	4618      	mov	r0, r3
 800338e:	f000 fce9 	bl	8003d64 <RCCEx_PLL2_Config>
 8003392:	4603      	mov	r3, r0
 8003394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003398:	e00f      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800339a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800339e:	3328      	adds	r3, #40	@ 0x28
 80033a0:	2101      	movs	r1, #1
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fd90 	bl	8003ec8 <RCCEx_PLL3_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80033ae:	e004      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033b6:	e000      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80033b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10a      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80033c2:	4bbf      	ldr	r3, [pc, #764]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80033ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033d0:	4abb      	ldr	r2, [pc, #748]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033d2:	430b      	orrs	r3, r1
 80033d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80033d6:	e003      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80033e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e8:	f002 0302 	and.w	r3, r2, #2
 80033ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033f0:	2300      	movs	r3, #0
 80033f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033f6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80033fa:	460b      	mov	r3, r1
 80033fc:	4313      	orrs	r3, r2
 80033fe:	d041      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003406:	2b05      	cmp	r3, #5
 8003408:	d824      	bhi.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800340a:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800340c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003410:	0800345d 	.word	0x0800345d
 8003414:	08003429 	.word	0x08003429
 8003418:	0800343f 	.word	0x0800343f
 800341c:	0800345d 	.word	0x0800345d
 8003420:	0800345d 	.word	0x0800345d
 8003424:	0800345d 	.word	0x0800345d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800342c:	3308      	adds	r3, #8
 800342e:	2101      	movs	r1, #1
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fc97 	bl	8003d64 <RCCEx_PLL2_Config>
 8003436:	4603      	mov	r3, r0
 8003438:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800343c:	e00f      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800343e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003442:	3328      	adds	r3, #40	@ 0x28
 8003444:	2101      	movs	r1, #1
 8003446:	4618      	mov	r0, r3
 8003448:	f000 fd3e 	bl	8003ec8 <RCCEx_PLL3_Config>
 800344c:	4603      	mov	r3, r0
 800344e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003452:	e004      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800345a:	e000      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800345c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800345e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10a      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003466:	4b96      	ldr	r3, [pc, #600]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346a:	f023 0107 	bic.w	r1, r3, #7
 800346e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003474:	4a92      	ldr	r2, [pc, #584]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003476:	430b      	orrs	r3, r1
 8003478:	6553      	str	r3, [r2, #84]	@ 0x54
 800347a:	e003      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003480:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f002 0304 	and.w	r3, r2, #4
 8003490:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003494:	2300      	movs	r3, #0
 8003496:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800349a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800349e:	460b      	mov	r3, r1
 80034a0:	4313      	orrs	r3, r2
 80034a2:	d044      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80034a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ac:	2b05      	cmp	r3, #5
 80034ae:	d825      	bhi.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80034b0:	a201      	add	r2, pc, #4	@ (adr r2, 80034b8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80034b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b6:	bf00      	nop
 80034b8:	08003505 	.word	0x08003505
 80034bc:	080034d1 	.word	0x080034d1
 80034c0:	080034e7 	.word	0x080034e7
 80034c4:	08003505 	.word	0x08003505
 80034c8:	08003505 	.word	0x08003505
 80034cc:	08003505 	.word	0x08003505
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034d4:	3308      	adds	r3, #8
 80034d6:	2101      	movs	r1, #1
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 fc43 	bl	8003d64 <RCCEx_PLL2_Config>
 80034de:	4603      	mov	r3, r0
 80034e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80034e4:	e00f      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ea:	3328      	adds	r3, #40	@ 0x28
 80034ec:	2101      	movs	r1, #1
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fcea 	bl	8003ec8 <RCCEx_PLL3_Config>
 80034f4:	4603      	mov	r3, r0
 80034f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80034fa:	e004      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003502:	e000      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003506:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10b      	bne.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800350e:	4b6c      	ldr	r3, [pc, #432]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003512:	f023 0107 	bic.w	r1, r3, #7
 8003516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351e:	4a68      	ldr	r2, [pc, #416]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003520:	430b      	orrs	r3, r1
 8003522:	6593      	str	r3, [r2, #88]	@ 0x58
 8003524:	e003      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003526:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800352a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800352e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003536:	f002 0320 	and.w	r3, r2, #32
 800353a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800353e:	2300      	movs	r3, #0
 8003540:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003544:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003548:	460b      	mov	r3, r1
 800354a:	4313      	orrs	r3, r2
 800354c:	d055      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800354e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003556:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800355a:	d033      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800355c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003560:	d82c      	bhi.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003566:	d02f      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356c:	d826      	bhi.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800356e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003572:	d02b      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003574:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003578:	d820      	bhi.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800357a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800357e:	d012      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003580:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003584:	d81a      	bhi.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003586:	2b00      	cmp	r3, #0
 8003588:	d022      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800358a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800358e:	d115      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003594:	3308      	adds	r3, #8
 8003596:	2100      	movs	r1, #0
 8003598:	4618      	mov	r0, r3
 800359a:	f000 fbe3 	bl	8003d64 <RCCEx_PLL2_Config>
 800359e:	4603      	mov	r3, r0
 80035a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80035a4:	e015      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035aa:	3328      	adds	r3, #40	@ 0x28
 80035ac:	2102      	movs	r1, #2
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fc8a 	bl	8003ec8 <RCCEx_PLL3_Config>
 80035b4:	4603      	mov	r3, r0
 80035b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80035ba:	e00a      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035c2:	e006      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80035c4:	bf00      	nop
 80035c6:	e004      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80035c8:	bf00      	nop
 80035ca:	e002      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80035cc:	bf00      	nop
 80035ce:	e000      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80035d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10b      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035da:	4b39      	ldr	r3, [pc, #228]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80035dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035de:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80035e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035ea:	4a35      	ldr	r2, [pc, #212]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80035ec:	430b      	orrs	r3, r1
 80035ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80035f0:	e003      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80035fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003602:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003606:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800360a:	2300      	movs	r3, #0
 800360c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003610:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003614:	460b      	mov	r3, r1
 8003616:	4313      	orrs	r3, r2
 8003618:	d058      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800361a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800361e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003622:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003626:	d033      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003628:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800362c:	d82c      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800362e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003632:	d02f      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003638:	d826      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800363a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800363e:	d02b      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003640:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003644:	d820      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003646:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800364a:	d012      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800364c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003650:	d81a      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003652:	2b00      	cmp	r3, #0
 8003654:	d022      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800365a:	d115      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800365c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003660:	3308      	adds	r3, #8
 8003662:	2100      	movs	r1, #0
 8003664:	4618      	mov	r0, r3
 8003666:	f000 fb7d 	bl	8003d64 <RCCEx_PLL2_Config>
 800366a:	4603      	mov	r3, r0
 800366c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003670:	e015      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003676:	3328      	adds	r3, #40	@ 0x28
 8003678:	2102      	movs	r1, #2
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fc24 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003680:	4603      	mov	r3, r0
 8003682:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003686:	e00a      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800368e:	e006      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003690:	bf00      	nop
 8003692:	e004      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003694:	bf00      	nop
 8003696:	e002      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003698:	bf00      	nop
 800369a:	e000      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800369c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800369e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10e      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036a6:	4b06      	ldr	r3, [pc, #24]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036aa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80036ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036b6:	4a02      	ldr	r2, [pc, #8]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036b8:	430b      	orrs	r3, r1
 80036ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80036bc:	e006      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80036be:	bf00      	nop
 80036c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80036cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80036d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036dc:	2300      	movs	r3, #0
 80036de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80036e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80036e6:	460b      	mov	r3, r1
 80036e8:	4313      	orrs	r3, r2
 80036ea:	d055      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80036ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036f4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80036f8:	d033      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80036fa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80036fe:	d82c      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003700:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003704:	d02f      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003706:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800370a:	d826      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800370c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003710:	d02b      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003712:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003716:	d820      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800371c:	d012      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800371e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003722:	d81a      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003724:	2b00      	cmp	r3, #0
 8003726:	d022      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800372c:	d115      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800372e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003732:	3308      	adds	r3, #8
 8003734:	2100      	movs	r1, #0
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fb14 	bl	8003d64 <RCCEx_PLL2_Config>
 800373c:	4603      	mov	r3, r0
 800373e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003742:	e015      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003748:	3328      	adds	r3, #40	@ 0x28
 800374a:	2102      	movs	r1, #2
 800374c:	4618      	mov	r0, r3
 800374e:	f000 fbbb 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003752:	4603      	mov	r3, r0
 8003754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003758:	e00a      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003760:	e006      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003762:	bf00      	nop
 8003764:	e004      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003766:	bf00      	nop
 8003768:	e002      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800376a:	bf00      	nop
 800376c:	e000      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800376e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003770:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10b      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003778:	4ba0      	ldr	r3, [pc, #640]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003784:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003788:	4a9c      	ldr	r2, [pc, #624]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800378a:	430b      	orrs	r3, r1
 800378c:	6593      	str	r3, [r2, #88]	@ 0x58
 800378e:	e003      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003790:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003794:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f002 0308 	and.w	r3, r2, #8
 80037a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80037ae:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80037b2:	460b      	mov	r3, r1
 80037b4:	4313      	orrs	r3, r2
 80037b6:	d01e      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80037b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037c4:	d10c      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80037c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ca:	3328      	adds	r3, #40	@ 0x28
 80037cc:	2102      	movs	r1, #2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fb7a 	bl	8003ec8 <RCCEx_PLL3_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80037e0:	4b86      	ldr	r3, [pc, #536]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f0:	4a82      	ldr	r2, [pc, #520]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037f2:	430b      	orrs	r3, r1
 80037f4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fe:	f002 0310 	and.w	r3, r2, #16
 8003802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003806:	2300      	movs	r3, #0
 8003808:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800380c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003810:	460b      	mov	r3, r1
 8003812:	4313      	orrs	r3, r2
 8003814:	d01e      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800381a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800381e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003822:	d10c      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003828:	3328      	adds	r3, #40	@ 0x28
 800382a:	2102      	movs	r1, #2
 800382c:	4618      	mov	r0, r3
 800382e:	f000 fb4b 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800383e:	4b6f      	ldr	r3, [pc, #444]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003842:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800384a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800384e:	4a6b      	ldr	r2, [pc, #428]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003850:	430b      	orrs	r3, r1
 8003852:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003860:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003862:	2300      	movs	r3, #0
 8003864:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003866:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800386a:	460b      	mov	r3, r1
 800386c:	4313      	orrs	r3, r2
 800386e:	d03e      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003874:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003878:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800387c:	d022      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800387e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003882:	d81b      	bhi.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d00b      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800388e:	e015      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003894:	3308      	adds	r3, #8
 8003896:	2100      	movs	r1, #0
 8003898:	4618      	mov	r0, r3
 800389a:	f000 fa63 	bl	8003d64 <RCCEx_PLL2_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80038a4:	e00f      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038aa:	3328      	adds	r3, #40	@ 0x28
 80038ac:	2102      	movs	r1, #2
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fb0a 	bl	8003ec8 <RCCEx_PLL3_Config>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80038ba:	e004      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80038c2:	e000      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80038c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038ce:	4b4b      	ldr	r3, [pc, #300]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80038d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80038de:	4a47      	ldr	r2, [pc, #284]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038e0:	430b      	orrs	r3, r1
 80038e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80038e4:	e003      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80038fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80038fc:	2300      	movs	r3, #0
 80038fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8003900:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003904:	460b      	mov	r3, r1
 8003906:	4313      	orrs	r3, r2
 8003908:	d03b      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800390a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800390e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003912:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003916:	d01f      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003918:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800391c:	d818      	bhi.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800391e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003922:	d003      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003924:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003928:	d007      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800392a:	e011      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800392c:	4b33      	ldr	r3, [pc, #204]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800392e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003930:	4a32      	ldr	r2, [pc, #200]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003936:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003938:	e00f      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800393a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800393e:	3328      	adds	r3, #40	@ 0x28
 8003940:	2101      	movs	r1, #1
 8003942:	4618      	mov	r0, r3
 8003944:	f000 fac0 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800394e:	e004      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003956:	e000      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800395a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10b      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003962:	4b26      	ldr	r3, [pc, #152]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003966:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800396a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800396e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003972:	4a22      	ldr	r2, [pc, #136]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003974:	430b      	orrs	r3, r1
 8003976:	6553      	str	r3, [r2, #84]	@ 0x54
 8003978:	e003      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800397e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003982:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800398e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003990:	2300      	movs	r3, #0
 8003992:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003994:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003998:	460b      	mov	r3, r1
 800399a:	4313      	orrs	r3, r2
 800399c:	d034      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800399e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ac:	d007      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80039ae:	e011      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b0:	4b12      	ldr	r3, [pc, #72]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	4a11      	ldr	r2, [pc, #68]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80039bc:	e00e      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039c2:	3308      	adds	r3, #8
 80039c4:	2102      	movs	r1, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 f9cc 	bl	8003d64 <RCCEx_PLL2_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80039d2:	e003      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f2:	4a02      	ldr	r2, [pc, #8]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039f4:	430b      	orrs	r3, r1
 80039f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039f8:	e006      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80039fa:	bf00      	nop
 80039fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a04:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003a14:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a16:	2300      	movs	r3, #0
 8003a18:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a1a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4313      	orrs	r3, r2
 8003a22:	d00c      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a28:	3328      	adds	r3, #40	@ 0x28
 8003a2a:	2102      	movs	r1, #2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fa4b 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a50:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003a54:	460b      	mov	r3, r1
 8003a56:	4313      	orrs	r3, r2
 8003a58:	d036      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a64:	d018      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a6a:	d811      	bhi.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a70:	d014      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003a72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a76:	d80b      	bhi.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d011      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a80:	d106      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a82:	4bb7      	ldr	r3, [pc, #732]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a86:	4ab6      	ldr	r2, [pc, #728]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a96:	e004      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003a98:	bf00      	nop
 8003a9a:	e002      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003a9c:	bf00      	nop
 8003a9e:	e000      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10a      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003aaa:	4bad      	ldr	r3, [pc, #692]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ab6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ab8:	4aa9      	ldr	r2, [pc, #676]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003aba:	430b      	orrs	r3, r1
 8003abc:	6553      	str	r3, [r2, #84]	@ 0x54
 8003abe:	e003      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ac4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003ad4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ada:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003ade:	460b      	mov	r3, r1
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	d009      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ae4:	4b9e      	ldr	r3, [pc, #632]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ae8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af2:	4a9b      	ldr	r2, [pc, #620]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003af4:	430b      	orrs	r3, r1
 8003af6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b00:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003b04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b06:	2300      	movs	r3, #0
 8003b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b0a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4313      	orrs	r3, r2
 8003b12:	d009      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b14:	4b92      	ldr	r3, [pc, #584]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b18:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b22:	4a8f      	ldr	r2, [pc, #572]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b24:	430b      	orrs	r3, r1
 8003b26:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003b34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b36:	2300      	movs	r3, #0
 8003b38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b3a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4313      	orrs	r3, r2
 8003b42:	d00e      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b44:	4b86      	ldr	r3, [pc, #536]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	4a85      	ldr	r2, [pc, #532]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003b4e:	6113      	str	r3, [r2, #16]
 8003b50:	4b83      	ldr	r3, [pc, #524]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b52:	6919      	ldr	r1, [r3, #16]
 8003b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b5c:	4a80      	ldr	r2, [pc, #512]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b5e:	430b      	orrs	r3, r1
 8003b60:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003b62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b70:	2300      	movs	r3, #0
 8003b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b74:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	d009      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003b7e:	4b78      	ldr	r3, [pc, #480]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b8c:	4a74      	ldr	r2, [pc, #464]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b8e:	430b      	orrs	r3, r1
 8003b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003b9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ba4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4313      	orrs	r3, r2
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003bae:	4b6c      	ldr	r3, [pc, #432]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbe:	4a68      	ldr	r2, [pc, #416]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bc0:	430b      	orrs	r3, r1
 8003bc2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003bc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	2100      	movs	r1, #0
 8003bce:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bd6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	d011      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003be4:	3308      	adds	r3, #8
 8003be6:	2100      	movs	r1, #0
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 f8bb 	bl	8003d64 <RCCEx_PLL2_Config>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003bf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	6239      	str	r1, [r7, #32]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c16:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	d011      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c24:	3308      	adds	r3, #8
 8003c26:	2101      	movs	r1, #1
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f000 f89b 	bl	8003d64 <RCCEx_PLL2_Config>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003c34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	61b9      	str	r1, [r7, #24]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	d011      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c64:	3308      	adds	r3, #8
 8003c66:	2102      	movs	r1, #2
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 f87b 	bl	8003d64 <RCCEx_PLL2_Config>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	6139      	str	r1, [r7, #16]
 8003c90:	f003 0308 	and.w	r3, r3, #8
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	d011      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ca4:	3328      	adds	r3, #40	@ 0x28
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 f90d 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003cb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cc0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	2100      	movs	r1, #0
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	d011      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ce4:	3328      	adds	r3, #40	@ 0x28
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 f8ed 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003cf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	6039      	str	r1, [r7, #0]
 8003d10:	f003 0320 	and.w	r3, r3, #32
 8003d14:	607b      	str	r3, [r7, #4]
 8003d16:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	d011      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d24:	3328      	adds	r3, #40	@ 0x28
 8003d26:	2102      	movs	r1, #2
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 f8cd 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d003      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003d44:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	e000      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d5e:	bf00      	nop
 8003d60:	58024400 	.word	0x58024400

08003d64 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003d72:	4b53      	ldr	r3, [pc, #332]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	d101      	bne.n	8003d82 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e099      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003d82:	4b4f      	ldr	r3, [pc, #316]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a4e      	ldr	r2, [pc, #312]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d88:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d8e:	f7fd f945 	bl	800101c <HAL_GetTick>
 8003d92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003d96:	f7fd f941 	bl	800101c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e086      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003da8:	4b45      	ldr	r3, [pc, #276]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003db4:	4b42      	ldr	r3, [pc, #264]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	031b      	lsls	r3, r3, #12
 8003dc2:	493f      	ldr	r1, [pc, #252]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	628b      	str	r3, [r1, #40]	@ 0x28
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	3b01      	subs	r3, #1
 8003dce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	025b      	lsls	r3, r3, #9
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	431a      	orrs	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	041b      	lsls	r3, r3, #16
 8003de6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	3b01      	subs	r3, #1
 8003df2:	061b      	lsls	r3, r3, #24
 8003df4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003df8:	4931      	ldr	r1, [pc, #196]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003dfe:	4b30      	ldr	r3, [pc, #192]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e02:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	492d      	ldr	r1, [pc, #180]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003e10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e14:	f023 0220 	bic.w	r2, r3, #32
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	4928      	ldr	r1, [pc, #160]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003e22:	4b27      	ldr	r3, [pc, #156]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e26:	4a26      	ldr	r2, [pc, #152]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e28:	f023 0310 	bic.w	r3, r3, #16
 8003e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003e2e:	4b24      	ldr	r3, [pc, #144]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e32:	4b24      	ldr	r3, [pc, #144]	@ (8003ec4 <RCCEx_PLL2_Config+0x160>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	69d2      	ldr	r2, [r2, #28]
 8003e3a:	00d2      	lsls	r2, r2, #3
 8003e3c:	4920      	ldr	r1, [pc, #128]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003e42:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e46:	4a1e      	ldr	r2, [pc, #120]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e48:	f043 0310 	orr.w	r3, r3, #16
 8003e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003e54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e58:	4a19      	ldr	r2, [pc, #100]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e5a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003e5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003e60:	e00f      	b.n	8003e82 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d106      	bne.n	8003e76 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003e68:	4b15      	ldr	r3, [pc, #84]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6c:	4a14      	ldr	r2, [pc, #80]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003e74:	e005      	b.n	8003e82 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003e76:	4b12      	ldr	r3, [pc, #72]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7a:	4a11      	ldr	r2, [pc, #68]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003e80:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003e82:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a0e      	ldr	r2, [pc, #56]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e88:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e8e:	f7fd f8c5 	bl	800101c <HAL_GetTick>
 8003e92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e94:	e008      	b.n	8003ea8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003e96:	f7fd f8c1 	bl	800101c <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e006      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003ea8:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f0      	beq.n	8003e96 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	58024400 	.word	0x58024400
 8003ec4:	ffff0007 	.word	0xffff0007

08003ec8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ed6:	4b53      	ldr	r3, [pc, #332]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	d101      	bne.n	8003ee6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e099      	b.n	800401a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ee6:	4b4f      	ldr	r3, [pc, #316]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a4e      	ldr	r2, [pc, #312]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003eec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef2:	f7fd f893 	bl	800101c <HAL_GetTick>
 8003ef6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ef8:	e008      	b.n	8003f0c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003efa:	f7fd f88f 	bl	800101c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e086      	b.n	800401a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003f0c:	4b45      	ldr	r3, [pc, #276]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003f18:	4b42      	ldr	r3, [pc, #264]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	051b      	lsls	r3, r3, #20
 8003f26:	493f      	ldr	r1, [pc, #252]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	3b01      	subs	r3, #1
 8003f32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	025b      	lsls	r3, r3, #9
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	041b      	lsls	r3, r3, #16
 8003f4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	3b01      	subs	r3, #1
 8003f56:	061b      	lsls	r3, r3, #24
 8003f58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f5c:	4931      	ldr	r1, [pc, #196]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003f62:	4b30      	ldr	r3, [pc, #192]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	492d      	ldr	r1, [pc, #180]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003f74:	4b2b      	ldr	r3, [pc, #172]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f78:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	4928      	ldr	r1, [pc, #160]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003f86:	4b27      	ldr	r3, [pc, #156]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	4a26      	ldr	r2, [pc, #152]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003f92:	4b24      	ldr	r3, [pc, #144]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f96:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <RCCEx_PLL3_Config+0x160>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	69d2      	ldr	r2, [r2, #28]
 8003f9e:	00d2      	lsls	r2, r2, #3
 8003fa0:	4920      	ldr	r1, [pc, #128]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003faa:	4a1e      	ldr	r2, [pc, #120]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d106      	bne.n	8003fc6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbc:	4a19      	ldr	r2, [pc, #100]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fbe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003fc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003fc4:	e00f      	b.n	8003fe6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d106      	bne.n	8003fda <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003fcc:	4b15      	ldr	r3, [pc, #84]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fd2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003fd8:	e005      	b.n	8003fe6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003fda:	4b12      	ldr	r3, [pc, #72]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fde:	4a11      	ldr	r2, [pc, #68]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fe0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a0e      	ldr	r2, [pc, #56]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff2:	f7fd f813 	bl	800101c <HAL_GetTick>
 8003ff6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ff8:	e008      	b.n	800400c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003ffa:	f7fd f80f 	bl	800101c <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e006      	b.n	800401a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800400c:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <RCCEx_PLL3_Config+0x15c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	58024400 	.word	0x58024400
 8004028:	ffff0007 	.word	0xffff0007

0800402c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e10f      	b.n	800425e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a87      	ldr	r2, [pc, #540]	@ (8004268 <HAL_SPI_Init+0x23c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00f      	beq.n	800406e <HAL_SPI_Init+0x42>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a86      	ldr	r2, [pc, #536]	@ (800426c <HAL_SPI_Init+0x240>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d00a      	beq.n	800406e <HAL_SPI_Init+0x42>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a84      	ldr	r2, [pc, #528]	@ (8004270 <HAL_SPI_Init+0x244>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d005      	beq.n	800406e <HAL_SPI_Init+0x42>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	2b0f      	cmp	r3, #15
 8004068:	d901      	bls.n	800406e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e0f7      	b.n	800425e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f001 fa64 	bl	800553c <SPI_GetPacketSize>
 8004074:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a7b      	ldr	r2, [pc, #492]	@ (8004268 <HAL_SPI_Init+0x23c>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d00c      	beq.n	800409a <HAL_SPI_Init+0x6e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a79      	ldr	r2, [pc, #484]	@ (800426c <HAL_SPI_Init+0x240>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d007      	beq.n	800409a <HAL_SPI_Init+0x6e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a78      	ldr	r2, [pc, #480]	@ (8004270 <HAL_SPI_Init+0x244>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d002      	beq.n	800409a <HAL_SPI_Init+0x6e>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2b08      	cmp	r3, #8
 8004098:	d811      	bhi.n	80040be <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800409e:	4a72      	ldr	r2, [pc, #456]	@ (8004268 <HAL_SPI_Init+0x23c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d009      	beq.n	80040b8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a70      	ldr	r2, [pc, #448]	@ (800426c <HAL_SPI_Init+0x240>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d004      	beq.n	80040b8 <HAL_SPI_Init+0x8c>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a6f      	ldr	r2, [pc, #444]	@ (8004270 <HAL_SPI_Init+0x244>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d104      	bne.n	80040c2 <HAL_SPI_Init+0x96>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b10      	cmp	r3, #16
 80040bc:	d901      	bls.n	80040c2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e0cd      	b.n	800425e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fc fd02 	bl	8000ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80040fe:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004108:	d119      	bne.n	800413e <HAL_SPI_Init+0x112>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004112:	d103      	bne.n	800411c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004118:	2b00      	cmp	r3, #0
 800411a:	d008      	beq.n	800412e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10c      	bne.n	800413e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004128:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800412c:	d107      	bne.n	800413e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800413c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00f      	beq.n	800416a <HAL_SPI_Init+0x13e>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	2b06      	cmp	r3, #6
 8004150:	d90b      	bls.n	800416a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	430a      	orrs	r2, r1
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	e007      	b.n	800417a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004178:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69da      	ldr	r2, [r3, #28]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004182:	431a      	orrs	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	431a      	orrs	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418c:	ea42 0103 	orr.w	r1, r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	431a      	orrs	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	431a      	orrs	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ce:	431a      	orrs	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	431a      	orrs	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041da:	ea42 0103 	orr.w	r1, r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d113      	bne.n	800421a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004204:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004218:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0201 	bic.w	r2, r2, #1
 8004228:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40013000 	.word	0x40013000
 800426c:	40003800 	.word	0x40003800
 8004270:	40003c00 	.word	0x40003c00

08004274 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af02      	add	r7, sp, #8
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	603b      	str	r3, [r7, #0]
 8004280:	4613      	mov	r3, r2
 8004282:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	3320      	adds	r3, #32
 800428a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800428c:	f7fc fec6 	bl	800101c <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b01      	cmp	r3, #1
 800429c:	d001      	beq.n	80042a2 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800429e:	2302      	movs	r3, #2
 80042a0:	e1d1      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d002      	beq.n	80042ae <HAL_SPI_Transmit+0x3a>
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e1c9      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_SPI_Transmit+0x4c>
 80042bc:	2302      	movs	r3, #2
 80042be:	e1c2      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2203      	movs	r2, #3
 80042cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	88fa      	ldrh	r2, [r7, #6]
 80042e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	88fa      	ldrh	r2, [r7, #6]
 80042ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8004318:	d108      	bne.n	800432c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e009      	b.n	8004340 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800433e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	4b96      	ldr	r3, [pc, #600]	@ (80045a0 <HAL_SPI_Transmit+0x32c>)
 8004348:	4013      	ands	r3, r2
 800434a:	88f9      	ldrh	r1, [r7, #6]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	430b      	orrs	r3, r1
 8004352:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0201 	orr.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800436c:	d107      	bne.n	800437e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800437c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	2b0f      	cmp	r3, #15
 8004384:	d947      	bls.n	8004416 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004386:	e03f      	b.n	8004408 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b02      	cmp	r3, #2
 8004394:	d114      	bne.n	80043c0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	1d1a      	adds	r2, r3, #4
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80043be:	e023      	b.n	8004408 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043c0:	f7fc fe2c 	bl	800101c <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d803      	bhi.n	80043d8 <HAL_SPI_Transmit+0x164>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d6:	d102      	bne.n	80043de <HAL_SPI_Transmit+0x16a>
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d114      	bne.n	8004408 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 ffde 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e11e      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800440e:	b29b      	uxth	r3, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1b9      	bne.n	8004388 <HAL_SPI_Transmit+0x114>
 8004414:	e0f1      	b.n	80045fa <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	2b07      	cmp	r3, #7
 800441c:	f240 80e6 	bls.w	80045ec <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004420:	e05d      	b.n	80044de <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b02      	cmp	r3, #2
 800442e:	d132      	bne.n	8004496 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004436:	b29b      	uxth	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	d918      	bls.n	800446e <HAL_SPI_Transmit+0x1fa>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004440:	2b00      	cmp	r3, #0
 8004442:	d014      	beq.n	800446e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6812      	ldr	r2, [r2, #0]
 800444e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004454:	1d1a      	adds	r2, r3, #4
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b02      	subs	r3, #2
 8004464:	b29a      	uxth	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800446c:	e037      	b.n	80044de <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004472:	881a      	ldrh	r2, [r3, #0]
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447c:	1c9a      	adds	r2, r3, #2
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004488:	b29b      	uxth	r3, r3
 800448a:	3b01      	subs	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004494:	e023      	b.n	80044de <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004496:	f7fc fdc1 	bl	800101c <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d803      	bhi.n	80044ae <HAL_SPI_Transmit+0x23a>
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ac:	d102      	bne.n	80044b4 <HAL_SPI_Transmit+0x240>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d114      	bne.n	80044de <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 ff73 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e0b3      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d19b      	bne.n	8004422 <HAL_SPI_Transmit+0x1ae>
 80044ea:	e086      	b.n	80045fa <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d154      	bne.n	80045a4 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b03      	cmp	r3, #3
 8004504:	d918      	bls.n	8004538 <HAL_SPI_Transmit+0x2c4>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450a:	2b40      	cmp	r3, #64	@ 0x40
 800450c:	d914      	bls.n	8004538 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451e:	1d1a      	adds	r2, r3, #4
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b04      	subs	r3, #4
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004536:	e059      	b.n	80045ec <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800453e:	b29b      	uxth	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d917      	bls.n	8004574 <HAL_SPI_Transmit+0x300>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004548:	2b00      	cmp	r3, #0
 800454a:	d013      	beq.n	8004574 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004550:	881a      	ldrh	r2, [r3, #0]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455a:	1c9a      	adds	r2, r3, #2
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b02      	subs	r3, #2
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004572:	e03b      	b.n	80045ec <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	3320      	adds	r3, #32
 800457e:	7812      	ldrb	r2, [r2, #0]
 8004580:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004586:	1c5a      	adds	r2, r3, #1
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800459e:	e025      	b.n	80045ec <HAL_SPI_Transmit+0x378>
 80045a0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a4:	f7fc fd3a 	bl	800101c <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d803      	bhi.n	80045bc <HAL_SPI_Transmit+0x348>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d102      	bne.n	80045c2 <HAL_SPI_Transmit+0x34e>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d114      	bne.n	80045ec <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 feec 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e02c      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f47f af79 	bne.w	80044ec <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2200      	movs	r2, #0
 8004602:	2108      	movs	r1, #8
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 ff6b 	bl	80054e0 <SPI_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d007      	beq.n	8004620 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004616:	f043 0220 	orr.w	r2, r3, #32
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f000 febd 	bl	80053a0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e000      	b.n	8004646 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8004644:	2300      	movs	r3, #0
  }
}
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop

08004650 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4613      	mov	r3, r2
 800465e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	b29b      	uxth	r3, r3
 8004668:	3301      	adds	r3, #1
 800466a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3330      	adds	r3, #48	@ 0x30
 8004672:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004674:	f7fc fcd2 	bl	800101c <HAL_GetTick>
 8004678:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b01      	cmp	r3, #1
 8004684:	d001      	beq.n	800468a <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
 8004688:	e250      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <HAL_SPI_Receive+0x46>
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e248      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_SPI_Receive+0x58>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e241      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2204      	movs	r2, #4
 80046b4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	88fa      	ldrh	r2, [r7, #6]
 80046ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	88fa      	ldrh	r2, [r7, #6]
 80046d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8004700:	d108      	bne.n	8004714 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	e009      	b.n	8004728 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004726:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685a      	ldr	r2, [r3, #4]
 800472e:	4b95      	ldr	r3, [pc, #596]	@ (8004984 <HAL_SPI_Receive+0x334>)
 8004730:	4013      	ands	r3, r2
 8004732:	88f9      	ldrh	r1, [r7, #6]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	430b      	orrs	r3, r1
 800473a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004754:	d107      	bne.n	8004766 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004764:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	2b0f      	cmp	r3, #15
 800476c:	d96c      	bls.n	8004848 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800476e:	e064      	b.n	800483a <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b01      	cmp	r3, #1
 8004784:	d114      	bne.n	80047b0 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800478e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004790:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004796:	1d1a      	adds	r2, r3, #4
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80047ae:	e044      	b.n	800483a <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	8bfa      	ldrh	r2, [r7, #30]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d919      	bls.n	80047f2 <HAL_SPI_Receive+0x1a2>
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d014      	beq.n	80047f2 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047d2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047d8:	1d1a      	adds	r2, r3, #4
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80047f0:	e023      	b.n	800483a <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047f2:	f7fc fc13 	bl	800101c <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d803      	bhi.n	800480a <HAL_SPI_Receive+0x1ba>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004808:	d102      	bne.n	8004810 <HAL_SPI_Receive+0x1c0>
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d114      	bne.n	800483a <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fdc5 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800481c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e178      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d194      	bne.n	8004770 <HAL_SPI_Receive+0x120>
 8004846:	e15e      	b.n	8004b06 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	2b07      	cmp	r3, #7
 800484e:	f240 8153 	bls.w	8004af8 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004852:	e08f      	b.n	8004974 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b01      	cmp	r3, #1
 8004868:	d114      	bne.n	8004894 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	8812      	ldrh	r2, [r2, #0]
 8004872:	b292      	uxth	r2, r2
 8004874:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800487a:	1c9a      	adds	r2, r3, #2
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004886:	b29b      	uxth	r3, r3
 8004888:	3b01      	subs	r3, #1
 800488a:	b29a      	uxth	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004892:	e06f      	b.n	8004974 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800489a:	b29b      	uxth	r3, r3
 800489c:	8bfa      	ldrh	r2, [r7, #30]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d924      	bls.n	80048ec <HAL_SPI_Receive+0x29c>
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01f      	beq.n	80048ec <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	8812      	ldrh	r2, [r2, #0]
 80048b4:	b292      	uxth	r2, r2
 80048b6:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048bc:	1c9a      	adds	r2, r3, #2
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	8812      	ldrh	r2, [r2, #0]
 80048ca:	b292      	uxth	r2, r2
 80048cc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048d2:	1c9a      	adds	r2, r3, #2
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b02      	subs	r3, #2
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80048ea:	e043      	b.n	8004974 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d119      	bne.n	800492c <HAL_SPI_Receive+0x2dc>
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d014      	beq.n	800492c <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	8812      	ldrh	r2, [r2, #0]
 800490a:	b292      	uxth	r2, r2
 800490c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004912:	1c9a      	adds	r2, r3, #2
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800492a:	e023      	b.n	8004974 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800492c:	f7fc fb76 	bl	800101c <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	429a      	cmp	r2, r3
 800493a:	d803      	bhi.n	8004944 <HAL_SPI_Receive+0x2f4>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004942:	d102      	bne.n	800494a <HAL_SPI_Receive+0x2fa>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d114      	bne.n	8004974 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 fd28 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004956:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e0db      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	f47f af69 	bne.w	8004854 <HAL_SPI_Receive+0x204>
 8004982:	e0c0      	b.n	8004b06 <HAL_SPI_Receive+0x4b6>
 8004984:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b01      	cmp	r3, #1
 800499c:	d117      	bne.n	80049ce <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	b2d2      	uxtb	r2, r2
 80049ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049b4:	1c5a      	adds	r2, r3, #1
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80049cc:	e094      	b.n	8004af8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	8bfa      	ldrh	r2, [r7, #30]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d946      	bls.n	8004a6a <HAL_SPI_Receive+0x41a>
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d041      	beq.n	8004a6a <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049f2:	7812      	ldrb	r2, [r2, #0]
 80049f4:	b2d2      	uxtb	r2, r2
 80049f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a0e:	7812      	ldrb	r2, [r2, #0]
 8004a10:	b2d2      	uxtb	r2, r2
 8004a12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a18:	1c5a      	adds	r2, r3, #1
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a2a:	7812      	ldrb	r2, [r2, #0]
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a46:	7812      	ldrb	r2, [r2, #0]
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b04      	subs	r3, #4
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004a68:	e046      	b.n	8004af8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b03      	cmp	r3, #3
 8004a74:	d81c      	bhi.n	8004ab0 <HAL_SPI_Receive+0x460>
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d017      	beq.n	8004ab0 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a8c:	7812      	ldrb	r2, [r2, #0]
 8004a8e:	b2d2      	uxtb	r2, r2
 8004a90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004aae:	e023      	b.n	8004af8 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab0:	f7fc fab4 	bl	800101c <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d803      	bhi.n	8004ac8 <HAL_SPI_Receive+0x478>
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac6:	d102      	bne.n	8004ace <HAL_SPI_Receive+0x47e>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d114      	bne.n	8004af8 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fc66 	bl	80053a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ada:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e019      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f47f af41 	bne.w	8004988 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 fc4a 	bl	80053a0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e000      	b.n	8004b2c <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
  }
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3720      	adds	r7, #32
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3320      	adds	r3, #32
 8004b48:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d001      	beq.n	8004b5a <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
 8004b58:	e0e9      	b.n	8004d2e <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <HAL_SPI_TransmitReceive_IT+0x38>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d002      	beq.n	8004b6c <HAL_SPI_TransmitReceive_IT+0x38>
 8004b66:	887b      	ldrh	r3, [r7, #2]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0de      	b.n	8004d2e <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d101      	bne.n	8004b7e <HAL_SPI_TransmitReceive_IT+0x4a>
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e0d7      	b.n	8004d2e <HAL_SPI_TransmitReceive_IT+0x1fa>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2205      	movs	r2, #5
 8004b8a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	887a      	ldrh	r2, [r7, #2]
 8004ba0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	887a      	ldrh	r2, [r7, #2]
 8004ba8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	887a      	ldrh	r2, [r7, #2]
 8004bb6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	887a      	ldrh	r2, [r7, #2]
 8004bbe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	2b0f      	cmp	r3, #15
 8004bd2:	d906      	bls.n	8004be2 <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4a59      	ldr	r2, [pc, #356]	@ (8004d3c <HAL_SPI_TransmitReceive_IT+0x208>)
 8004bd8:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4a58      	ldr	r2, [pc, #352]	@ (8004d40 <HAL_SPI_TransmitReceive_IT+0x20c>)
 8004bde:	671a      	str	r2, [r3, #112]	@ 0x70
 8004be0:	e010      	b.n	8004c04 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	2b07      	cmp	r3, #7
 8004be8:	d906      	bls.n	8004bf8 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4a55      	ldr	r2, [pc, #340]	@ (8004d44 <HAL_SPI_TransmitReceive_IT+0x210>)
 8004bee:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	4a55      	ldr	r2, [pc, #340]	@ (8004d48 <HAL_SPI_TransmitReceive_IT+0x214>)
 8004bf4:	675a      	str	r2, [r3, #116]	@ 0x74
 8004bf6:	e005      	b.n	8004c04 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4a54      	ldr	r2, [pc, #336]	@ (8004d4c <HAL_SPI_TransmitReceive_IT+0x218>)
 8004bfc:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	4a53      	ldr	r2, [pc, #332]	@ (8004d50 <HAL_SPI_TransmitReceive_IT+0x21c>)
 8004c02:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8004c12:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	4b4e      	ldr	r3, [pc, #312]	@ (8004d54 <HAL_SPI_TransmitReceive_IT+0x220>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	8879      	ldrh	r1, [r7, #2]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	430b      	orrs	r3, r1
 8004c26:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8004c38:	e054      	b.n	8004ce4 <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	2b0f      	cmp	r3, #15
 8004c40:	d919      	bls.n	8004c76 <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c52:	1d1a      	adds	r2, r3, #4
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	e036      	b.n	8004ce4 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	2b07      	cmp	r3, #7
 8004c7c:	d918      	bls.n	8004cb0 <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c82:	881a      	ldrh	r2, [r3, #0]
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8c:	1c9a      	adds	r2, r3, #2
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	617b      	str	r3, [r7, #20]
 8004cae:	e019      	b.n	8004ce4 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3320      	adds	r3, #32
 8004cba:	7812      	ldrb	r2, [r2, #0]
 8004cbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d102      	bne.n	8004cf8 <HAL_SPI_TransmitReceive_IT+0x1c4>
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1a0      	bne.n	8004c3a <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6919      	ldr	r1, [r3, #16]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	f240 736c 	movw	r3, #1900	@ 0x76c
 8004d0e:	430b      	orrs	r3, r1
 8004d10:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d1a:	d107      	bne.n	8004d2c <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	371c      	adds	r7, #28
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	08005347 	.word	0x08005347
 8004d40:	08005237 	.word	0x08005237
 8004d44:	080051d7 	.word	0x080051d7
 8004d48:	080052e9 	.word	0x080052e9
 8004d4c:	08005179 	.word	0x08005179
 8004d50:	0800528f 	.word	0x0800528f
 8004d54:	ffff0000 	.word	0xffff0000

08004d58 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08a      	sub	sp, #40	@ 0x28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8004d70:	6a3a      	ldr	r2, [r7, #32]
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	4013      	ands	r3, r2
 8004d76:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8004d80:	2300      	movs	r3, #0
 8004d82:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004d8a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3330      	adds	r3, #48	@ 0x30
 8004d92:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d010      	beq.n	8004dc0 <HAL_SPI_IRQHandler+0x68>
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	f003 0308 	and.w	r3, r3, #8
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00b      	beq.n	8004dc0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699a      	ldr	r2, [r3, #24]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004db6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f9b9 	bl	8005130 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8004dbe:	e192      	b.n	80050e6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d113      	bne.n	8004df2 <HAL_SPI_IRQHandler+0x9a>
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	f003 0320 	and.w	r3, r3, #32
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10e      	bne.n	8004df2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d009      	beq.n	8004df2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	4798      	blx	r3
    hspi->RxISR(hspi);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	4798      	blx	r3
    handled = 1UL;
 8004dee:	2301      	movs	r3, #1
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10f      	bne.n	8004e1c <HAL_SPI_IRQHandler+0xc4>
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00a      	beq.n	8004e1c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d105      	bne.n	8004e1c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	4798      	blx	r3
    handled = 1UL;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	f003 0320 	and.w	r3, r3, #32
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10f      	bne.n	8004e46 <HAL_SPI_IRQHandler+0xee>
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00a      	beq.n	8004e46 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d105      	bne.n	8004e46 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	4798      	blx	r3
    handled = 1UL;
 8004e42:	2301      	movs	r3, #1
 8004e44:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f040 8147 	bne.w	80050dc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 808b 	beq.w	8004f70 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 0208 	orr.w	r2, r2, #8
 8004e68:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	699a      	ldr	r2, [r3, #24]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0210 	orr.w	r2, r2, #16
 8004e78:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699a      	ldr	r2, [r3, #24]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e88:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0208 	bic.w	r2, r2, #8
 8004e98:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d13d      	bne.n	8004f24 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8004ea8:	e036      	b.n	8004f18 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	2b0f      	cmp	r3, #15
 8004eb0:	d90b      	bls.n	8004eca <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004eba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ebc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ec2:	1d1a      	adds	r2, r3, #4
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	665a      	str	r2, [r3, #100]	@ 0x64
 8004ec8:	e01d      	b.n	8004f06 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	2b07      	cmp	r3, #7
 8004ed0:	d90b      	bls.n	8004eea <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	8812      	ldrh	r2, [r2, #0]
 8004eda:	b292      	uxth	r2, r2
 8004edc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ee2:	1c9a      	adds	r2, r3, #2
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	665a      	str	r2, [r3, #100]	@ 0x64
 8004ee8:	e00d      	b.n	8004f06 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ef6:	7812      	ldrb	r2, [r2, #0]
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	b29a      	uxth	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1c2      	bne.n	8004eaa <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 fa3b 	bl	80053a0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 f8ed 	bl	800511c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004f42:	e0d0      	b.n	80050e6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8004f44:	7cfb      	ldrb	r3, [r7, #19]
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d103      	bne.n	8004f52 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7fb fb2a 	bl	80005a4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8004f50:	e0c6      	b.n	80050e0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8004f52:	7cfb      	ldrb	r3, [r7, #19]
 8004f54:	2b04      	cmp	r3, #4
 8004f56:	d103      	bne.n	8004f60 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 f8d5 	bl	8005108 <HAL_SPI_RxCpltCallback>
    return;
 8004f5e:	e0bf      	b.n	80050e0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	f040 80bc 	bne.w	80050e0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 f8c3 	bl	80050f4 <HAL_SPI_TxCpltCallback>
    return;
 8004f6e:	e0b7      	b.n	80050e0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f000 80b5 	beq.w	80050e6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00f      	beq.n	8004fa6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f8c:	f043 0204 	orr.w	r2, r3, #4
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	699a      	ldr	r2, [r3, #24]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fa4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00f      	beq.n	8004fd0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fb6:	f043 0201 	orr.w	r2, r3, #1
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fce:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00f      	beq.n	8004ffa <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe0:	f043 0208 	orr.w	r2, r3, #8
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	699a      	ldr	r2, [r3, #24]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ff8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00f      	beq.n	8005024 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800500a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	699a      	ldr	r2, [r3, #24]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0220 	orr.w	r2, r2, #32
 8005022:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800502a:	2b00      	cmp	r3, #0
 800502c:	d05a      	beq.n	80050e4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 0201 	bic.w	r2, r2, #1
 800503c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6919      	ldr	r1, [r3, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	4b28      	ldr	r3, [pc, #160]	@ (80050ec <HAL_SPI_IRQHandler+0x394>)
 800504a:	400b      	ands	r3, r1
 800504c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005054:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005058:	d138      	bne.n	80050cc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005068:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800506e:	2b00      	cmp	r3, #0
 8005070:	d013      	beq.n	800509a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005076:	4a1e      	ldr	r2, [pc, #120]	@ (80050f0 <HAL_SPI_IRQHandler+0x398>)
 8005078:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800507e:	4618      	mov	r0, r3
 8005080:	f7fc f984 	bl	800138c <HAL_DMA_Abort_IT>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d007      	beq.n	800509a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005090:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d020      	beq.n	80050e4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050a6:	4a12      	ldr	r2, [pc, #72]	@ (80050f0 <HAL_SPI_IRQHandler+0x398>)
 80050a8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fc f96c 	bl	800138c <HAL_DMA_Abort_IT>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d014      	beq.n	80050e4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80050ca:	e00b      	b.n	80050e4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f821 	bl	800511c <HAL_SPI_ErrorCallback>
    return;
 80050da:	e003      	b.n	80050e4 <HAL_SPI_IRQHandler+0x38c>
    return;
 80050dc:	bf00      	nop
 80050de:	e002      	b.n	80050e6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80050e0:	bf00      	nop
 80050e2:	e000      	b.n	80050e6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80050e4:	bf00      	nop
  }
}
 80050e6:	3728      	adds	r7, #40	@ 0x28
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	fffffc94 	.word	0xfffffc94
 80050f0:	08005145 	.word	0x08005145

080050f4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005150:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f7ff ffd6 	bl	800511c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005170:	bf00      	nop
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800518c:	7812      	ldrb	r2, [r2, #0]
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d107      	bne.n	80051ca <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0201 	bic.w	r2, r2, #1
 80051c8:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b085      	sub	sp, #20
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3330      	adds	r3, #48	@ 0x30
 80051e4:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	8812      	ldrh	r2, [r2, #0]
 80051ee:	b292      	uxth	r2, r2
 80051f0:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051f6:	1c9a      	adds	r2, r3, #2
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005202:	b29b      	uxth	r3, r3
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d107      	bne.n	800522a <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0201 	bic.w	r2, r2, #1
 8005228:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800522a:	bf00      	nop
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005246:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005248:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800524e:	1d1a      	adds	r2, r3, #4
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800526c:	b29b      	uxth	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d107      	bne.n	8005282 <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0201 	bic.w	r2, r2, #1
 8005280:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	3320      	adds	r3, #32
 80052a0:	7812      	ldrb	r2, [r2, #0]
 80052a2:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d107      	bne.n	80052dc <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	691a      	ldr	r2, [r3, #16]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0202 	bic.w	r2, r2, #2
 80052da:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	3320      	adds	r3, #32
 80052f6:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052fc:	881a      	ldrh	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005306:	1c9a      	adds	r2, r3, #2
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005324:	b29b      	uxth	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d107      	bne.n	800533a <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0202 	bic.w	r2, r2, #2
 8005338:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800533a:	bf00      	nop
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535e:	1d1a      	adds	r2, r3, #4
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d107      	bne.n	8005392 <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0202 	bic.w	r2, r2, #2
 8005390:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005392:	bf00      	nop
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699a      	ldr	r2, [r3, #24]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0208 	orr.w	r2, r2, #8
 80053be:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699a      	ldr	r2, [r3, #24]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0210 	orr.w	r2, r2, #16
 80053ce:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0201 	bic.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6919      	ldr	r1, [r3, #16]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	4b3c      	ldr	r3, [pc, #240]	@ (80054dc <SPI_CloseTransfer+0x13c>)
 80053ec:	400b      	ands	r3, r1
 80053ee:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80053fe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b04      	cmp	r3, #4
 800540a:	d014      	beq.n	8005436 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00f      	beq.n	8005436 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800541c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699a      	ldr	r2, [r3, #24]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0220 	orr.w	r2, r2, #32
 8005434:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b03      	cmp	r3, #3
 8005440:	d014      	beq.n	800546c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00f      	beq.n	800546c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005452:	f043 0204 	orr.w	r2, r3, #4
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699a      	ldr	r2, [r3, #24]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800546a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00f      	beq.n	8005496 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800547c:	f043 0201 	orr.w	r2, r3, #1
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699a      	ldr	r2, [r3, #24]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005494:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00f      	beq.n	80054c0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054a6:	f043 0208 	orr.w	r2, r3, #8
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699a      	ldr	r2, [r3, #24]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054be:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80054d0:	bf00      	nop
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr
 80054dc:	fffffc90 	.word	0xfffffc90

080054e0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	603b      	str	r3, [r7, #0]
 80054ec:	4613      	mov	r3, r2
 80054ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80054f0:	e010      	b.n	8005514 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054f2:	f7fb fd93 	bl	800101c <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d803      	bhi.n	800550a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005508:	d102      	bne.n	8005510 <SPI_WaitOnFlagUntilTimeout+0x30>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e00f      	b.n	8005534 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	695a      	ldr	r2, [r3, #20]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	4013      	ands	r3, r2
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	429a      	cmp	r2, r3
 8005522:	bf0c      	ite	eq
 8005524:	2301      	moveq	r3, #1
 8005526:	2300      	movne	r3, #0
 8005528:	b2db      	uxtb	r3, r3
 800552a:	461a      	mov	r2, r3
 800552c:	79fb      	ldrb	r3, [r7, #7]
 800552e:	429a      	cmp	r2, r3
 8005530:	d0df      	beq.n	80054f2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005548:	095b      	lsrs	r3, r3, #5
 800554a:	3301      	adds	r3, #1
 800554c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	3301      	adds	r3, #1
 8005554:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	3307      	adds	r3, #7
 800555a:	08db      	lsrs	r3, r3, #3
 800555c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	fb02 f303 	mul.w	r3, r2, r3
}
 8005566:	4618      	mov	r0, r3
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr

08005572 <memset>:
 8005572:	4402      	add	r2, r0
 8005574:	4603      	mov	r3, r0
 8005576:	4293      	cmp	r3, r2
 8005578:	d100      	bne.n	800557c <memset+0xa>
 800557a:	4770      	bx	lr
 800557c:	f803 1b01 	strb.w	r1, [r3], #1
 8005580:	e7f9      	b.n	8005576 <memset+0x4>
	...

08005584 <__libc_init_array>:
 8005584:	b570      	push	{r4, r5, r6, lr}
 8005586:	4d0d      	ldr	r5, [pc, #52]	@ (80055bc <__libc_init_array+0x38>)
 8005588:	4c0d      	ldr	r4, [pc, #52]	@ (80055c0 <__libc_init_array+0x3c>)
 800558a:	1b64      	subs	r4, r4, r5
 800558c:	10a4      	asrs	r4, r4, #2
 800558e:	2600      	movs	r6, #0
 8005590:	42a6      	cmp	r6, r4
 8005592:	d109      	bne.n	80055a8 <__libc_init_array+0x24>
 8005594:	4d0b      	ldr	r5, [pc, #44]	@ (80055c4 <__libc_init_array+0x40>)
 8005596:	4c0c      	ldr	r4, [pc, #48]	@ (80055c8 <__libc_init_array+0x44>)
 8005598:	f000 f818 	bl	80055cc <_init>
 800559c:	1b64      	subs	r4, r4, r5
 800559e:	10a4      	asrs	r4, r4, #2
 80055a0:	2600      	movs	r6, #0
 80055a2:	42a6      	cmp	r6, r4
 80055a4:	d105      	bne.n	80055b2 <__libc_init_array+0x2e>
 80055a6:	bd70      	pop	{r4, r5, r6, pc}
 80055a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80055ac:	4798      	blx	r3
 80055ae:	3601      	adds	r6, #1
 80055b0:	e7ee      	b.n	8005590 <__libc_init_array+0xc>
 80055b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80055b6:	4798      	blx	r3
 80055b8:	3601      	adds	r6, #1
 80055ba:	e7f2      	b.n	80055a2 <__libc_init_array+0x1e>
 80055bc:	080055f4 	.word	0x080055f4
 80055c0:	080055f4 	.word	0x080055f4
 80055c4:	080055f4 	.word	0x080055f4
 80055c8:	080055f8 	.word	0x080055f8

080055cc <_init>:
 80055cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ce:	bf00      	nop
 80055d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d2:	bc08      	pop	{r3}
 80055d4:	469e      	mov	lr, r3
 80055d6:	4770      	bx	lr

080055d8 <_fini>:
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	bf00      	nop
 80055dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055de:	bc08      	pop	{r3}
 80055e0:	469e      	mov	lr, r3
 80055e2:	4770      	bx	lr
