// Seed: 2961298891
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input supply0 id_3
    , id_8,
    input uwire id_4,
    output supply0 id_5,
    input wand id_6
);
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter \id_16 = 32'd60,
    parameter id_0   = 32'd68,
    parameter id_10  = 32'd76,
    parameter id_11  = 32'd9,
    parameter id_22  = 32'd73,
    parameter id_4   = 32'd3,
    parameter id_5   = 32'd87,
    parameter id_7   = 32'd54,
    parameter id_9   = 32'd73
) (
    input wire _id_0,
    output tri1 id_1
    , _id_7,
    input tri1 id_2,
    input supply1 id_3,
    input wand _id_4,
    input tri1 _id_5
);
  wire id_8, _id_9;
  parameter id_10 = 1;
  wire  _id_11;
  defparam id_10.id_10 = 1;
  logic \id_12 ;
  ;
  logic [1 : id_7] id_13;
  ;
  wire [id_11 : id_5] id_14;
  wire id_15;
  wire _ \id_16 ;
  parameter id_17 = -1 & id_10;
  assign #id_18 id_11 = id_11;
  wire id_19;
  wire [1  ^  id_0  ^  id_9 : -1] id_20;
  logic id_21, _id_22;
  always
    if (1)
      @(posedge (id_18) ^ id_8 or negedge id_9) begin : LABEL_0
        id_13 = $clog2(id_10);
        ;
      end
    else
      @(negedge id_20 or posedge \id_12 ) begin : LABEL_1
        id_21[id_22 : \id_16 ] <= -1;
      end
  wire id_23 = -1 - id_23;
  wire id_24;
  assign id_7 = id_23;
  logic [id_4 : -1] id_25;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
