#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001f916ac0850 .scope module, "dmem_tb" "dmem_tb" 2 4;
 .timescale -9 -10;
v000001f916ab33a0_0 .var "address", 31 0;
v000001f916ab3440_0 .net "busywait", 0 0, v000001f916a835c0_0;  1 drivers
v000001f916ab34e0_0 .var "clock", 0 0;
v000001f916ab3580_0 .var "read", 3 0;
v000001f916ab3e90_0 .net "readdata", 31 0, v000001f916aad1d0_0;  1 drivers
v000001f916ab3990_0 .var "reset", 0 0;
v000001f916ab42f0_0 .var "write", 2 0;
v000001f916ab4390_0 .var "writedata", 31 0;
S_000001f916ac09e0 .scope module, "uut" "dmem" 2 17, 3 3 0, S_000001f916ac0850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000001f916a833a0_0 .net "address", 31 0, v000001f916ab33a0_0;  1 drivers
v000001f916a835c0_0 .var "busywait", 0 0;
v000001f916a83120_0 .net "clock", 0 0, v000001f916ab34e0_0;  1 drivers
v000001f9168fc540_0 .var/i "i", 31 0;
v000001f916ac0b70 .array "memory_array", 0 255, 7 0;
v000001f916ac0c10_0 .net "read", 3 0, v000001f916ab3580_0;  1 drivers
v000001f916aad130_0 .var "readaccess", 0 0;
v000001f916aad1d0_0 .var "readdata", 31 0;
v000001f916ab3120_0 .net "reset", 0 0, v000001f916ab3990_0;  1 drivers
v000001f916ab31c0_0 .net "write", 2 0, v000001f916ab42f0_0;  1 drivers
v000001f916ab3260_0 .var "writeaccess", 0 0;
v000001f916ab3300_0 .net "writedata", 31 0, v000001f916ab4390_0;  1 drivers
E_000001f916aab7d0 .event negedge, v000001f916a83120_0;
    .scope S_000001f916ac09e0;
T_0 ;
    %wait E_000001f916aab7d0;
    %load/vec4 v000001f916ab3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9168fc540_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001f9168fc540_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001f9168fc540_0;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %load/vec4 v000001f9168fc540_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9168fc540_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916a835c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916aad130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916ab3260_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f916ac0c10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001f916ab31c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v000001f916aad130_0, 0, 1;
    %load/vec4 v000001f916ac0c10_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v000001f916ab31c0_0;
    %parti/s 1, 2, 3;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v000001f916ab3260_0, 0, 1;
    %load/vec4 v000001f916aad130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %delay 20, 0;
    %load/vec4 v000001f916ac0c10_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.12 ;
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.13 ;
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.14 ;
    %load/vec4 v000001f916a833a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %load/vec4 v000001f916a833a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.16 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001f916a833a0_0;
    %load/vec4a v000001f916ac0b70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f916aad1d0_0, 0, 32;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
T_0.10 ;
    %load/vec4 v000001f916ab3260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %delay 20, 0;
    %load/vec4 v000001f916ab31c0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %jmp T_0.25;
T_0.21 ;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001f916a833a0_0;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %jmp T_0.25;
T_0.22 ;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001f916a833a0_0;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %jmp T_0.25;
T_0.23 ;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001f916a833a0_0;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001f916a833a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001f916a833a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %load/vec4 v000001f916ab3300_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001f916a833a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001f916ac0b70, 4, 0;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
T_0.19 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f916ac0850;
T_1 ;
    %delay 50, 0;
    %load/vec4 v000001f916ab34e0_0;
    %inv;
    %store/vec4 v000001f916ab34e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f916ac0850;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916ab34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916ab3990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f916ab4390_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f916ab3990_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f916ab3990_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v000001f916ab4390_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v000001f916ab4390_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v000001f916ab4390_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f916ab42f0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001f916ab33a0_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f916ab3580_0, 0, 4;
    %delay 500, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f916ac0850;
T_3 ;
    %vpi_call 2 120 "$monitor", "T=%0t | Addr=0x%h | WData=0x%h | RData=0x%h | Write=%b | Read=%b | BusyWait=%b", $time, v000001f916ab33a0_0, v000001f916ab4390_0, v000001f916ab3e90_0, v000001f916ab42f0_0, v000001f916ab3580_0, v000001f916ab3440_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dmem_tb.v";
    "./dmem.v";
