{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:26:24 2020 " "Info: Processing started: Thu Jul 30 10:26:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_2self.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file lab7_2self.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_2self " "Info: Found entity 1: lab7_2self" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 control " "Info: Found entity 2: control" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 freq_div " "Info: Found entity 3: freq_div" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd_to_seg7_1 " "Info: Found entity 4: bcd_to_seg7_1" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 seg7_select " "Info: Found entity 5: seg7_select" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 332 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 greenredman " "Info: Found entity 6: greenredman" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 rom_char " "Info: Found entity 7: rom_char" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 380 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 row_gen " "Info: Found entity 8: row_gen" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 503 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_2self " "Info: Elaborating entity \"lab7_2self\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:u1\"" {  } { { "lab7_2self.v" "u1" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2self.v(300) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2self.v(300): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:u2\"" {  } { { "lab7_2self.v" "u2" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2self.v(300) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2self.v(300): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u3 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:u3\"" {  } { { "lab7_2self.v" "u3" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2self.v(300) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2self.v(300): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u4 " "Info: Elaborating entity \"control\" for hierarchy \"control:u4\"" {  } { { "lab7_2self.v" "u4" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:u5 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:u5\"" {  } { { "lab7_2self.v" "u5" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:u6 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:u6\"" {  } { { "lab7_2self.v" "u6" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greenredman greenredman:u7 " "Info: Elaborating entity \"greenredman\" for hierarchy \"greenredman:u7\"" {  } { { "lab7_2self.v" "u7" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_gen greenredman:u7\|row_gen:M4 " "Info: Elaborating entity \"row_gen\" for hierarchy \"greenredman:u7\|row_gen:M4\"" {  } { { "lab7_2self.v" "M4" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_char greenredman:u7\|rom_char:M5 " "Info: Elaborating entity \"rom_char\" for hierarchy \"greenredman:u7\|rom_char:M5\"" {  } { { "lab7_2self.v" "M5" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:u1\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:u1\|divider\[0\]~0\"" {  } { { "lab7_2self.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 306 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:u2\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:u2\|divider\[0\]~0\"" {  } { { "lab7_2self.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 306 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:u3\|divider\[0\]~0 18 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=18) from the following logic: \"freq_div:u3\|divider\[0\]~0\"" {  } { { "lab7_2self.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 306 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "greenredman:u7\|row_gen:M4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"greenredman:u7\|row_gen:M4\|Add0\"" {  } { { "lab7_2self.v" "Add0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:u1\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:u2\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:u3\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:u3\|lpm_counter:divider_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:u3\|lpm_counter:divider_rtl_2 " "Info: Instantiated megafunction \"freq_div:u3\|lpm_counter:divider_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter freq_div:u3\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:u3\|lpm_counter:divider_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"greenredman:u7\|row_gen:M4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 524 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ggled GND " "Warning (13410): Pin \"ggled\" is stuck at GND" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 244 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 344 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 271 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 77 -1 0 } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 78 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:u4\|traffic_state~10 " "Info: Register \"control:u4\|traffic_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:u4\|traffic_state~11 " "Info: Register \"control:u4\|traffic_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "Warning (15610): No output dependent on input pin \"enable\"" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Info: Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Info: Implemented 237 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:26:29 2020 " "Info: Processing ended: Thu Jul 30 10:26:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:26:30 2020 " "Info: Processing started: Thu Jul 30 10:26:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7_2self EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab7_2self\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "15 " "Info: Inserted 15 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jul 30 2020 10:26:31 " "Info: Started fitting attempt 1 on Thu Jul 30 2020 at 10:26:31" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "2 Thu Jul 30 2020 10:26:36 " "Info: Started fitting attempt 2 on Thu Jul 30 2020 at 10:26:36" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:26:41 2020 " "Info: Processing ended: Thu Jul 30 10:26:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:26:42 2020 " "Info: Processing started: Thu Jul 30 10:26:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:26:44 2020 " "Info: Processing ended: Thu Jul 30 10:26:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:26:45 2020 " "Info: Processing started: Thu Jul 30 10:26:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] " "Info: Detected ripple clock \"freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register greenredman:u7\|row_gen:M4\|cnt\[2\] register greenredman:u7\|row_gen:M4\|row\[2\] 59.17 MHz 16.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.17 MHz between source register \"greenredman:u7\|row_gen:M4\|cnt\[2\]\" and destination register \"greenredman:u7\|row_gen:M4\|row\[2\]\" (period= 16.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest register register " "Info: + Longest register to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[2\] 1 REG LC1_B33 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B33; Fanout = 28; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 3.900 ns greenredman:u7\|row_gen:M4\|Equal0~1 2 COMB LC4_B30 1 " "Info: 2: + IC(1.700 ns) + CELL(2.200 ns) = 3.900 ns; Loc. = LC4_B30; Fanout = 1; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 6.300 ns greenredman:u7\|row_gen:M4\|Equal0~2 3 COMB LC1_B30 6 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC1_B30; Fanout = 6; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 10.400 ns greenredman:u7\|row_gen:M4\|row\[0\]~8 4 COMB LC2_B31 8 " "Info: 4: + IC(1.900 ns) + CELL(2.200 ns) = 10.400 ns; Loc. = LC2_B31; Fanout = 8; COMB Node = 'greenredman:u7\|row_gen:M4\|row\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.000 ns) 14.200 ns greenredman:u7\|row_gen:M4\|row\[2\] 5 REG LC8_B24 2 " "Info: 5: + IC(1.800 ns) + CELL(2.000 ns) = 14.200 ns; Loc. = LC8_B24; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 60.56 % ) " "Info: Total cell delay = 8.600 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 39.44 % ) " "Info: Total interconnect delay = 5.600 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] {} greenredman:u7|row_gen:M4|Equal0~1 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 1.700ns 0.200ns 1.900ns 1.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.600 ns - Smallest " "Info: - Smallest clock skew is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 6.200 ns greenredman:u7\|row_gen:M4\|row\[2\] 3 REG LC8_B24 2 " "Info: 3: + IC(1.900 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC8_B24; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.87 % ) " "Info: Total cell delay = 2.100 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.100 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 6.800 ns greenredman:u7\|row_gen:M4\|cnt\[2\] 3 REG LC1_B33 28 " "Info: 3: + IC(2.500 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC1_B33; Fanout = 28; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 30.88 % ) " "Info: Total cell delay = 2.100 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.700 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] {} greenredman:u7|row_gen:M4|Equal0~1 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 1.700ns 0.200ns 1.900ns 1.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:u4\|greenredman_work_reg\[0\] nightcomes clk 7.000 ns register " "Info: tsu for register \"control:u4\|greenredman_work_reg\[0\]\" (data pin = \"nightcomes\", clock pin = \"clk\") is 7.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.100 ns + Longest pin register " "Info: + Longest pin to register delay is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.200 ns) 12.500 ns control:u4\|Selector2~0 2 COMB LC4_F5 2 " "Info: 2: + IC(4.400 ns) + CELL(2.200 ns) = 12.500 ns; Loc. = LC4_F5; Fanout = 2; COMB Node = 'control:u4\|Selector2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { nightcomes control:u4|Selector2~0 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 14.100 ns control:u4\|greenredman_work_reg\[0\] 3 REG LC6_F5 33 " "Info: 3: + IC(0.200 ns) + CELL(1.400 ns) = 14.100 ns; Loc. = LC6_F5; Fanout = 33; REG Node = 'control:u4\|greenredman_work_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.500 ns ( 67.38 % ) " "Info: Total cell delay = 9.500 ns ( 67.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 32.62 % ) " "Info: Total interconnect delay = 4.600 ns ( 32.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { nightcomes control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { nightcomes {} nightcomes~out {} control:u4|Selector2~0 {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D16 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D16; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns control:u4\|greenredman_work_reg\[0\] 3 REG LC6_F5 33 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC6_F5; Fanout = 33; REG Node = 'control:u4\|greenredman_work_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { nightcomes control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { nightcomes {} nightcomes~out {} control:u4|Selector2~0 {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column_red\[6\] greenredman:u7\|row_gen:M4\|cnt\[3\] 48.300 ns register " "Info: tco from clock \"clk\" to destination pin \"column_red\[6\]\" through register \"greenredman:u7\|row_gen:M4\|cnt\[3\]\" is 48.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 6.700 ns greenredman:u7\|row_gen:M4\|cnt\[3\] 3 REG LC3_B30 30 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 6.700 ns; Loc. = LC3_B30; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 31.34 % ) " "Info: Total cell delay = 2.100 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 68.66 % ) " "Info: Total interconnect delay = 4.600 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.900 ns + Longest register pin " "Info: + Longest register to pin delay is 40.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[3\] 1 REG LC3_B30 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B30; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.200 ns) 7.100 ns greenredman:u7\|rom_char:M5\|WideOr1~1 2 COMB LC1_A9 1 " "Info: 2: + IC(4.900 ns) + CELL(2.200 ns) = 7.100 ns; Loc. = LC1_A9; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.200 ns) 13.300 ns greenredman:u7\|rom_char:M5\|WideOr1~3 3 COMB LC1_B27 1 " "Info: 3: + IC(4.000 ns) + CELL(2.200 ns) = 13.300 ns; Loc. = LC1_B27; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.200 ns) 18.700 ns greenredman:u7\|rom_char:M5\|WideOr1~5 4 COMB LC1_A20 1 " "Info: 4: + IC(3.200 ns) + CELL(2.200 ns) = 18.700 ns; Loc. = LC1_A20; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 23.300 ns greenredman:u7\|rom_char:M5\|WideOr1~6 5 COMB LC4_A14 1 " "Info: 5: + IC(2.300 ns) + CELL(2.300 ns) = 23.300 ns; Loc. = LC4_A14; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.300 ns) 27.400 ns greenredman:u7\|rom_char:M5\|WideOr1~7 6 COMB LC4_A16 3 " "Info: 6: + IC(1.800 ns) + CELL(2.300 ns) = 27.400 ns; Loc. = LC4_A16; Fanout = 3; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 31.600 ns greenredman:u7\|column_red\[6\]~16 7 COMB LC3_A6 1 " "Info: 7: + IC(2.000 ns) + CELL(2.200 ns) = 31.600 ns; Loc. = LC3_A6; Fanout = 1; COMB Node = 'greenredman:u7\|column_red\[6\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(6.300 ns) 40.900 ns column_red\[6\] 8 PIN PIN_99 0 " "Info: 8: + IC(3.000 ns) + CELL(6.300 ns) = 40.900 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'column_red\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 48.17 % ) " "Info: Total cell delay = 19.700 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.200 ns ( 51.83 % ) " "Info: Total interconnect delay = 21.200 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_red[6]~16 {} column_red[6] {} } { 0.000ns 4.900ns 4.000ns 3.200ns 2.300ns 1.800ns 2.000ns 3.000ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_red[6]~16 {} column_red[6] {} } { 0.000ns 4.900ns 4.000ns 3.200ns 2.300ns 1.800ns 2.000ns 3.000ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:u4\|traffic_state.GREEN_LIGHT nightcomes clk -1.400 ns register " "Info: th for register \"control:u4\|traffic_state.GREEN_LIGHT\" (data pin = \"nightcomes\", clock pin = \"clk\") is -1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D16 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D16; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns control:u4\|traffic_state.GREEN_LIGHT 3 REG LC3_F10 12 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC3_F10; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.400 ns) 11.600 ns control:u4\|traffic_state.GREEN_LIGHT 2 REG LC3_F10 12 " "Info: 2: + IC(4.300 ns) + CELL(1.400 ns) = 11.600 ns; Loc. = LC3_F10; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 62.93 % ) " "Info: Total cell delay = 7.300 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 37.07 % ) " "Info: Total interconnect delay = 4.300 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:26:46 2020 " "Info: Processing ended: Thu Jul 30 10:26:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
