
lockNET_SF_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e58  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008e58  20008e58  00010e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000524  20008e60  20008e60  00010e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000003a4  20009384  20009384  00011384  2**2
                  ALLOC
  4 .stack        00003000  20009728  20009728  00011384  2**0
                  ALLOC
  5 .comment      000002b0  00000000  00000000  00011384  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000730  00000000  00000000  00011634  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001228  00000000  00000000  00011d64  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009f63  00000000  00000000  00012f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000017f5  00000000  00000000  0001ceef  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000053d8  00000000  00000000  0001e6e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001e58  00000000  00000000  00023abc  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003289  00000000  00000000  00025914  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b82  00000000  00000000  00028b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0006c205  00000000  00000000  0002b71f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00097924  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000006e0  00000000  00000000  00097949  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000141d 	.word	0x2000141d
2000006c:	2000144d 	.word	0x2000144d
20000070:	20001c81 	.word	0x20001c81
20000074:	20001cb1 	.word	0x20001cb1
20000078:	20002381 	.word	0x20002381
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	200023b1 	.word	0x200023b1
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20001055 	.word	0x20001055
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20001031 	.word	0x20001031
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>
20000336:	e7fe      	b.n	20000336 <DMA_IRQHandler+0xa>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>
20000350:	e7fe      	b.n	20000350 <GPIO0_IRQHandler+0x2>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>
20000360:	e7fe      	b.n	20000360 <GPIO8_IRQHandler+0x2>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002505 	.word	0x20002505
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008e60 	.word	0x20008e60
20000450:	20008e60 	.word	0x20008e60
20000454:	20008e60 	.word	0x20008e60
20000458:	20009384 	.word	0x20009384
2000045c:	00000000 	.word	0x00000000
20000460:	20009384 	.word	0x20009384
20000464:	20009728 	.word	0x20009728
20000468:	20002a9d 	.word	0x20002a9d
2000046c:	200010a9 	.word	0x200010a9

20000470 <__do_global_dtors_aux>:
20000470:	f249 3384 	movw	r3, #37764	; 0x9384
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 6060 	movw	r0, #36448	; 0x8e60
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <LORA_handle_interrupt>:

volatile uint8_t cad;
unsigned int cad_timeout;

void LORA_handle_interrupt(void)
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
200004a6:	f04f 0012 	mov.w	r0, #18
200004aa:	f000 fbef 	bl	20000c8c <LORA_read>
200004ae:	4603      	mov	r3, r0
200004b0:	71bb      	strb	r3, [r7, #6]
    printf("LORA MODE: %u\r\n", mode);
200004b2:	f249 33cb 	movw	r3, #37835	; 0x93cb
200004b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ba:	781b      	ldrb	r3, [r3, #0]
200004bc:	f648 2074 	movw	r0, #35444	; 0x8a74
200004c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004c4:	4619      	mov	r1, r3
200004c6:	f002 fc43 	bl	20002d50 <printf>
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
200004ca:	f249 33cb 	movw	r3, #37835	; 0x93cb
200004ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004d2:	781b      	ldrb	r3, [r3, #0]
200004d4:	2b02      	cmp	r3, #2
200004d6:	d113      	bne.n	20000500 <LORA_handle_interrupt+0x60>
200004d8:	79bb      	ldrb	r3, [r7, #6]
200004da:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
200004de:	2b00      	cmp	r3, #0
200004e0:	d00e      	beq.n	20000500 <LORA_handle_interrupt+0x60>
    {
    	rx_bad++;
200004e2:	f249 43d4 	movw	r3, #38100	; 0x94d4
200004e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ea:	881b      	ldrh	r3, [r3, #0]
200004ec:	b29b      	uxth	r3, r3
200004ee:	f103 0301 	add.w	r3, r3, #1
200004f2:	b29a      	uxth	r2, r3
200004f4:	f249 43d4 	movw	r3, #38100	; 0x94d4
200004f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004fc:	801a      	strh	r2, [r3, #0]
void LORA_handle_interrupt(void)
{
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
    printf("LORA MODE: %u\r\n", mode);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
200004fe:	e081      	b.n	20000604 <LORA_handle_interrupt+0x164>
    {
    	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
20000500:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000508:	781b      	ldrb	r3, [r3, #0]
2000050a:	2b02      	cmp	r3, #2
2000050c:	d145      	bne.n	2000059a <LORA_handle_interrupt+0xfa>
2000050e:	79bb      	ldrb	r3, [r7, #6]
20000510:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000514:	2b00      	cmp	r3, #0
20000516:	d040      	beq.n	2000059a <LORA_handle_interrupt+0xfa>
    {
	// Have received a packet
		uint8_t len = LORA_read(RH_RF95_REG_13_RX_NB_BYTES);
20000518:	f04f 0013 	mov.w	r0, #19
2000051c:	f000 fbb6 	bl	20000c8c <LORA_read>
20000520:	4603      	mov	r3, r0
20000522:	71fb      	strb	r3, [r7, #7]

		// Reset the fifo read ptr to the beginning of the packet
		LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, LORA_read(RH_RF95_REG_10_FIFO_RX_CURRENT_ADDR));
20000524:	f04f 0010 	mov.w	r0, #16
20000528:	f000 fbb0 	bl	20000c8c <LORA_read>
2000052c:	4603      	mov	r3, r0
2000052e:	f04f 000d 	mov.w	r0, #13
20000532:	4619      	mov	r1, r3
20000534:	f000 fbce 	bl	20000cd4 <LORA_write>
		LORA_burst_read(RH_RF95_REG_00_FIFO, buf, len);
20000538:	79fb      	ldrb	r3, [r7, #7]
2000053a:	f04f 0000 	mov.w	r0, #0
2000053e:	f249 31d4 	movw	r1, #37844	; 0x93d4
20000542:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000546:	461a      	mov	r2, r3
20000548:	f000 fc02 	bl	20000d50 <LORA_burst_read>
		buf_len = len;
2000054c:	f249 33d0 	movw	r3, #37840	; 0x93d0
20000550:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000554:	79fa      	ldrb	r2, [r7, #7]
20000556:	701a      	strb	r2, [r3, #0]
		LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
20000558:	f04f 0012 	mov.w	r0, #18
2000055c:	f04f 01ff 	mov.w	r1, #255	; 0xff
20000560:	f000 fbb8 	bl	20000cd4 <LORA_write>

		// Remember the RSSI of this packet
		// this is according to the doc, but is it really correct?
		// weakest receiveable signals are reported RSSI at about -66
		last_rssi = LORA_read(RH_RF95_REG_1A_PKT_RSSI_VALUE) - 137;
20000564:	f04f 001a 	mov.w	r0, #26
20000568:	f000 fb90 	bl	20000c8c <LORA_read>
2000056c:	4603      	mov	r3, r0
2000056e:	f1a3 0389 	sub.w	r3, r3, #137	; 0x89
20000572:	b29b      	uxth	r3, r3
20000574:	461a      	mov	r2, r3
20000576:	f249 33c6 	movw	r3, #37830	; 0x93c6
2000057a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000057e:	801a      	strh	r2, [r3, #0]

		// We have received a message.
		LORA_validate_rx_buf();
20000580:	f000 fa5c 	bl	20000a3c <LORA_validate_rx_buf>
		if (rx_buf_valid)
20000584:	f249 33cf 	movw	r3, #37839	; 0x93cf
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	781b      	ldrb	r3, [r3, #0]
2000058e:	b2db      	uxtb	r3, r3
20000590:	2b00      	cmp	r3, #0
20000592:	d036      	beq.n	20000602 <LORA_handle_interrupt+0x162>
			LORA_set_mode_idle(); // Got one
20000594:	f000 f920 	bl	200007d8 <LORA_set_mode_idle>
    printf("LORA MODE: %u\r\n", mode);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
    {
    	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
20000598:	e034      	b.n	20000604 <LORA_handle_interrupt+0x164>
		// We have received a message.
		LORA_validate_rx_buf();
		if (rx_buf_valid)
			LORA_set_mode_idle(); // Got one
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
2000059a:	f249 33cb 	movw	r3, #37835	; 0x93cb
2000059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a2:	781b      	ldrb	r3, [r3, #0]
200005a4:	2b03      	cmp	r3, #3
200005a6:	d115      	bne.n	200005d4 <LORA_handle_interrupt+0x134>
200005a8:	79bb      	ldrb	r3, [r7, #6]
200005aa:	f003 0308 	and.w	r3, r3, #8
200005ae:	2b00      	cmp	r3, #0
200005b0:	d010      	beq.n	200005d4 <LORA_handle_interrupt+0x134>
    {
		tx_good++;
200005b2:	f249 33d2 	movw	r3, #37842	; 0x93d2
200005b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ba:	881b      	ldrh	r3, [r3, #0]
200005bc:	b29b      	uxth	r3, r3
200005be:	f103 0301 	add.w	r3, r3, #1
200005c2:	b29a      	uxth	r2, r3
200005c4:	f249 33d2 	movw	r3, #37842	; 0x93d2
200005c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005cc:	801a      	strh	r2, [r3, #0]
		LORA_set_mode_idle();
200005ce:	f000 f903 	bl	200007d8 <LORA_set_mode_idle>
		// We have received a message.
		LORA_validate_rx_buf();
		if (rx_buf_valid)
			LORA_set_mode_idle(); // Got one
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
200005d2:	e017      	b.n	20000604 <LORA_handle_interrupt+0x164>
    {
		tx_good++;
		LORA_set_mode_idle();
    }
    else if (mode == LORA_MODE_CAD && irq_flags & RH_RF95_CAD_DONE)
200005d4:	f249 33cb 	movw	r3, #37835	; 0x93cb
200005d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005dc:	781b      	ldrb	r3, [r3, #0]
200005de:	2b04      	cmp	r3, #4
200005e0:	d110      	bne.n	20000604 <LORA_handle_interrupt+0x164>
200005e2:	79bb      	ldrb	r3, [r7, #6]
200005e4:	f003 0304 	and.w	r3, r3, #4
200005e8:	2b00      	cmp	r3, #0
200005ea:	d00b      	beq.n	20000604 <LORA_handle_interrupt+0x164>
    {
        cad = irq_flags & RH_RF95_CAD_DETECTED;
200005ec:	79ba      	ldrb	r2, [r7, #6]
200005ee:	f002 0201 	and.w	r2, r2, #1
200005f2:	f249 33ce 	movw	r3, #37838	; 0x93ce
200005f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005fa:	701a      	strb	r2, [r3, #0]
        LORA_set_mode_idle();
200005fc:	f000 f8ec 	bl	200007d8 <LORA_set_mode_idle>
20000600:	e000      	b.n	20000604 <LORA_handle_interrupt+0x164>
    printf("LORA MODE: %u\r\n", mode);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
    {
    	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
20000602:	bf00      	nop
    {
        cad = irq_flags & RH_RF95_CAD_DETECTED;
        LORA_set_mode_idle();
    }

    LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
20000604:	f04f 0012 	mov.w	r0, #18
20000608:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000060c:	f000 fb62 	bl	20000cd4 <LORA_write>
}
20000610:	f107 0708 	add.w	r7, r7, #8
20000614:	46bd      	mov	sp, r7
20000616:	bd80      	pop	{r7, pc}

20000618 <LORA_wait_available_timeout>:

void LORA_wait_available(void){
	while (LORA_available() == FALSE);
}

uint8_t LORA_wait_available_timeout(uint16_t timeout){
20000618:	b580      	push	{r7, lr}
2000061a:	b084      	sub	sp, #16
2000061c:	af00      	add	r7, sp, #0
2000061e:	4603      	mov	r3, r0
20000620:	80fb      	strh	r3, [r7, #6]
	unsigned long starttime = timeout * 1000000;
20000622:	88fa      	ldrh	r2, [r7, #6]
20000624:	f244 2340 	movw	r3, #16960	; 0x4240
20000628:	f2c0 030f 	movt	r3, #15
2000062c:	fb03 f302 	mul.w	r3, r3, r2
20000630:	60bb      	str	r3, [r7, #8]
	unsigned long counter = 0;
20000632:	f04f 0300 	mov.w	r3, #0
20000636:	60fb      	str	r3, [r7, #12]
	while (counter++ < starttime){
20000638:	e007      	b.n	2000064a <LORA_wait_available_timeout+0x32>
		if (LORA_available() != FALSE){
2000063a:	f000 fa67 	bl	20000b0c <LORA_available>
2000063e:	4603      	mov	r3, r0
20000640:	2b00      	cmp	r3, #0
20000642:	d002      	beq.n	2000064a <LORA_wait_available_timeout+0x32>
			return TRUE;
20000644:	f04f 0301 	mov.w	r3, #1
20000648:	e00e      	b.n	20000668 <LORA_wait_available_timeout+0x50>
}

uint8_t LORA_wait_available_timeout(uint16_t timeout){
	unsigned long starttime = timeout * 1000000;
	unsigned long counter = 0;
	while (counter++ < starttime){
2000064a:	68fa      	ldr	r2, [r7, #12]
2000064c:	68bb      	ldr	r3, [r7, #8]
2000064e:	429a      	cmp	r2, r3
20000650:	bf2c      	ite	cs
20000652:	2300      	movcs	r3, #0
20000654:	2301      	movcc	r3, #1
20000656:	b2db      	uxtb	r3, r3
20000658:	68fa      	ldr	r2, [r7, #12]
2000065a:	f102 0201 	add.w	r2, r2, #1
2000065e:	60fa      	str	r2, [r7, #12]
20000660:	2b00      	cmp	r3, #0
20000662:	d1ea      	bne.n	2000063a <LORA_wait_available_timeout+0x22>
		if (LORA_available() != FALSE){
			return TRUE;
		}
	}
	return FALSE;
20000664:	f04f 0300 	mov.w	r3, #0
}
20000668:	4618      	mov	r0, r3
2000066a:	f107 0710 	add.w	r7, r7, #16
2000066e:	46bd      	mov	sp, r7
20000670:	bd80      	pop	{r7, pc}
20000672:	bf00      	nop

20000674 <LORA_wait_packet_sent>:

uint8_t LORA_wait_packet_sent(uint16_t timeout){
20000674:	b480      	push	{r7}
20000676:	b085      	sub	sp, #20
20000678:	af00      	add	r7, sp, #0
2000067a:	4603      	mov	r3, r0
2000067c:	80fb      	strh	r3, [r7, #6]
	if (!timeout){
2000067e:	88fb      	ldrh	r3, [r7, #6]
20000680:	2b00      	cmp	r3, #0
20000682:	d109      	bne.n	20000698 <LORA_wait_packet_sent+0x24>
		while (mode == LORA_MODE_TX);
20000684:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	781b      	ldrb	r3, [r3, #0]
2000068e:	2b03      	cmp	r3, #3
20000690:	d0f8      	beq.n	20000684 <LORA_wait_packet_sent+0x10>
		return TRUE;
20000692:	f04f 0301 	mov.w	r3, #1
20000696:	e024      	b.n	200006e2 <LORA_wait_packet_sent+0x6e>
	}
	//unsigned long starttime = time(0);
	//while ((time(0) - starttime < timeout)){
	unsigned long starttime = timeout * 1000000;
20000698:	88fa      	ldrh	r2, [r7, #6]
2000069a:	f244 2340 	movw	r3, #16960	; 0x4240
2000069e:	f2c0 030f 	movt	r3, #15
200006a2:	fb03 f302 	mul.w	r3, r3, r2
200006a6:	60bb      	str	r3, [r7, #8]
	unsigned long counter = 0;
200006a8:	f04f 0300 	mov.w	r3, #0
200006ac:	60fb      	str	r3, [r7, #12]
	while (counter++ < starttime){
200006ae:	e009      	b.n	200006c4 <LORA_wait_packet_sent+0x50>
		if (mode != LORA_MODE_TX){
200006b0:	f249 33cb 	movw	r3, #37835	; 0x93cb
200006b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b8:	781b      	ldrb	r3, [r3, #0]
200006ba:	2b03      	cmp	r3, #3
200006bc:	d002      	beq.n	200006c4 <LORA_wait_packet_sent+0x50>
			return TRUE;
200006be:	f04f 0301 	mov.w	r3, #1
200006c2:	e00e      	b.n	200006e2 <LORA_wait_packet_sent+0x6e>
	}
	//unsigned long starttime = time(0);
	//while ((time(0) - starttime < timeout)){
	unsigned long starttime = timeout * 1000000;
	unsigned long counter = 0;
	while (counter++ < starttime){
200006c4:	68fa      	ldr	r2, [r7, #12]
200006c6:	68bb      	ldr	r3, [r7, #8]
200006c8:	429a      	cmp	r2, r3
200006ca:	bf2c      	ite	cs
200006cc:	2300      	movcs	r3, #0
200006ce:	2301      	movcc	r3, #1
200006d0:	b2db      	uxtb	r3, r3
200006d2:	68fa      	ldr	r2, [r7, #12]
200006d4:	f102 0201 	add.w	r2, r2, #1
200006d8:	60fa      	str	r2, [r7, #12]
200006da:	2b00      	cmp	r3, #0
200006dc:	d1e8      	bne.n	200006b0 <LORA_wait_packet_sent+0x3c>
		if (mode != LORA_MODE_TX){
			return TRUE;
		}
	}
	return FALSE;
200006de:	f04f 0300 	mov.w	r3, #0
}
200006e2:	4618      	mov	r0, r3
200006e4:	f107 0714 	add.w	r7, r7, #20
200006e8:	46bd      	mov	sp, r7
200006ea:	bc80      	pop	{r7}
200006ec:	4770      	bx	lr
200006ee:	bf00      	nop

200006f0 <LORA_init>:
	tx_header_flags |= set;
}

// END RHGenericDriver code

uint8_t LORA_init(void){
200006f0:	b580      	push	{r7, lr}
200006f2:	b084      	sub	sp, #16
200006f4:	af02      	add	r7, sp, #8

	MSS_SPI_init(&g_mss_spi1);
200006f6:	f249 5030 	movw	r0, #38192	; 0x9530
200006fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006fe:	f001 faef 	bl	20001ce0 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000702:	f648 236c 	movw	r3, #35436	; 0x8a6c
20000706:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070a:	781b      	ldrb	r3, [r3, #0]
2000070c:	9300      	str	r3, [sp, #0]
2000070e:	f249 5030 	movw	r0, #38192	; 0x9530
20000712:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000716:	f04f 0100 	mov.w	r1, #0
2000071a:	f04f 0200 	mov.w	r2, #0
2000071e:	f04f 0307 	mov.w	r3, #7
20000722:	f000 ffc5 	bl	200016b0 <MSS_SPI_configure_master_mode>



	//MSS_GPIO_drive_inout(MSS_GPIO_10, MSS_GPIO_HIGH_Z);
	int i;
	LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_SLEEP | RH_RF95_LONG_RANGE_MODE);
20000726:	f04f 0001 	mov.w	r0, #1
2000072a:	f04f 0180 	mov.w	r1, #128	; 0x80
2000072e:	f000 fad1 	bl	20000cd4 <LORA_write>
//	    delay(10); // Wait for sleep mode to take over from say, CAD
	for (i=0;i<100000;i++);
20000732:	f04f 0300 	mov.w	r3, #0
20000736:	603b      	str	r3, [r7, #0]
20000738:	e003      	b.n	20000742 <LORA_init+0x52>
2000073a:	683b      	ldr	r3, [r7, #0]
2000073c:	f103 0301 	add.w	r3, r3, #1
20000740:	603b      	str	r3, [r7, #0]
20000742:	683a      	ldr	r2, [r7, #0]
20000744:	f248 639f 	movw	r3, #34463	; 0x869f
20000748:	f2c0 0301 	movt	r3, #1
2000074c:	429a      	cmp	r2, r3
2000074e:	ddf4      	ble.n	2000073a <LORA_init+0x4a>

	LORA_read(RH_RF95_REG_06_FRF_MSB);
20000750:	f04f 0006 	mov.w	r0, #6
20000754:	f000 fa9a 	bl	20000c8c <LORA_read>
	uint8_t read_result = LORA_read(RH_RF95_REG_01_OP_MODE);
20000758:	f04f 0001 	mov.w	r0, #1
2000075c:	f000 fa96 	bl	20000c8c <LORA_read>
20000760:	4603      	mov	r3, r0
20000762:	71bb      	strb	r3, [r7, #6]
	uint8_t comp = RH_RF95_MODE_SLEEP | RH_RF95_LONG_RANGE_MODE;
20000764:	f06f 037f 	mvn.w	r3, #127	; 0x7f
20000768:	71fb      	strb	r3, [r7, #7]
	    // Check we are in sleep mode, with LORA set
	if (read_result != comp)
2000076a:	79ba      	ldrb	r2, [r7, #6]
2000076c:	79fb      	ldrb	r3, [r7, #7]
2000076e:	429a      	cmp	r2, r3
20000770:	d002      	beq.n	20000778 <LORA_init+0x88>
	{
		//	Serial.println(spiRead(RH_RF95_REG_01_OP_MODE), HEX);
		return 1; // No device present?
20000772:	f04f 0301 	mov.w	r3, #1
20000776:	e024      	b.n	200007c2 <LORA_init+0xd2>
	}

	// Sets up FIFO so transmit data starts at 0, receive starts at 128
	LORA_write(RH_RF95_REG_0E_FIFO_TX_BASE_ADDR, 0);
20000778:	f04f 000e 	mov.w	r0, #14
2000077c:	f04f 0100 	mov.w	r1, #0
20000780:	f000 faa8 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_0F_FIFO_RX_BASE_ADDR, 128);
20000784:	f04f 000f 	mov.w	r0, #15
20000788:	f04f 0180 	mov.w	r1, #128	; 0x80
2000078c:	f000 faa2 	bl	20000cd4 <LORA_write>

	LORA_set_mode_idle();
20000790:	f000 f822 	bl	200007d8 <LORA_set_mode_idle>

	LORA_set_modem_config(modem_default); // Radio default
20000794:	f648 2070 	movw	r0, #35440	; 0x8a70
20000798:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000079c:	f000 f870 	bl	20000880 <LORA_set_modem_config>

	LORA_set_preamble_length(8);
200007a0:	f04f 0008 	mov.w	r0, #8
200007a4:	f000 f88e 	bl	200008c4 <LORA_set_preamble_length>

	LORA_set_frequency(915.0);
200007a8:	a109      	add	r1, pc, #36	; (adr r1, 200007d0 <LORA_init+0xe0>)
200007aa:	e9d1 0100 	ldrd	r0, r1, [r1]
200007ae:	f000 f8a3 	bl	200008f8 <LORA_set_frequency>

	// Lowish power
	LORA_set_tx_power(13, 0);
200007b2:	f04f 000d 	mov.w	r0, #13
200007b6:	f04f 0100 	mov.w	r1, #0
200007ba:	f000 f8e1 	bl	20000980 <LORA_set_tx_power>

	return 0;
200007be:	f04f 0300 	mov.w	r3, #0
}
200007c2:	4618      	mov	r0, r3
200007c4:	f107 0708 	add.w	r7, r7, #8
200007c8:	46bd      	mov	sp, r7
200007ca:	bd80      	pop	{r7, pc}
200007cc:	f3af 8000 	nop.w
200007d0:	00000000 	.word	0x00000000
200007d4:	408c9800 	.word	0x408c9800

200007d8 <LORA_set_mode_idle>:

void LORA_set_mode_idle(void){
200007d8:	b580      	push	{r7, lr}
200007da:	af00      	add	r7, sp, #0
	if (mode != LORA_MODE_IDLE){
200007dc:	f249 33cb 	movw	r3, #37835	; 0x93cb
200007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e4:	781b      	ldrb	r3, [r3, #0]
200007e6:	2b00      	cmp	r3, #0
200007e8:	d00c      	beq.n	20000804 <LORA_set_mode_idle+0x2c>
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_STDBY);
200007ea:	f04f 0001 	mov.w	r0, #1
200007ee:	f04f 0101 	mov.w	r1, #1
200007f2:	f000 fa6f 	bl	20000cd4 <LORA_write>
		mode = LORA_MODE_IDLE;
200007f6:	f249 33cb 	movw	r3, #37835	; 0x93cb
200007fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007fe:	f04f 0200 	mov.w	r2, #0
20000802:	701a      	strb	r2, [r3, #0]
	}
}
20000804:	bd80      	pop	{r7, pc}
20000806:	bf00      	nop

20000808 <LORA_set_mode_rx>:
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_SLEEP);
		mode = LORA_MODE_SLEEP;
	}
}

void LORA_set_mode_rx(void){
20000808:	b580      	push	{r7, lr}
2000080a:	af00      	add	r7, sp, #0
	if (mode != LORA_MODE_RX){
2000080c:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000810:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000814:	781b      	ldrb	r3, [r3, #0]
20000816:	2b02      	cmp	r3, #2
20000818:	d012      	beq.n	20000840 <LORA_set_mode_rx+0x38>
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_RXCONTINUOUS);
2000081a:	f04f 0001 	mov.w	r0, #1
2000081e:	f04f 0105 	mov.w	r1, #5
20000822:	f000 fa57 	bl	20000cd4 <LORA_write>
		LORA_write(RH_RF95_REG_40_DIO_MAPPING1, 0x00); // Interrupt on RxDone
20000826:	f04f 0040 	mov.w	r0, #64	; 0x40
2000082a:	f04f 0100 	mov.w	r1, #0
2000082e:	f000 fa51 	bl	20000cd4 <LORA_write>
		mode = LORA_MODE_RX;
20000832:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	f04f 0202 	mov.w	r2, #2
2000083e:	701a      	strb	r2, [r3, #0]
	}
}
20000840:	bd80      	pop	{r7, pc}
20000842:	bf00      	nop

20000844 <LORA_set_mode_tx>:

void LORA_set_mode_tx(void){
20000844:	b580      	push	{r7, lr}
20000846:	af00      	add	r7, sp, #0
    if (mode != LORA_MODE_TX)
20000848:	f249 33cb 	movw	r3, #37835	; 0x93cb
2000084c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000850:	781b      	ldrb	r3, [r3, #0]
20000852:	2b03      	cmp	r3, #3
20000854:	d012      	beq.n	2000087c <LORA_set_mode_tx+0x38>
    {
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_TX);
20000856:	f04f 0001 	mov.w	r0, #1
2000085a:	f04f 0103 	mov.w	r1, #3
2000085e:	f000 fa39 	bl	20000cd4 <LORA_write>
		LORA_write(RH_RF95_REG_40_DIO_MAPPING1, 0x40); // Interrupt on TxDone
20000862:	f04f 0040 	mov.w	r0, #64	; 0x40
20000866:	f04f 0140 	mov.w	r1, #64	; 0x40
2000086a:	f000 fa33 	bl	20000cd4 <LORA_write>
		mode = LORA_MODE_TX;
2000086e:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000876:	f04f 0203 	mov.w	r2, #3
2000087a:	701a      	strb	r2, [r3, #0]
    }
}
2000087c:	bd80      	pop	{r7, pc}
2000087e:	bf00      	nop

20000880 <LORA_set_modem_config>:

void LORA_set_modem_config(uint8_t *config){
20000880:	b580      	push	{r7, lr}
20000882:	b082      	sub	sp, #8
20000884:	af00      	add	r7, sp, #0
20000886:	6078      	str	r0, [r7, #4]
	LORA_write(RH_RF95_REG_1D_MODEM_CONFIG1, config[0]);
20000888:	687b      	ldr	r3, [r7, #4]
2000088a:	781b      	ldrb	r3, [r3, #0]
2000088c:	f04f 001d 	mov.w	r0, #29
20000890:	4619      	mov	r1, r3
20000892:	f000 fa1f 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_1E_MODEM_CONFIG2, config[1]);
20000896:	687b      	ldr	r3, [r7, #4]
20000898:	f103 0301 	add.w	r3, r3, #1
2000089c:	781b      	ldrb	r3, [r3, #0]
2000089e:	f04f 001e 	mov.w	r0, #30
200008a2:	4619      	mov	r1, r3
200008a4:	f000 fa16 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_26_MODEM_CONFIG3, config[2]);
200008a8:	687b      	ldr	r3, [r7, #4]
200008aa:	f103 0302 	add.w	r3, r3, #2
200008ae:	781b      	ldrb	r3, [r3, #0]
200008b0:	f04f 0026 	mov.w	r0, #38	; 0x26
200008b4:	4619      	mov	r1, r3
200008b6:	f000 fa0d 	bl	20000cd4 <LORA_write>
}
200008ba:	f107 0708 	add.w	r7, r7, #8
200008be:	46bd      	mov	sp, r7
200008c0:	bd80      	pop	{r7, pc}
200008c2:	bf00      	nop

200008c4 <LORA_set_preamble_length>:

void LORA_set_preamble_length(uint16_t bytes){
200008c4:	b580      	push	{r7, lr}
200008c6:	b082      	sub	sp, #8
200008c8:	af00      	add	r7, sp, #0
200008ca:	4603      	mov	r3, r0
200008cc:	80fb      	strh	r3, [r7, #6]
	LORA_write(RH_RF95_REG_20_PREAMBLE_MSB, bytes >> 8);
200008ce:	88fb      	ldrh	r3, [r7, #6]
200008d0:	ea4f 2313 	mov.w	r3, r3, lsr #8
200008d4:	b29b      	uxth	r3, r3
200008d6:	b2db      	uxtb	r3, r3
200008d8:	f04f 0020 	mov.w	r0, #32
200008dc:	4619      	mov	r1, r3
200008de:	f000 f9f9 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_21_PREAMBLE_LSB, bytes & 0xff);
200008e2:	88fb      	ldrh	r3, [r7, #6]
200008e4:	b2db      	uxtb	r3, r3
200008e6:	f04f 0021 	mov.w	r0, #33	; 0x21
200008ea:	4619      	mov	r1, r3
200008ec:	f000 f9f2 	bl	20000cd4 <LORA_write>
}
200008f0:	f107 0708 	add.w	r7, r7, #8
200008f4:	46bd      	mov	sp, r7
200008f6:	bd80      	pop	{r7, pc}

200008f8 <LORA_set_frequency>:

void LORA_set_frequency(double f){
200008f8:	b580      	push	{r7, lr}
200008fa:	b084      	sub	sp, #16
200008fc:	af00      	add	r7, sp, #0
200008fe:	e9c7 0100 	strd	r0, r1, [r7]
	uint32_t frf = (f * 1000000.0) / RH_RF95_FSTEP;
20000902:	e9d7 0100 	ldrd	r0, r1, [r7]
20000906:	a31a      	add	r3, pc, #104	; (adr r3, 20000970 <LORA_set_frequency+0x78>)
20000908:	e9d3 2300 	ldrd	r2, r3, [r3]
2000090c:	f001 fe94 	bl	20002638 <__aeabi_dmul>
20000910:	4602      	mov	r2, r0
20000912:	460b      	mov	r3, r1
20000914:	4610      	mov	r0, r2
20000916:	4619      	mov	r1, r3
20000918:	a317      	add	r3, pc, #92	; (adr r3, 20000978 <LORA_set_frequency+0x80>)
2000091a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000091e:	f001 ffb5 	bl	2000288c <__aeabi_ddiv>
20000922:	4602      	mov	r2, r0
20000924:	460b      	mov	r3, r1
20000926:	4610      	mov	r0, r2
20000928:	4619      	mov	r1, r3
2000092a:	f002 f897 	bl	20002a5c <__aeabi_d2uiz>
2000092e:	4603      	mov	r3, r0
20000930:	60fb      	str	r3, [r7, #12]
	LORA_write(RH_RF95_REG_06_FRF_MSB, (frf >> 16) & 0xff);
20000932:	68fb      	ldr	r3, [r7, #12]
20000934:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000938:	b2db      	uxtb	r3, r3
2000093a:	f04f 0006 	mov.w	r0, #6
2000093e:	4619      	mov	r1, r3
20000940:	f000 f9c8 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_07_FRF_MID, (frf >> 8) & 0xff);
20000944:	68fb      	ldr	r3, [r7, #12]
20000946:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000094a:	b2db      	uxtb	r3, r3
2000094c:	f04f 0007 	mov.w	r0, #7
20000950:	4619      	mov	r1, r3
20000952:	f000 f9bf 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_08_FRF_LSB, frf & 0xff);
20000956:	68fb      	ldr	r3, [r7, #12]
20000958:	b2db      	uxtb	r3, r3
2000095a:	f04f 0008 	mov.w	r0, #8
2000095e:	4619      	mov	r1, r3
20000960:	f000 f9b8 	bl	20000cd4 <LORA_write>
}
20000964:	f107 0710 	add.w	r7, r7, #16
20000968:	46bd      	mov	sp, r7
2000096a:	bd80      	pop	{r7, pc}
2000096c:	f3af 8000 	nop.w
20000970:	00000000 	.word	0x00000000
20000974:	412e8480 	.word	0x412e8480
20000978:	00000000 	.word	0x00000000
2000097c:	404e8480 	.word	0x404e8480

20000980 <LORA_set_tx_power>:

void LORA_set_tx_power(int8_t power, uint8_t useRFO)
{
20000980:	b580      	push	{r7, lr}
20000982:	b082      	sub	sp, #8
20000984:	af00      	add	r7, sp, #0
20000986:	4602      	mov	r2, r0
20000988:	460b      	mov	r3, r1
2000098a:	71fa      	strb	r2, [r7, #7]
2000098c:	71bb      	strb	r3, [r7, #6]
    // Sigh, different behaviours depending on whther the module use PA_BOOST or the RFO pin
    // for the transmitter output
    if (useRFO){
2000098e:	79bb      	ldrb	r3, [r7, #6]
20000990:	2b00      	cmp	r3, #0
20000992:	d01c      	beq.n	200009ce <LORA_set_tx_power+0x4e>
		if (power > 14)
20000994:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000998:	2b0e      	cmp	r3, #14
2000099a:	dd02      	ble.n	200009a2 <LORA_set_tx_power+0x22>
			power = 14;
2000099c:	f04f 030e 	mov.w	r3, #14
200009a0:	71fb      	strb	r3, [r7, #7]
		if (power < -1)
200009a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009a6:	f1b3 3fff 	cmp.w	r3, #4294967295
200009aa:	da02      	bge.n	200009b2 <LORA_set_tx_power+0x32>
			power = -1;
200009ac:	f04f 33ff 	mov.w	r3, #4294967295
200009b0:	71fb      	strb	r3, [r7, #7]
		LORA_write(RH_RF95_REG_09_PA_CONFIG, RH_RF95_MAX_POWER | (power + 1));
200009b2:	79fb      	ldrb	r3, [r7, #7]
200009b4:	f103 0301 	add.w	r3, r3, #1
200009b8:	b2db      	uxtb	r3, r3
200009ba:	f043 0370 	orr.w	r3, r3, #112	; 0x70
200009be:	b2db      	uxtb	r3, r3
200009c0:	b2db      	uxtb	r3, r3
200009c2:	f04f 0009 	mov.w	r0, #9
200009c6:	4619      	mov	r1, r3
200009c8:	f000 f984 	bl	20000cd4 <LORA_write>
200009cc:	e032      	b.n	20000a34 <LORA_set_tx_power+0xb4>
    } else {
		if (power > 23)
200009ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009d2:	2b17      	cmp	r3, #23
200009d4:	dd02      	ble.n	200009dc <LORA_set_tx_power+0x5c>
			power = 23;
200009d6:	f04f 0317 	mov.w	r3, #23
200009da:	71fb      	strb	r3, [r7, #7]
		if (power < 5)
200009dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009e0:	2b04      	cmp	r3, #4
200009e2:	dc02      	bgt.n	200009ea <LORA_set_tx_power+0x6a>
			power = 5;
200009e4:	f04f 0305 	mov.w	r3, #5
200009e8:	71fb      	strb	r3, [r7, #7]

		// For RH_RF95_PA_DAC_ENABLE, manual says '+20dBm on PA_BOOST when OutputPower=0xf'
		// RH_RF95_PA_DAC_ENABLE actually adds about 3dBm to all power levels. We will use it
		// for 21, 22 and 23dBm
		if (power > 20) {
200009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009ee:	2b14      	cmp	r3, #20
200009f0:	dd0b      	ble.n	20000a0a <LORA_set_tx_power+0x8a>
			LORA_write(RH_RF95_REG_4D_PA_DAC, RH_RF95_PA_DAC_ENABLE);
200009f2:	f04f 004d 	mov.w	r0, #77	; 0x4d
200009f6:	f04f 0107 	mov.w	r1, #7
200009fa:	f000 f96b 	bl	20000cd4 <LORA_write>
			power -= 3;
200009fe:	79fb      	ldrb	r3, [r7, #7]
20000a00:	f1a3 0303 	sub.w	r3, r3, #3
20000a04:	b2db      	uxtb	r3, r3
20000a06:	71fb      	strb	r3, [r7, #7]
20000a08:	e005      	b.n	20000a16 <LORA_set_tx_power+0x96>
		} else {
			LORA_write(RH_RF95_REG_4D_PA_DAC, RH_RF95_PA_DAC_DISABLE);
20000a0a:	f04f 004d 	mov.w	r0, #77	; 0x4d
20000a0e:	f04f 0104 	mov.w	r1, #4
20000a12:	f000 f95f 	bl	20000cd4 <LORA_write>
		// pin is connected, so must use PA_BOOST
		// Pout = 2 + OutputPower.
		// The documentation is pretty confusing on this topic: PaSelect says the max power is 20dBm,
		// but OutputPower claims it would be 17dBm.
		// My measurements show 20dBm is correct
		LORA_write(RH_RF95_REG_09_PA_CONFIG, RH_RF95_PA_SELECT | (power-5));
20000a16:	79fb      	ldrb	r3, [r7, #7]
20000a18:	f1a3 0305 	sub.w	r3, r3, #5
20000a1c:	b2db      	uxtb	r3, r3
20000a1e:	ea6f 6343 	mvn.w	r3, r3, lsl #25
20000a22:	ea6f 6353 	mvn.w	r3, r3, lsr #25
20000a26:	b2db      	uxtb	r3, r3
20000a28:	b2db      	uxtb	r3, r3
20000a2a:	f04f 0009 	mov.w	r0, #9
20000a2e:	4619      	mov	r1, r3
20000a30:	f000 f950 	bl	20000cd4 <LORA_write>
	}
}
20000a34:	f107 0708 	add.w	r7, r7, #8
20000a38:	46bd      	mov	sp, r7
20000a3a:	bd80      	pop	{r7, pc}

20000a3c <LORA_validate_rx_buf>:

void LORA_validate_rx_buf(void){
20000a3c:	b480      	push	{r7}
20000a3e:	af00      	add	r7, sp, #0
	if (buf_len < 4){
20000a40:	f249 33d0 	movw	r3, #37840	; 0x93d0
20000a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a48:	781b      	ldrb	r3, [r3, #0]
20000a4a:	b2db      	uxtb	r3, r3
20000a4c:	2b03      	cmp	r3, #3
20000a4e:	d959      	bls.n	20000b04 <LORA_validate_rx_buf+0xc8>
		return;
	}
	rx_header_to = buf[0];
20000a50:	f249 33d4 	movw	r3, #37844	; 0x93d4
20000a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a58:	781a      	ldrb	r2, [r3, #0]
20000a5a:	f249 43dd 	movw	r3, #38109	; 0x94dd
20000a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a62:	701a      	strb	r2, [r3, #0]
	rx_header_from = buf[1];
20000a64:	f249 33d4 	movw	r3, #37844	; 0x93d4
20000a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6c:	785a      	ldrb	r2, [r3, #1]
20000a6e:	f249 33cc 	movw	r3, #37836	; 0x93cc
20000a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a76:	701a      	strb	r2, [r3, #0]
	rx_header_id = buf[2];
20000a78:	f249 33d4 	movw	r3, #37844	; 0x93d4
20000a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a80:	789a      	ldrb	r2, [r3, #2]
20000a82:	f249 43dc 	movw	r3, #38108	; 0x94dc
20000a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a8a:	701a      	strb	r2, [r3, #0]
	rx_header_flags = buf[3];
20000a8c:	f249 33d4 	movw	r3, #37844	; 0x93d4
20000a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a94:	78da      	ldrb	r2, [r3, #3]
20000a96:	f249 33cd 	movw	r3, #37837	; 0x93cd
20000a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a9e:	701a      	strb	r2, [r3, #0]
	if (promiscuous ||
20000aa0:	f648 6364 	movw	r3, #36452	; 0x8e64
20000aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa8:	781b      	ldrb	r3, [r3, #0]
20000aaa:	2b00      	cmp	r3, #0
20000aac:	d114      	bne.n	20000ad8 <LORA_validate_rx_buf+0x9c>
			rx_header_to == this_address ||
20000aae:	f249 43dd 	movw	r3, #38109	; 0x94dd
20000ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ab6:	781b      	ldrb	r3, [r3, #0]
20000ab8:	b2da      	uxtb	r2, r3
20000aba:	f249 33c4 	movw	r3, #37828	; 0x93c4
20000abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac2:	781b      	ldrb	r3, [r3, #0]
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
20000ac4:	429a      	cmp	r2, r3
20000ac6:	d007      	beq.n	20000ad8 <LORA_validate_rx_buf+0x9c>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
20000ac8:	f249 43dd 	movw	r3, #38109	; 0x94dd
20000acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad0:	781b      	ldrb	r3, [r3, #0]
20000ad2:	b2db      	uxtb	r3, r3
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
20000ad4:	2bff      	cmp	r3, #255	; 0xff
20000ad6:	d116      	bne.n	20000b06 <LORA_validate_rx_buf+0xca>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
		rx_good++;
20000ad8:	f249 33c8 	movw	r3, #37832	; 0x93c8
20000adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae0:	881b      	ldrh	r3, [r3, #0]
20000ae2:	b29b      	uxth	r3, r3
20000ae4:	f103 0301 	add.w	r3, r3, #1
20000ae8:	b29a      	uxth	r2, r3
20000aea:	f249 33c8 	movw	r3, #37832	; 0x93c8
20000aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af2:	801a      	strh	r2, [r3, #0]
		rx_buf_valid = 1;
20000af4:	f249 33cf 	movw	r3, #37839	; 0x93cf
20000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afc:	f04f 0201 	mov.w	r2, #1
20000b00:	701a      	strb	r2, [r3, #0]
20000b02:	e000      	b.n	20000b06 <LORA_validate_rx_buf+0xca>
	}
}

void LORA_validate_rx_buf(void){
	if (buf_len < 4){
		return;
20000b04:	bf00      	nop
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
		rx_good++;
		rx_buf_valid = 1;
	}
}
20000b06:	46bd      	mov	sp, r7
20000b08:	bc80      	pop	{r7}
20000b0a:	4770      	bx	lr

20000b0c <LORA_available>:

uint8_t LORA_available(void){
20000b0c:	b580      	push	{r7, lr}
20000b0e:	af00      	add	r7, sp, #0
	if (mode == LORA_MODE_TX){
20000b10:	f249 33cb 	movw	r3, #37835	; 0x93cb
20000b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b18:	781b      	ldrb	r3, [r3, #0]
20000b1a:	2b03      	cmp	r3, #3
20000b1c:	d102      	bne.n	20000b24 <LORA_available+0x18>
		return FALSE;
20000b1e:	f04f 0300 	mov.w	r3, #0
20000b22:	e007      	b.n	20000b34 <LORA_available+0x28>
	}
	LORA_set_mode_rx();
20000b24:	f7ff fe70 	bl	20000808 <LORA_set_mode_rx>
	return rx_buf_valid;
20000b28:	f249 33cf 	movw	r3, #37839	; 0x93cf
20000b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b30:	781b      	ldrb	r3, [r3, #0]
20000b32:	b2db      	uxtb	r3, r3
}
20000b34:	4618      	mov	r0, r3
20000b36:	bd80      	pop	{r7, pc}

20000b38 <LORA_clear_rx_buf>:

void LORA_clear_rx_buf(void){
20000b38:	b480      	push	{r7}
20000b3a:	af00      	add	r7, sp, #0
	rx_buf_valid = FALSE;
20000b3c:	f249 33cf 	movw	r3, #37839	; 0x93cf
20000b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b44:	f04f 0200 	mov.w	r2, #0
20000b48:	701a      	strb	r2, [r3, #0]
	buf_len = 0;
20000b4a:	f249 33d0 	movw	r3, #37840	; 0x93d0
20000b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b52:	f04f 0200 	mov.w	r2, #0
20000b56:	701a      	strb	r2, [r3, #0]
}
20000b58:	46bd      	mov	sp, r7
20000b5a:	bc80      	pop	{r7}
20000b5c:	4770      	bx	lr
20000b5e:	bf00      	nop

20000b60 <LORA_send>:

uint8_t LORA_send(const uint8_t* data, uint8_t len){
20000b60:	b580      	push	{r7, lr}
20000b62:	b082      	sub	sp, #8
20000b64:	af00      	add	r7, sp, #0
20000b66:	6078      	str	r0, [r7, #4]
20000b68:	460b      	mov	r3, r1
20000b6a:	70fb      	strb	r3, [r7, #3]
	if (len > RH_RF95_MAX_MESSAGE_LEN){
20000b6c:	78fb      	ldrb	r3, [r7, #3]
20000b6e:	2bfb      	cmp	r3, #251	; 0xfb
20000b70:	d903      	bls.n	20000b7a <LORA_send+0x1a>
		return FALSE;
20000b72:	f04f 0300 	mov.w	r3, #0
	LORA_burst_write(RH_RF95_REG_00_FIFO, data, len);
	LORA_write(RH_RF95_REG_22_PAYLOAD_LENGTH, len + RH_RF95_HEADER_LEN);

	LORA_set_mode_tx(); // Start the transmitter
	// when Tx is done, interruptHandler will fire and radio mode will return to STANDBY
}
20000b76:	4618      	mov	r0, r3
20000b78:	e045      	b.n	20000c06 <LORA_send+0xa6>
uint8_t LORA_send(const uint8_t* data, uint8_t len){
	if (len > RH_RF95_MAX_MESSAGE_LEN){
		return FALSE;
	}

	LORA_wait_packet_sent(0);
20000b7a:	f04f 0000 	mov.w	r0, #0
20000b7e:	f7ff fd79 	bl	20000674 <LORA_wait_packet_sent>
	LORA_set_mode_idle();
20000b82:	f7ff fe29 	bl	200007d8 <LORA_set_mode_idle>

	// Position at the beginning of the FIFO
	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
20000b86:	f04f 000d 	mov.w	r0, #13
20000b8a:	f04f 0100 	mov.w	r1, #0
20000b8e:	f000 f8a1 	bl	20000cd4 <LORA_write>
	// The headers
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_to);
20000b92:	f249 33ca 	movw	r3, #37834	; 0x93ca
20000b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9a:	781b      	ldrb	r3, [r3, #0]
20000b9c:	f04f 0000 	mov.w	r0, #0
20000ba0:	4619      	mov	r1, r3
20000ba2:	f000 f897 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_from);
20000ba6:	f249 43d6 	movw	r3, #38102	; 0x94d6
20000baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bae:	781b      	ldrb	r3, [r3, #0]
20000bb0:	f04f 0000 	mov.w	r0, #0
20000bb4:	4619      	mov	r1, r3
20000bb6:	f000 f88d 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_id);
20000bba:	f249 33c5 	movw	r3, #37829	; 0x93c5
20000bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc2:	781b      	ldrb	r3, [r3, #0]
20000bc4:	f04f 0000 	mov.w	r0, #0
20000bc8:	4619      	mov	r1, r3
20000bca:	f000 f883 	bl	20000cd4 <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_flags);
20000bce:	f249 43de 	movw	r3, #38110	; 0x94de
20000bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd6:	781b      	ldrb	r3, [r3, #0]
20000bd8:	f04f 0000 	mov.w	r0, #0
20000bdc:	4619      	mov	r1, r3
20000bde:	f000 f879 	bl	20000cd4 <LORA_write>
	// The message data
	LORA_burst_write(RH_RF95_REG_00_FIFO, data, len);
20000be2:	78fb      	ldrb	r3, [r7, #3]
20000be4:	f04f 0000 	mov.w	r0, #0
20000be8:	6879      	ldr	r1, [r7, #4]
20000bea:	461a      	mov	r2, r3
20000bec:	f000 f926 	bl	20000e3c <LORA_burst_write>
	LORA_write(RH_RF95_REG_22_PAYLOAD_LENGTH, len + RH_RF95_HEADER_LEN);
20000bf0:	78fb      	ldrb	r3, [r7, #3]
20000bf2:	f103 0304 	add.w	r3, r3, #4
20000bf6:	b2db      	uxtb	r3, r3
20000bf8:	f04f 0022 	mov.w	r0, #34	; 0x22
20000bfc:	4619      	mov	r1, r3
20000bfe:	f000 f869 	bl	20000cd4 <LORA_write>

	LORA_set_mode_tx(); // Start the transmitter
20000c02:	f7ff fe1f 	bl	20000844 <LORA_set_mode_tx>
	// when Tx is done, interruptHandler will fire and radio mode will return to STANDBY
}
20000c06:	f107 0708 	add.w	r7, r7, #8
20000c0a:	46bd      	mov	sp, r7
20000c0c:	bd80      	pop	{r7, pc}
20000c0e:	bf00      	nop

20000c10 <LORA_recv>:

uint8_t LORA_recv(uint8_t* in_buf, uint8_t* len){
20000c10:	b580      	push	{r7, lr}
20000c12:	b082      	sub	sp, #8
20000c14:	af00      	add	r7, sp, #0
20000c16:	6078      	str	r0, [r7, #4]
20000c18:	6039      	str	r1, [r7, #0]
    if (!LORA_available()){
20000c1a:	f7ff ff77 	bl	20000b0c <LORA_available>
20000c1e:	4603      	mov	r3, r0
20000c20:	2b00      	cmp	r3, #0
20000c22:	d102      	bne.n	20000c2a <LORA_recv+0x1a>
    	return 0;
20000c24:	f04f 0300 	mov.w	r3, #0
20000c28:	e028      	b.n	20000c7c <LORA_recv+0x6c>
    }
	if (in_buf && len) {
20000c2a:	687b      	ldr	r3, [r7, #4]
20000c2c:	2b00      	cmp	r3, #0
20000c2e:	d021      	beq.n	20000c74 <LORA_recv+0x64>
20000c30:	683b      	ldr	r3, [r7, #0]
20000c32:	2b00      	cmp	r3, #0
20000c34:	d01e      	beq.n	20000c74 <LORA_recv+0x64>
		// Skip the 4 headers that are at the beginning of the rxBuf
		if (*len > buf_len - RH_RF95_HEADER_LEN)
20000c36:	683b      	ldr	r3, [r7, #0]
20000c38:	781b      	ldrb	r3, [r3, #0]
20000c3a:	461a      	mov	r2, r3
20000c3c:	f249 33d0 	movw	r3, #37840	; 0x93d0
20000c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c44:	781b      	ldrb	r3, [r3, #0]
20000c46:	b2db      	uxtb	r3, r3
20000c48:	f1a3 0304 	sub.w	r3, r3, #4
20000c4c:	429a      	cmp	r2, r3
20000c4e:	dd0a      	ble.n	20000c66 <LORA_recv+0x56>
			*len = buf_len - RH_RF95_HEADER_LEN;
20000c50:	f249 33d0 	movw	r3, #37840	; 0x93d0
20000c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c58:	781b      	ldrb	r3, [r3, #0]
20000c5a:	b2db      	uxtb	r3, r3
20000c5c:	f1a3 0304 	sub.w	r3, r3, #4
20000c60:	b2da      	uxtb	r2, r3
20000c62:	683b      	ldr	r3, [r7, #0]
20000c64:	701a      	strb	r2, [r3, #0]
		memcpy(in_buf, buf + RH_RF95_HEADER_LEN, *len);
20000c66:	683b      	ldr	r3, [r7, #0]
20000c68:	781b      	ldrb	r3, [r3, #0]
20000c6a:	6878      	ldr	r0, [r7, #4]
20000c6c:	4906      	ldr	r1, [pc, #24]	; (20000c88 <LORA_recv+0x78>)
20000c6e:	461a      	mov	r2, r3
20000c70:	f001 ff3c 	bl	20002aec <memcpy>
    }
    LORA_clear_rx_buf(); // This message accepted and cleared
20000c74:	f7ff ff60 	bl	20000b38 <LORA_clear_rx_buf>
    return TRUE;
20000c78:	f04f 0301 	mov.w	r3, #1
}
20000c7c:	4618      	mov	r0, r3
20000c7e:	f107 0708 	add.w	r7, r7, #8
20000c82:	46bd      	mov	sp, r7
20000c84:	bd80      	pop	{r7, pc}
20000c86:	bf00      	nop
20000c88:	200093d8 	.word	0x200093d8

20000c8c <LORA_read>:

uint8_t LORA_read(uint8_t addr){
20000c8c:	b580      	push	{r7, lr}
20000c8e:	b084      	sub	sp, #16
20000c90:	af00      	add	r7, sp, #0
20000c92:	4603      	mov	r3, r0
20000c94:	71fb      	strb	r3, [r7, #7]
	uint8_t response;
	//MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000c96:	f04f 0008 	mov.w	r0, #8
20000c9a:	f04f 0100 	mov.w	r1, #0
20000c9e:	f001 fbdb 	bl	20002458 <MSS_GPIO_set_output>
	response = MSS_SPI_transfer_frame(&g_mss_spi1, addr << 8);
20000ca2:	79fb      	ldrb	r3, [r7, #7]
20000ca4:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000ca8:	f249 5030 	movw	r0, #38192	; 0x9530
20000cac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cb0:	4619      	mov	r1, r3
20000cb2:	f000 fe2b 	bl	2000190c <MSS_SPI_transfer_frame>
20000cb6:	4603      	mov	r3, r0
20000cb8:	73fb      	strb	r3, [r7, #15]
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000cba:	f04f 0008 	mov.w	r0, #8
20000cbe:	f04f 0101 	mov.w	r1, #1
20000cc2:	f001 fbc9 	bl	20002458 <MSS_GPIO_set_output>
	//MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	return response;
20000cc6:	7bfb      	ldrb	r3, [r7, #15]
}
20000cc8:	4618      	mov	r0, r3
20000cca:	f107 0710 	add.w	r7, r7, #16
20000cce:	46bd      	mov	sp, r7
20000cd0:	bd80      	pop	{r7, pc}
20000cd2:	bf00      	nop

20000cd4 <LORA_write>:

void LORA_write(uint8_t addr, uint8_t data){
20000cd4:	b580      	push	{r7, lr}
20000cd6:	b084      	sub	sp, #16
20000cd8:	af00      	add	r7, sp, #0
20000cda:	4602      	mov	r2, r0
20000cdc:	460b      	mov	r3, r1
20000cde:	71fa      	strb	r2, [r7, #7]
20000ce0:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1 << 15) | (addr << 8) | data;
20000ce2:	79fb      	ldrb	r3, [r7, #7]
20000ce4:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000ce8:	b29b      	uxth	r3, r3
20000cea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
20000cee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
20000cf2:	b29a      	uxth	r2, r3
20000cf4:	79bb      	ldrb	r3, [r7, #6]
20000cf6:	ea42 0303 	orr.w	r3, r2, r3
20000cfa:	b29b      	uxth	r3, r3
20000cfc:	81fb      	strh	r3, [r7, #14]
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000cfe:	f249 5030 	movw	r0, #38192	; 0x9530
20000d02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d06:	f04f 0100 	mov.w	r1, #0
20000d0a:	f000 fd51 	bl	200017b0 <MSS_SPI_set_slave_select>
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000d0e:	f04f 0008 	mov.w	r0, #8
20000d12:	f04f 0100 	mov.w	r1, #0
20000d16:	f001 fb9f 	bl	20002458 <MSS_GPIO_set_output>
	MSS_SPI_transfer_frame( &g_mss_spi1, cmd);
20000d1a:	89fb      	ldrh	r3, [r7, #14]
20000d1c:	f249 5030 	movw	r0, #38192	; 0x9530
20000d20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d24:	4619      	mov	r1, r3
20000d26:	f000 fdf1 	bl	2000190c <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000d2a:	f04f 0008 	mov.w	r0, #8
20000d2e:	f04f 0101 	mov.w	r1, #1
20000d32:	f001 fb91 	bl	20002458 <MSS_GPIO_set_output>
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d36:	f249 5030 	movw	r0, #38192	; 0x9530
20000d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d3e:	f04f 0100 	mov.w	r1, #0
20000d42:	f000 fd9b 	bl	2000187c <MSS_SPI_clear_slave_select>
}
20000d46:	f107 0710 	add.w	r7, r7, #16
20000d4a:	46bd      	mov	sp, r7
20000d4c:	bd80      	pop	{r7, pc}
20000d4e:	bf00      	nop

20000d50 <LORA_burst_read>:

// TODO: make sure these can properly do burst
uint8_t LORA_burst_read(uint8_t addr, uint8_t* res, uint8_t len){
20000d50:	b590      	push	{r4, r7, lr}
20000d52:	b089      	sub	sp, #36	; 0x24
20000d54:	af02      	add	r7, sp, #8
20000d56:	60b9      	str	r1, [r7, #8]
20000d58:	4613      	mov	r3, r2
20000d5a:	4602      	mov	r2, r0
20000d5c:	73fa      	strb	r2, [r7, #15]
20000d5e:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_configure_master_mode
20000d60:	f648 236d 	movw	r3, #35437	; 0x8a6d
20000d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d68:	781b      	ldrb	r3, [r3, #0]
20000d6a:	9300      	str	r3, [sp, #0]
20000d6c:	f249 5030 	movw	r0, #38192	; 0x9530
20000d70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d74:	f04f 0100 	mov.w	r1, #0
20000d78:	f04f 0200 	mov.w	r2, #0
20000d7c:	f04f 0307 	mov.w	r3, #7
20000d80:	f000 fc96 	bl	200016b0 <MSS_SPI_configure_master_mode>
			MSS_SPI_SLAVE_0,
			MSS_SPI_MODE0,
			MSS_SPI_PCLK_DIV_256,
			burst_frame_size
		);
  uint8_t status = 0;
20000d84:	f04f 0300 	mov.w	r3, #0
20000d88:	74fb      	strb	r3, [r7, #19]
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d8a:	f249 5030 	movw	r0, #38192	; 0x9530
20000d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d92:	f04f 0100 	mov.w	r1, #0
20000d96:	f000 fd0b 	bl	200017b0 <MSS_SPI_set_slave_select>
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000d9a:	f04f 0008 	mov.w	r0, #8
20000d9e:	f04f 0100 	mov.w	r1, #0
20000da2:	f001 fb59 	bl	20002458 <MSS_GPIO_set_output>
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
20000da6:	7bfb      	ldrb	r3, [r7, #15]
20000da8:	f249 5030 	movw	r0, #38192	; 0x9530
20000dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000db0:	4619      	mov	r1, r3
20000db2:	f000 fdab 	bl	2000190c <MSS_SPI_transfer_frame>
20000db6:	4603      	mov	r3, r0
20000db8:	74fb      	strb	r3, [r7, #19]
  int i;
  for (i = 0; i < len; ++i){
20000dba:	f04f 0300 	mov.w	r3, #0
20000dbe:	617b      	str	r3, [r7, #20]
20000dc0:	e012      	b.n	20000de8 <LORA_burst_read+0x98>
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
20000dc2:	697a      	ldr	r2, [r7, #20]
20000dc4:	68bb      	ldr	r3, [r7, #8]
20000dc6:	eb02 0403 	add.w	r4, r2, r3
20000dca:	f249 5030 	movw	r0, #38192	; 0x9530
20000dce:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dd2:	f04f 0100 	mov.w	r1, #0
20000dd6:	f000 fd99 	bl	2000190c <MSS_SPI_transfer_frame>
20000dda:	4603      	mov	r3, r0
20000ddc:	b2db      	uxtb	r3, r3
20000dde:	7023      	strb	r3, [r4, #0]
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
  int i;
  for (i = 0; i < len; ++i){
20000de0:	697b      	ldr	r3, [r7, #20]
20000de2:	f103 0301 	add.w	r3, r3, #1
20000de6:	617b      	str	r3, [r7, #20]
20000de8:	79fa      	ldrb	r2, [r7, #7]
20000dea:	697b      	ldr	r3, [r7, #20]
20000dec:	429a      	cmp	r2, r3
20000dee:	dce8      	bgt.n	20000dc2 <LORA_burst_read+0x72>
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
  }
  MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000df0:	f04f 0008 	mov.w	r0, #8
20000df4:	f04f 0101 	mov.w	r1, #1
20000df8:	f001 fb2e 	bl	20002458 <MSS_GPIO_set_output>
  MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000dfc:	f249 5030 	movw	r0, #38192	; 0x9530
20000e00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e04:	f04f 0100 	mov.w	r1, #0
20000e08:	f000 fd38 	bl	2000187c <MSS_SPI_clear_slave_select>
  MSS_SPI_configure_master_mode
20000e0c:	f648 236c 	movw	r3, #35436	; 0x8a6c
20000e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e14:	781b      	ldrb	r3, [r3, #0]
20000e16:	9300      	str	r3, [sp, #0]
20000e18:	f249 5030 	movw	r0, #38192	; 0x9530
20000e1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e20:	f04f 0100 	mov.w	r1, #0
20000e24:	f04f 0200 	mov.w	r2, #0
20000e28:	f04f 0307 	mov.w	r3, #7
20000e2c:	f000 fc40 	bl	200016b0 <MSS_SPI_configure_master_mode>
  		MSS_SPI_SLAVE_0,
  		MSS_SPI_MODE0,
  		MSS_SPI_PCLK_DIV_256,
  		frame_size
  	);
  return status;
20000e30:	7cfb      	ldrb	r3, [r7, #19]
}
20000e32:	4618      	mov	r0, r3
20000e34:	f107 071c 	add.w	r7, r7, #28
20000e38:	46bd      	mov	sp, r7
20000e3a:	bd90      	pop	{r4, r7, pc}

20000e3c <LORA_burst_write>:

uint8_t LORA_burst_write(uint8_t addr, uint8_t* src, uint8_t len){
20000e3c:	b580      	push	{r7, lr}
20000e3e:	b088      	sub	sp, #32
20000e40:	af02      	add	r7, sp, #8
20000e42:	60b9      	str	r1, [r7, #8]
20000e44:	4613      	mov	r3, r2
20000e46:	4602      	mov	r2, r0
20000e48:	73fa      	strb	r2, [r7, #15]
20000e4a:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_configure_master_mode
20000e4c:	f648 236d 	movw	r3, #35437	; 0x8a6d
20000e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e54:	781b      	ldrb	r3, [r3, #0]
20000e56:	9300      	str	r3, [sp, #0]
20000e58:	f249 5030 	movw	r0, #38192	; 0x9530
20000e5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e60:	f04f 0100 	mov.w	r1, #0
20000e64:	f04f 0200 	mov.w	r2, #0
20000e68:	f04f 0307 	mov.w	r3, #7
20000e6c:	f000 fc20 	bl	200016b0 <MSS_SPI_configure_master_mode>
		MSS_SPI_SLAVE_0,
		MSS_SPI_MODE0,
		MSS_SPI_PCLK_DIV_256,
		burst_frame_size
	);
  uint8_t status = 0;
20000e70:	f04f 0300 	mov.w	r3, #0
20000e74:	74fb      	strb	r3, [r7, #19]
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e76:	f249 5030 	movw	r0, #38192	; 0x9530
20000e7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e7e:	f04f 0100 	mov.w	r1, #0
20000e82:	f000 fc95 	bl	200017b0 <MSS_SPI_set_slave_select>
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000e86:	f04f 0008 	mov.w	r0, #8
20000e8a:	f04f 0100 	mov.w	r1, #0
20000e8e:	f001 fae3 	bl	20002458 <MSS_GPIO_set_output>
  status = MSS_SPI_transfer_frame(&g_mss_spi1, (1 << 7) | addr);
20000e92:	7bfb      	ldrb	r3, [r7, #15]
20000e94:	ea6f 6343 	mvn.w	r3, r3, lsl #25
20000e98:	ea6f 6353 	mvn.w	r3, r3, lsr #25
20000e9c:	b2db      	uxtb	r3, r3
20000e9e:	f249 5030 	movw	r0, #38192	; 0x9530
20000ea2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ea6:	4619      	mov	r1, r3
20000ea8:	f000 fd30 	bl	2000190c <MSS_SPI_transfer_frame>
20000eac:	4603      	mov	r3, r0
20000eae:	74fb      	strb	r3, [r7, #19]
  int i;
  for (i = 0; i < len; ++i){
20000eb0:	f04f 0300 	mov.w	r3, #0
20000eb4:	617b      	str	r3, [r7, #20]
20000eb6:	e00e      	b.n	20000ed6 <LORA_burst_write+0x9a>
    MSS_SPI_transfer_frame(&g_mss_spi1, src[i]);
20000eb8:	697a      	ldr	r2, [r7, #20]
20000eba:	68bb      	ldr	r3, [r7, #8]
20000ebc:	4413      	add	r3, r2
20000ebe:	781b      	ldrb	r3, [r3, #0]
20000ec0:	f249 5030 	movw	r0, #38192	; 0x9530
20000ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ec8:	4619      	mov	r1, r3
20000eca:	f000 fd1f 	bl	2000190c <MSS_SPI_transfer_frame>
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
  status = MSS_SPI_transfer_frame(&g_mss_spi1, (1 << 7) | addr);
  int i;
  for (i = 0; i < len; ++i){
20000ece:	697b      	ldr	r3, [r7, #20]
20000ed0:	f103 0301 	add.w	r3, r3, #1
20000ed4:	617b      	str	r3, [r7, #20]
20000ed6:	79fa      	ldrb	r2, [r7, #7]
20000ed8:	697b      	ldr	r3, [r7, #20]
20000eda:	429a      	cmp	r2, r3
20000edc:	dcec      	bgt.n	20000eb8 <LORA_burst_write+0x7c>
    MSS_SPI_transfer_frame(&g_mss_spi1, src[i]);
  }
  MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000ede:	f04f 0008 	mov.w	r0, #8
20000ee2:	f04f 0101 	mov.w	r1, #1
20000ee6:	f001 fab7 	bl	20002458 <MSS_GPIO_set_output>
  MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000eea:	f249 5030 	movw	r0, #38192	; 0x9530
20000eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ef2:	f04f 0100 	mov.w	r1, #0
20000ef6:	f000 fcc1 	bl	2000187c <MSS_SPI_clear_slave_select>
  MSS_SPI_configure_master_mode
20000efa:	f648 236c 	movw	r3, #35436	; 0x8a6c
20000efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f02:	781b      	ldrb	r3, [r3, #0]
20000f04:	9300      	str	r3, [sp, #0]
20000f06:	f249 5030 	movw	r0, #38192	; 0x9530
20000f0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f0e:	f04f 0100 	mov.w	r1, #0
20000f12:	f04f 0200 	mov.w	r2, #0
20000f16:	f04f 0307 	mov.w	r3, #7
20000f1a:	f000 fbc9 	bl	200016b0 <MSS_SPI_configure_master_mode>
  		MSS_SPI_SLAVE_0,
  		MSS_SPI_MODE0,
  		MSS_SPI_PCLK_DIV_256,
  		frame_size
  	);
  return status;
20000f1e:	7cfb      	ldrb	r3, [r7, #19]
}
20000f20:	4618      	mov	r0, r3
20000f22:	f107 0718 	add.w	r7, r7, #24
20000f26:	46bd      	mov	sp, r7
20000f28:	bd80      	pop	{r7, pc}
20000f2a:	bf00      	nop

20000f2c <LORA_client_ex_setup>:
// Need this on Arduino Zero with SerialUSB port (eg RocketScream Mini Ultra Pro)
//#define Serial SerialUSB
#include "lora_client_ex.h"


void LORA_client_ex_setup(void){
20000f2c:	b580      	push	{r7, lr}
20000f2e:	af00      	add	r7, sp, #0
  // Rocket Scream Mini Ultra Pro with the RFM95W only:
  // Ensure serial flash is not interfering with radio communication on SPI bus
//  pinMode(4, OUTPUT);
//  digitalWrite(4, HIGH);

  if (LORA_init() == 1){
20000f30:	f7ff fbde 	bl	200006f0 <LORA_init>
20000f34:	4603      	mov	r3, r0
20000f36:	2b01      	cmp	r3, #1
20000f38:	d106      	bne.n	20000f48 <LORA_client_ex_setup+0x1c>
	  printf("init failed\r\n");
20000f3a:	f648 2084 	movw	r0, #35460	; 0x8a84
20000f3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f42:	f001 ff73 	bl	20002e2c <puts>
  // If you are using Modtronix inAir4 or inAir9,or any other module which uses the
  // transmitter RFO pins and not the PA_BOOST pins
  // then you can configure the power transmitter power for -1 to 14 dBm and with useRFO true.
  // Failure to do that will result in extremely low transmit powers.
//  driver.setTxPower(14, true);
}
20000f46:	bd80      	pop	{r7, pc}
	  printf("init failed\r\n");
	  return;
  }

  while (1){
	  LORA_client_ex_loop();
20000f48:	f000 f802 	bl	20000f50 <LORA_client_ex_loop>
  }
20000f4c:	e7fc      	b.n	20000f48 <LORA_client_ex_setup+0x1c>
20000f4e:	bf00      	nop

20000f50 <LORA_client_ex_loop>:
  // then you can configure the power transmitter power for -1 to 14 dBm and with useRFO true.
  // Failure to do that will result in extremely low transmit powers.
//  driver.setTxPower(14, true);
}

void LORA_client_ex_loop(void){
20000f50:	b580      	push	{r7, lr}
20000f52:	b0c6      	sub	sp, #280	; 0x118
20000f54:	af00      	add	r7, sp, #0
  printf("Sending to rf95_server\r\n");
20000f56:	f648 2094 	movw	r0, #35476	; 0x8a94
20000f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f5e:	f001 ff65 	bl	20002e2c <puts>
  // Send a message to rf95_server
  uint8_t data[] = "Hello World!";
20000f62:	f648 23f0 	movw	r3, #35568	; 0x8af0
20000f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6a:	f507 7c82 	add.w	ip, r7, #260	; 0x104
20000f6e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000f70:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000f74:	f88c 3000 	strb.w	r3, [ip]
  LORA_send(data, sizeof(data));
20000f78:	f507 7382 	add.w	r3, r7, #260	; 0x104
20000f7c:	4618      	mov	r0, r3
20000f7e:	f04f 010d 	mov.w	r1, #13
20000f82:	f7ff fded 	bl	20000b60 <LORA_send>

  LORA_wait_packet_sent(0);
20000f86:	f04f 0000 	mov.w	r0, #0
20000f8a:	f7ff fb73 	bl	20000674 <LORA_wait_packet_sent>
  // Now wait for a reply
  uint8_t buf[RH_RF95_MAX_MESSAGE_LEN];
  uint8_t len = sizeof(buf);
20000f8e:	f107 0308 	add.w	r3, r7, #8
20000f92:	f103 33ff 	add.w	r3, r3, #4294967295
20000f96:	f06f 0204 	mvn.w	r2, #4
20000f9a:	701a      	strb	r2, [r3, #0]

  if (LORA_wait_available_timeout(65000))
20000f9c:	f64f 50e8 	movw	r0, #65000	; 0xfde8
20000fa0:	f7ff fb3a 	bl	20000618 <LORA_wait_available_timeout>
20000fa4:	4603      	mov	r3, r0
20000fa6:	2b00      	cmp	r3, #0
20000fa8:	d025      	beq.n	20000ff6 <LORA_client_ex_loop+0xa6>
  {
    // Should be a reply message for us now
    if (LORA_recv(buf, &len))
20000faa:	f107 0208 	add.w	r2, r7, #8
20000fae:	f107 0308 	add.w	r3, r7, #8
20000fb2:	f103 33ff 	add.w	r3, r3, #4294967295
20000fb6:	4610      	mov	r0, r2
20000fb8:	4619      	mov	r1, r3
20000fba:	f7ff fe29 	bl	20000c10 <LORA_recv>
20000fbe:	4603      	mov	r3, r0
20000fc0:	2b00      	cmp	r3, #0
20000fc2:	d011      	beq.n	20000fe8 <LORA_client_ex_loop+0x98>
   {
      printf("got reply: ");
20000fc4:	f648 20ac 	movw	r0, #35500	; 0x8aac
20000fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fcc:	f001 fec0 	bl	20002d50 <printf>
      printf((char*)buf);
20000fd0:	f107 0308 	add.w	r3, r7, #8
20000fd4:	4618      	mov	r0, r3
20000fd6:	f001 febb 	bl	20002d50 <printf>
      printf("\r\n");
20000fda:	f648 20b8 	movw	r0, #35512	; 0x8ab8
20000fde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fe2:	f001 ff23 	bl	20002e2c <puts>
//      Serial.print("RSSI: ");
//      printf(rf95.lastRssi(), DEC);
    }
    else
    {
      printf("recv failed\r\n");
20000fe6:	e00c      	b.n	20001002 <LORA_client_ex_loop+0xb2>
20000fe8:	f648 20bc 	movw	r0, #35516	; 0x8abc
20000fec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ff0:	f001 ff1c 	bl	20002e2c <puts>
20000ff4:	e005      	b.n	20001002 <LORA_client_ex_loop+0xb2>
    }
  }
  else
  {
    printf("No reply, is rf95_server running?\r\n");
20000ff6:	f648 20cc 	movw	r0, #35532	; 0x8acc
20000ffa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffe:	f001 ff15 	bl	20002e2c <puts>
  }
  //delay(400);
  int i;
  for (i = 0; i < 100000; ++i);
20001002:	f04f 0300 	mov.w	r3, #0
20001006:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
2000100a:	e005      	b.n	20001018 <LORA_client_ex_loop+0xc8>
2000100c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
20001010:	f103 0301 	add.w	r3, r3, #1
20001014:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
20001018:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
2000101c:	f248 639f 	movw	r3, #34463	; 0x869f
20001020:	f2c0 0301 	movt	r3, #1
20001024:	429a      	cmp	r2, r3
20001026:	ddf1      	ble.n	2000100c <LORA_client_ex_loop+0xbc>
}
20001028:	f507 778c 	add.w	r7, r7, #280	; 0x118
2000102c:	46bd      	mov	sp, r7
2000102e:	bd80      	pop	{r7, pc}

20001030 <GPIO9_IRQHandler>:
#include "lora_client_ex.h"
//#include "lora_server_ex.h"

uint8_t last_was_ack = 0;

__attribute__ ((interrupt)) void GPIO9_IRQHandler( void ){
20001030:	4668      	mov	r0, sp
20001032:	f020 0107 	bic.w	r1, r0, #7
20001036:	468d      	mov	sp, r1
20001038:	b589      	push	{r0, r3, r7, lr}
2000103a:	af00      	add	r7, sp, #0
	MSS_GPIO_clear_irq(MSS_GPIO_9);
2000103c:	f04f 0009 	mov.w	r0, #9
20001040:	f001 fa3c 	bl	200024bc <MSS_GPIO_clear_irq>
	LORA_handle_interrupt();
20001044:	f7ff fa2c 	bl	200004a0 <LORA_handle_interrupt>
}
20001048:	46bd      	mov	sp, r7
2000104a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000104e:	4685      	mov	sp, r0
20001050:	4770      	bx	lr
20001052:	bf00      	nop

20001054 <GPIO1_IRQHandler>:

// Interrupts Handler
__attribute__ ((interrupt)) void GPIO1_IRQHandler( void )
{
20001054:	4668      	mov	r0, sp
20001056:	f020 0107 	bic.w	r1, r0, #7
2000105a:	468d      	mov	sp, r1
2000105c:	b589      	push	{r0, r3, r7, lr}
2000105e:	af00      	add	r7, sp, #0
	// Add interrupt status?
	MSS_GPIO_clear_irq(MSS_GPIO_1);
20001060:	f04f 0001 	mov.w	r0, #1
20001064:	f001 fa2a 	bl	200024bc <MSS_GPIO_clear_irq>
	// For the NFC module
	//int n_bytes_to_read =; //Need to look it in the datasheet
	if (!last_was_ack){
20001068:	f249 3385 	movw	r3, #37765	; 0x9385
2000106c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001070:	781b      	ldrb	r3, [r3, #0]
20001072:	2b00      	cmp	r3, #0
20001074:	d107      	bne.n	20001086 <GPIO1_IRQHandler+0x32>
					receive_buf,
					7,
					MSS_I2C_RELEASE_BUS
			);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);*/
		last_was_ack = 1;
20001076:	f249 3385 	movw	r3, #37765	; 0x9385
2000107a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000107e:	f04f 0201 	mov.w	r2, #1
20001082:	701a      	strb	r2, [r3, #0]
20001084:	e006      	b.n	20001094 <GPIO1_IRQHandler+0x40>
					receive_buf,
					7,
					MSS_I2C_RELEASE_BUS
			);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);*/
		last_was_ack = 0;
20001086:	f249 3385 	movw	r3, #37765	; 0x9385
2000108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108e:	f04f 0200 	mov.w	r2, #0
20001092:	701a      	strb	r2, [r3, #0]
	}

	set_interrupt_handled(1);
20001094:	f04f 0001 	mov.w	r0, #1
20001098:	f000 f860 	bl	2000115c <set_interrupt_handled>
}
2000109c:	46bd      	mov	sp, r7
2000109e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200010a2:	4685      	mov	sp, r0
200010a4:	4770      	bx	lr
200010a6:	bf00      	nop

200010a8 <main>:

// Main program
int main()
{
200010a8:	b580      	push	{r7, lr}
200010aa:	b084      	sub	sp, #16
200010ac:	af00      	add	r7, sp, #0
	MSS_GPIO_init();
200010ae:	f001 f997 	bl	200023e0 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_OUTPUT_MODE);
200010b2:	f04f 0008 	mov.w	r0, #8
200010b6:	f04f 0105 	mov.w	r1, #5
200010ba:	f001 f9c1 	bl	20002440 <MSS_GPIO_config>
	MSS_GPIO_config( MSS_GPIO_9, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_POSITIVE );
200010be:	f04f 0009 	mov.w	r0, #9
200010c2:	f04f 0142 	mov.w	r1, #66	; 0x42
200010c6:	f001 f9bb 	bl	20002440 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_9);
200010ca:	f04f 0009 	mov.w	r0, #9
200010ce:	f001 f9d1 	bl	20002474 <MSS_GPIO_enable_irq>
	//MSS_GPIO_config( MSS_GPIO_10, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
200010d2:	f04f 0008 	mov.w	r0, #8
200010d6:	f04f 0101 	mov.w	r1, #1
200010da:	f001 f9bd 	bl	20002458 <MSS_GPIO_set_output>

	int init_res = LORA_init();
200010de:	f7ff fb07 	bl	200006f0 <LORA_init>
200010e2:	4603      	mov	r3, r0
200010e4:	60bb      	str	r3, [r7, #8]

	uint8_t send_buf[] = {0x01, 0x03, 0x05, 0x07};
200010e6:	f648 3300 	movw	r3, #35584	; 0x8b00
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	681b      	ldr	r3, [r3, #0]
200010f0:	607b      	str	r3, [r7, #4]

	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
200010f2:	f04f 000d 	mov.w	r0, #13
200010f6:	f04f 0100 	mov.w	r1, #0
200010fa:	f7ff fdeb 	bl	20000cd4 <LORA_write>
	LORA_burst_write(RH_RF95_REG_00_FIFO, send_buf, 4);
200010fe:	f107 0304 	add.w	r3, r7, #4
20001102:	f04f 0000 	mov.w	r0, #0
20001106:	4619      	mov	r1, r3
20001108:	f04f 0204 	mov.w	r2, #4
2000110c:	f7ff fe96 	bl	20000e3c <LORA_burst_write>

	int i;
	for (i = 0; i < 100000; ++i);
20001110:	f04f 0300 	mov.w	r3, #0
20001114:	60fb      	str	r3, [r7, #12]
20001116:	e003      	b.n	20001120 <main+0x78>
20001118:	68fb      	ldr	r3, [r7, #12]
2000111a:	f103 0301 	add.w	r3, r3, #1
2000111e:	60fb      	str	r3, [r7, #12]
20001120:	68fa      	ldr	r2, [r7, #12]
20001122:	f248 639f 	movw	r3, #34463	; 0x869f
20001126:	f2c0 0301 	movt	r3, #1
2000112a:	429a      	cmp	r2, r3
2000112c:	ddf4      	ble.n	20001118 <main+0x70>

	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
2000112e:	f04f 000d 	mov.w	r0, #13
20001132:	f04f 0100 	mov.w	r1, #0
20001136:	f7ff fdcd 	bl	20000cd4 <LORA_write>
	uint8_t read_buf[4];
	LORA_burst_read(RH_RF95_REG_00_FIFO, read_buf, 4);
2000113a:	463b      	mov	r3, r7
2000113c:	f04f 0000 	mov.w	r0, #0
20001140:	4619      	mov	r1, r3
20001142:	f04f 0204 	mov.w	r2, #4
20001146:	f7ff fe03 	bl	20000d50 <LORA_burst_read>

	LORA_client_ex_setup();
2000114a:	f7ff feef 	bl	20000f2c <LORA_client_ex_setup>
		}
	}
	return 0;
	*/

	return(0);
2000114e:	f04f 0300 	mov.w	r3, #0

}
20001152:	4618      	mov	r0, r3
20001154:	f107 0710 	add.w	r7, r7, #16
20001158:	46bd      	mov	sp, r7
2000115a:	bd80      	pop	{r7, pc}

2000115c <set_interrupt_handled>:

uint8_t is_interrupt_handled(void){
	return interrupt_handled;
}

void set_interrupt_handled(uint8_t val){
2000115c:	b480      	push	{r7}
2000115e:	b083      	sub	sp, #12
20001160:	af00      	add	r7, sp, #0
20001162:	4603      	mov	r3, r0
20001164:	71fb      	strb	r3, [r7, #7]
	interrupt_handled = val;
20001166:	f648 6365 	movw	r3, #36453	; 0x8e65
2000116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116e:	79fa      	ldrb	r2, [r7, #7]
20001170:	701a      	strb	r2, [r3, #0]
}
20001172:	f107 070c 	add.w	r7, r7, #12
20001176:	46bd      	mov	sp, r7
20001178:	bc80      	pop	{r7}
2000117a:	4770      	bx	lr

2000117c <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
2000117c:	f04f 30ff 	mov.w	r0, #4294967295
20001180:	4770      	bx	lr
20001182:	bf00      	nop

20001184 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001184:	e7fe      	b.n	20001184 <_exit>
20001186:	bf00      	nop

20001188 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001188:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000118c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000118e:	f04f 0000 	mov.w	r0, #0
20001192:	4770      	bx	lr

20001194 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001194:	f04f 0001 	mov.w	r0, #1
20001198:	4770      	bx	lr
2000119a:	bf00      	nop

2000119c <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
2000119c:	f04f 0000 	mov.w	r0, #0
200011a0:	4770      	bx	lr
200011a2:	bf00      	nop

200011a4 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
200011a4:	f04f 0000 	mov.w	r0, #0
200011a8:	4770      	bx	lr
200011aa:	bf00      	nop

200011ac <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200011ac:	b538      	push	{r3, r4, r5, lr}
200011ae:	4615      	mov	r5, r2
200011b0:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200011b2:	f249 3388 	movw	r3, #37768	; 0x9388
200011b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ba:	681b      	ldr	r3, [r3, #0]
200011bc:	b983      	cbnz	r3, 200011e0 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200011be:	f249 5008 	movw	r0, #38152	; 0x9508
200011c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011c6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200011ca:	f04f 0203 	mov.w	r2, #3
200011ce:	f000 f955 	bl	2000147c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200011d2:	f249 3388 	movw	r3, #37768	; 0x9388
200011d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011da:	f04f 0201 	mov.w	r2, #1
200011de:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200011e0:	f249 5008 	movw	r0, #38152	; 0x9508
200011e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e8:	4629      	mov	r1, r5
200011ea:	4622      	mov	r2, r4
200011ec:	f000 f834 	bl	20001258 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200011f0:	4620      	mov	r0, r4
200011f2:	bd38      	pop	{r3, r4, r5, pc}

200011f4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200011f4:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200011f6:	f249 338c 	movw	r3, #37772	; 0x938c
200011fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011fe:	681b      	ldr	r3, [r3, #0]
20001200:	b943      	cbnz	r3, 20001214 <_sbrk+0x20>
    {
      heap_end = &_end;
20001202:	f249 338c 	movw	r3, #37772	; 0x938c
20001206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120a:	f249 7228 	movw	r2, #38696	; 0x9728
2000120e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001212:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001214:	f249 338c 	movw	r3, #37772	; 0x938c
20001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121c:	681a      	ldr	r2, [r3, #0]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000121e:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
20001222:	4410      	add	r0, r2
20001224:	4283      	cmp	r3, r0
20001226:	d20f      	bcs.n	20001248 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001228:	f04f 0000 	mov.w	r0, #0
2000122c:	f04f 0101 	mov.w	r1, #1
20001230:	f648 3204 	movw	r2, #35588	; 0x8b04
20001234:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001238:	f04f 0319 	mov.w	r3, #25
2000123c:	f7ff ffb6 	bl	200011ac <_write_r>
      _exit (1);
20001240:	f04f 0001 	mov.w	r0, #1
20001244:	f7ff ff9e 	bl	20001184 <_exit>
    }
  
    heap_end += incr;
20001248:	f249 338c 	movw	r3, #37772	; 0x938c
2000124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001250:	6018      	str	r0, [r3, #0]
    return (caddr_t) prev_heap_end;
}
20001252:	4610      	mov	r0, r2
20001254:	bd08      	pop	{r3, pc}
20001256:	bf00      	nop

20001258 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001258:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000125c:	f249 5308 	movw	r3, #38152	; 0x9508
20001260:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001264:	4298      	cmp	r0, r3
20001266:	d006      	beq.n	20001276 <MSS_UART_polled_tx+0x1e>
20001268:	f249 43e0 	movw	r3, #38112	; 0x94e0
2000126c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001270:	4298      	cmp	r0, r3
20001272:	d000      	beq.n	20001276 <MSS_UART_polled_tx+0x1e>
20001274:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001276:	b901      	cbnz	r1, 2000127a <MSS_UART_polled_tx+0x22>
20001278:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000127a:	b902      	cbnz	r2, 2000127e <MSS_UART_polled_tx+0x26>
2000127c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000127e:	f249 5308 	movw	r3, #38152	; 0x9508
20001282:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001286:	4298      	cmp	r0, r3
20001288:	d005      	beq.n	20001296 <MSS_UART_polled_tx+0x3e>
2000128a:	f249 43e0 	movw	r3, #38112	; 0x94e0
2000128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001292:	4298      	cmp	r0, r3
20001294:	d133      	bne.n	200012fe <MSS_UART_polled_tx+0xa6>
20001296:	1e13      	subs	r3, r2, #0
20001298:	bf18      	it	ne
2000129a:	2301      	movne	r3, #1
2000129c:	2900      	cmp	r1, #0
2000129e:	bf0c      	ite	eq
200012a0:	2300      	moveq	r3, #0
200012a2:	f003 0301 	andne.w	r3, r3, #1
200012a6:	2b00      	cmp	r3, #0
200012a8:	d029      	beq.n	200012fe <MSS_UART_polled_tx+0xa6>
200012aa:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200012ae:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200012b0:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200012b4:	6803      	ldr	r3, [r0, #0]
200012b6:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
200012b8:	f890 c00a 	ldrb.w	ip, [r0, #10]
200012bc:	ea43 0c0c 	orr.w	ip, r3, ip
200012c0:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200012c4:	f013 0f20 	tst.w	r3, #32
200012c8:	d017      	beq.n	200012fa <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200012ca:	2a0f      	cmp	r2, #15
200012cc:	d904      	bls.n	200012d8 <MSS_UART_polled_tx+0x80>
200012ce:	4656      	mov	r6, sl
200012d0:	46bc      	mov	ip, r7
200012d2:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200012d4:	440f      	add	r7, r1
200012d6:	e004      	b.n	200012e2 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200012d8:	b90a      	cbnz	r2, 200012de <MSS_UART_polled_tx+0x86>
200012da:	4643      	mov	r3, r8
200012dc:	e00b      	b.n	200012f6 <MSS_UART_polled_tx+0x9e>
200012de:	4616      	mov	r6, r2
200012e0:	e7f6      	b.n	200012d0 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200012e2:	6804      	ldr	r4, [r0, #0]
200012e4:	5cfd      	ldrb	r5, [r7, r3]
200012e6:	7025      	strb	r5, [r4, #0]
200012e8:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200012ec:	f103 0301 	add.w	r3, r3, #1
200012f0:	429e      	cmp	r6, r3
200012f2:	d8f6      	bhi.n	200012e2 <MSS_UART_polled_tx+0x8a>
200012f4:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200012f6:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
200012fa:	2a00      	cmp	r2, #0
200012fc:	d1da      	bne.n	200012b4 <MSS_UART_polled_tx+0x5c>
    }
}
200012fe:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20001302:	4770      	bx	lr

20001304 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001304:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001306:	f249 5308 	movw	r3, #38152	; 0x9508
2000130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130e:	4298      	cmp	r0, r3
20001310:	d007      	beq.n	20001322 <MSS_UART_isr+0x1e>
20001312:	f249 43e0 	movw	r3, #38112	; 0x94e0
20001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131a:	4298      	cmp	r0, r3
2000131c:	d001      	beq.n	20001322 <MSS_UART_isr+0x1e>
2000131e:	be00      	bkpt	0x0000
20001320:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001322:	6803      	ldr	r3, [r0, #0]
20001324:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001326:	f003 030f 	and.w	r3, r3, #15
2000132a:	2b0c      	cmp	r3, #12
2000132c:	d820      	bhi.n	20001370 <MSS_UART_isr+0x6c>
2000132e:	e8df f003 	tbb	[pc, r3]
20001332:	1f07      	.short	0x1f07
20001334:	1f131f0d 	.word	0x1f131f0d
20001338:	1f1f1f19 	.word	0x1f1f1f19
2000133c:	1f1f      	.short	0x1f1f
2000133e:	13          	.byte	0x13
2000133f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001340:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001342:	b90b      	cbnz	r3, 20001348 <MSS_UART_isr+0x44>
20001344:	be00      	bkpt	0x0000
20001346:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001348:	4798      	blx	r3
2000134a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000134c:	6a03      	ldr	r3, [r0, #32]
2000134e:	b90b      	cbnz	r3, 20001354 <MSS_UART_isr+0x50>
20001350:	be00      	bkpt	0x0000
20001352:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001354:	4798      	blx	r3
20001356:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001358:	69c3      	ldr	r3, [r0, #28]
2000135a:	b90b      	cbnz	r3, 20001360 <MSS_UART_isr+0x5c>
2000135c:	be00      	bkpt	0x0000
2000135e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001360:	4798      	blx	r3
20001362:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001364:	6983      	ldr	r3, [r0, #24]
20001366:	b90b      	cbnz	r3, 2000136c <MSS_UART_isr+0x68>
20001368:	be00      	bkpt	0x0000
2000136a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
2000136c:	4798      	blx	r3
2000136e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001370:	be00      	bkpt	0x0000
20001372:	bd08      	pop	{r3, pc}

20001374 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001374:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001376:	f249 5308 	movw	r3, #38152	; 0x9508
2000137a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137e:	4298      	cmp	r0, r3
20001380:	d006      	beq.n	20001390 <default_tx_handler+0x1c>
20001382:	f249 43e0 	movw	r3, #38112	; 0x94e0
20001386:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138a:	4298      	cmp	r0, r3
2000138c:	d000      	beq.n	20001390 <default_tx_handler+0x1c>
2000138e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001390:	68c2      	ldr	r2, [r0, #12]
20001392:	b902      	cbnz	r2, 20001396 <default_tx_handler+0x22>
20001394:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001396:	6901      	ldr	r1, [r0, #16]
20001398:	b901      	cbnz	r1, 2000139c <default_tx_handler+0x28>
2000139a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000139c:	f249 5308 	movw	r3, #38152	; 0x9508
200013a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a4:	4298      	cmp	r0, r3
200013a6:	d005      	beq.n	200013b4 <default_tx_handler+0x40>
200013a8:	f249 43e0 	movw	r3, #38112	; 0x94e0
200013ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b0:	4298      	cmp	r0, r3
200013b2:	d130      	bne.n	20001416 <default_tx_handler+0xa2>
200013b4:	2a00      	cmp	r2, #0
200013b6:	d02e      	beq.n	20001416 <default_tx_handler+0xa2>
200013b8:	2900      	cmp	r1, #0
200013ba:	d02c      	beq.n	20001416 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200013bc:	6803      	ldr	r3, [r0, #0]
200013be:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200013c0:	7a82      	ldrb	r2, [r0, #10]
200013c2:	ea43 0202 	orr.w	r2, r3, r2
200013c6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200013c8:	f013 0f20 	tst.w	r3, #32
200013cc:	d01a      	beq.n	20001404 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200013ce:	6902      	ldr	r2, [r0, #16]
200013d0:	6943      	ldr	r3, [r0, #20]
200013d2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200013d6:	2b0f      	cmp	r3, #15
200013d8:	d904      	bls.n	200013e4 <default_tx_handler+0x70>
200013da:	f04f 0c10 	mov.w	ip, #16
200013de:	f04f 0300 	mov.w	r3, #0
200013e2:	e002      	b.n	200013ea <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200013e4:	b173      	cbz	r3, 20001404 <default_tx_handler+0x90>
200013e6:	469c      	mov	ip, r3
200013e8:	e7f9      	b.n	200013de <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200013ea:	6802      	ldr	r2, [r0, #0]
200013ec:	68c4      	ldr	r4, [r0, #12]
200013ee:	6941      	ldr	r1, [r0, #20]
200013f0:	5c61      	ldrb	r1, [r4, r1]
200013f2:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
200013f4:	6942      	ldr	r2, [r0, #20]
200013f6:	f102 0201 	add.w	r2, r2, #1
200013fa:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200013fc:	f103 0301 	add.w	r3, r3, #1
20001400:	4563      	cmp	r3, ip
20001402:	d3f2      	bcc.n	200013ea <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001404:	6942      	ldr	r2, [r0, #20]
20001406:	6903      	ldr	r3, [r0, #16]
20001408:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000140a:	bf01      	itttt	eq
2000140c:	2300      	moveq	r3, #0
2000140e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001410:	6842      	ldreq	r2, [r0, #4]
20001412:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001416:	bc10      	pop	{r4}
20001418:	4770      	bx	lr
2000141a:	bf00      	nop

2000141c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000141c:	4668      	mov	r0, sp
2000141e:	f020 0107 	bic.w	r1, r0, #7
20001422:	468d      	mov	sp, r1
20001424:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001426:	f249 5008 	movw	r0, #38152	; 0x9508
2000142a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000142e:	f7ff ff69 	bl	20001304 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001432:	f24e 1300 	movw	r3, #57600	; 0xe100
20001436:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000143a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000143e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001442:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001446:	4685      	mov	sp, r0
20001448:	4770      	bx	lr
2000144a:	bf00      	nop

2000144c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000144c:	4668      	mov	r0, sp
2000144e:	f020 0107 	bic.w	r1, r0, #7
20001452:	468d      	mov	sp, r1
20001454:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001456:	f249 40e0 	movw	r0, #38112	; 0x94e0
2000145a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000145e:	f7ff ff51 	bl	20001304 <MSS_UART_isr>
20001462:	f24e 1300 	movw	r3, #57600	; 0xe100
20001466:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000146a:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000146e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001472:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001476:	4685      	mov	sp, r0
20001478:	4770      	bx	lr
2000147a:	bf00      	nop

2000147c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000147c:	b570      	push	{r4, r5, r6, lr}
2000147e:	4604      	mov	r4, r0
20001480:	460d      	mov	r5, r1
20001482:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001484:	f249 5308 	movw	r3, #38152	; 0x9508
20001488:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000148c:	4298      	cmp	r0, r3
2000148e:	d006      	beq.n	2000149e <MSS_UART_init+0x22>
20001490:	f249 43e0 	movw	r3, #38112	; 0x94e0
20001494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001498:	4298      	cmp	r0, r3
2000149a:	d000      	beq.n	2000149e <MSS_UART_init+0x22>
2000149c:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000149e:	b905      	cbnz	r5, 200014a2 <MSS_UART_init+0x26>
200014a0:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200014a2:	f001 f831 	bl	20002508 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200014a6:	f249 5308 	movw	r3, #38152	; 0x9508
200014aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ae:	429c      	cmp	r4, r3
200014b0:	d126      	bne.n	20001500 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
200014b2:	f249 5308 	movw	r3, #38152	; 0x9508
200014b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200014be:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200014c0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200014c4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200014c6:	f04f 020a 	mov.w	r2, #10
200014ca:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200014cc:	f648 6370 	movw	r3, #36464	; 0x8e70
200014d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d4:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200014d6:	f242 0300 	movw	r3, #8192	; 0x2000
200014da:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200014e4:	631a      	str	r2, [r3, #48]	; 0x30
200014e6:	f24e 1200 	movw	r2, #57600	; 0xe100
200014ea:	f2ce 0200 	movt	r2, #57344	; 0xe000
200014ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
200014f2:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200014f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200014fc:	631a      	str	r2, [r3, #48]	; 0x30
200014fe:	e025      	b.n	2000154c <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001500:	f240 0300 	movw	r3, #0
20001504:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001508:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000150a:	f240 0300 	movw	r3, #0
2000150e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001512:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001514:	f04f 030b 	mov.w	r3, #11
20001518:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
2000151a:	f648 6374 	movw	r3, #36468	; 0x8e74
2000151e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001522:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001524:	f242 0300 	movw	r3, #8192	; 0x2000
20001528:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000152c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000152e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001532:	631a      	str	r2, [r3, #48]	; 0x30
20001534:	f24e 1200 	movw	r2, #57600	; 0xe100
20001538:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000153c:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001540:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001546:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000154a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
2000154c:	6823      	ldr	r3, [r4, #0]
2000154e:	f04f 0200 	mov.w	r2, #0
20001552:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001554:	b915      	cbnz	r5, 2000155c <MSS_UART_init+0xe0>
20001556:	f04f 0501 	mov.w	r5, #1
2000155a:	e00f      	b.n	2000157c <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
2000155c:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001560:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001564:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001568:	bf18      	it	ne
2000156a:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
2000156c:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001570:	bf38      	it	cc
20001572:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001574:	d302      	bcc.n	2000157c <MSS_UART_init+0x100>
20001576:	be00      	bkpt	0x0000
20001578:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000157c:	6863      	ldr	r3, [r4, #4]
2000157e:	f04f 0201 	mov.w	r2, #1
20001582:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001586:	6823      	ldr	r3, [r4, #0]
20001588:	ea4f 2215 	mov.w	r2, r5, lsr #8
2000158c:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000158e:	6823      	ldr	r3, [r4, #0]
20001590:	b2ed      	uxtb	r5, r5
20001592:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001594:	6862      	ldr	r2, [r4, #4]
20001596:	f04f 0300 	mov.w	r3, #0
2000159a:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000159e:	6822      	ldr	r2, [r4, #0]
200015a0:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200015a2:	6822      	ldr	r2, [r4, #0]
200015a4:	f04f 010e 	mov.w	r1, #14
200015a8:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200015aa:	6862      	ldr	r2, [r4, #4]
200015ac:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200015b0:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200015b2:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
200015b4:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200015b6:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
200015b8:	f241 3275 	movw	r2, #4981	; 0x1375
200015bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200015c0:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200015c2:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200015c4:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200015c6:	72a3      	strb	r3, [r4, #10]
}
200015c8:	bd70      	pop	{r4, r5, r6, pc}
200015ca:	bf00      	nop

200015cc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200015cc:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200015d0:	6803      	ldr	r3, [r0, #0]
200015d2:	f8d3 8000 	ldr.w	r8, [r3]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200015d6:	f8d3 c018 	ldr.w	ip, [r3, #24]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200015da:	685f      	ldr	r7, [r3, #4]
    control2 = this_spi->hw_reg->CONTROL2;
200015dc:	6a9e      	ldr	r6, [r3, #40]	; 0x28
    packet_size = this_spi->hw_reg->PKTSIZE;
200015de:	6b1d      	ldr	r5, [r3, #48]	; 0x30
    cmd_size = this_spi->hw_reg->CMDSIZE;
200015e0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200015e2:	f8d3 a01c 	ldr.w	sl, [r3, #28]
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200015e6:	f249 53b4 	movw	r3, #38324	; 0x95b4
200015ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ee:	4298      	cmp	r0, r3
200015f0:	d124      	bne.n	2000163c <recover_from_rx_overflow+0x70>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200015f2:	f249 53b4 	movw	r3, #38324	; 0x95b4
200015f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015fa:	f241 0200 	movw	r2, #4096	; 0x1000
200015fe:	f2c4 0200 	movt	r2, #16384	; 0x4000
20001602:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
20001604:	f04f 010c 	mov.w	r1, #12
20001608:	8099      	strh	r1, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000160a:	f242 0300 	movw	r3, #8192	; 0x2000
2000160e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001612:	6b19      	ldr	r1, [r3, #48]	; 0x30
20001614:	f441 7100 	orr.w	r1, r1, #512	; 0x200
20001618:	6319      	str	r1, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000161a:	f24e 1100 	movw	r1, #57600	; 0xe100
2000161e:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001622:	f44f 5980 	mov.w	r9, #4096	; 0x1000
20001626:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000162a:	6b19      	ldr	r1, [r3, #48]	; 0x30
2000162c:	f421 7100 	bic.w	r1, r1, #512	; 0x200
20001630:	6319      	str	r1, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001632:	6813      	ldr	r3, [r2, #0]
20001634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
20001638:	6013      	str	r3, [r2, #0]
2000163a:	e01f      	b.n	2000167c <recover_from_rx_overflow+0xb0>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000163c:	f241 0200 	movw	r2, #4096	; 0x1000
20001640:	f2c4 0201 	movt	r2, #16385	; 0x4001
20001644:	6002      	str	r2, [r0, #0]
        this_spi->irqn = SPI1_IRQn;
20001646:	f04f 030d 	mov.w	r3, #13
2000164a:	8083      	strh	r3, [r0, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000164c:	f242 0300 	movw	r3, #8192	; 0x2000
20001650:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001654:	6b19      	ldr	r1, [r3, #48]	; 0x30
20001656:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
2000165a:	6319      	str	r1, [r3, #48]	; 0x30
2000165c:	f24e 1100 	movw	r1, #57600	; 0xe100
20001660:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001664:	f44f 5900 	mov.w	r9, #8192	; 0x2000
20001668:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000166c:	6b19      	ldr	r1, [r3, #48]	; 0x30
2000166e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
20001672:	6319      	str	r1, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001674:	6813      	ldr	r3, [r2, #0]
20001676:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
2000167a:	6013      	str	r3, [r2, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
2000167c:	f028 0201 	bic.w	r2, r8, #1
    this_spi->hw_reg->CONTROL = control_reg;
20001680:	6803      	ldr	r3, [r0, #0]
20001682:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001684:	6803      	ldr	r3, [r0, #0]
20001686:	f8c3 c018 	str.w	ip, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
2000168a:	6803      	ldr	r3, [r0, #0]
2000168c:	605f      	str	r7, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000168e:	6803      	ldr	r3, [r0, #0]
20001690:	681a      	ldr	r2, [r3, #0]
20001692:	f042 0201 	orr.w	r2, r2, #1
20001696:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001698:	6803      	ldr	r3, [r0, #0]
2000169a:	629e      	str	r6, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
2000169c:	6803      	ldr	r3, [r0, #0]
2000169e:	631d      	str	r5, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200016a0:	6803      	ldr	r3, [r0, #0]
200016a2:	635c      	str	r4, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200016a4:	6803      	ldr	r3, [r0, #0]
200016a6:	f8c3 a01c 	str.w	sl, [r3, #28]
}
200016aa:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200016ae:	4770      	bx	lr

200016b0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
200016b0:	b4f0      	push	{r4, r5, r6, r7}
200016b2:	f89d 5010 	ldrb.w	r5, [sp, #16]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200016b6:	f249 5cb4 	movw	ip, #38324	; 0x95b4
200016ba:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200016be:	4560      	cmp	r0, ip
200016c0:	d006      	beq.n	200016d0 <MSS_SPI_configure_master_mode+0x20>
200016c2:	f249 5c30 	movw	ip, #38192	; 0x9530
200016c6:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200016ca:	4560      	cmp	r0, ip
200016cc:	d000      	beq.n	200016d0 <MSS_SPI_configure_master_mode+0x20>
200016ce:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200016d0:	2907      	cmp	r1, #7
200016d2:	d900      	bls.n	200016d6 <MSS_SPI_configure_master_mode+0x26>
200016d4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200016d6:	2d20      	cmp	r5, #32
200016d8:	d900      	bls.n	200016dc <MSS_SPI_configure_master_mode+0x2c>
200016da:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200016dc:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200016e0:	fa0f f68c 	sxth.w	r6, ip
200016e4:	ea4f 1656 	mov.w	r6, r6, lsr #5
200016e8:	f00c 0c1f 	and.w	ip, ip, #31
200016ec:	f04f 0701 	mov.w	r7, #1
200016f0:	fa07 f70c 	lsl.w	r7, r7, ip
200016f4:	f24e 1400 	movw	r4, #57600	; 0xe100
200016f8:	f2ce 0400 	movt	r4, #57344	; 0xe000
200016fc:	f106 0620 	add.w	r6, r6, #32
20001700:	f844 7026 	str.w	r7, [r4, r6, lsl #2]

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001704:	f04f 0c00 	mov.w	ip, #0
20001708:	f880 c080 	strb.w	ip, [r0, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000170c:	6804      	ldr	r4, [r0, #0]
2000170e:	6826      	ldr	r6, [r4, #0]
20001710:	f026 0601 	bic.w	r6, r6, #1
20001714:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001716:	6804      	ldr	r4, [r0, #0]
20001718:	6826      	ldr	r6, [r4, #0]
2000171a:	f046 0602 	orr.w	r6, r6, #2
2000171e:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001720:	6804      	ldr	r4, [r0, #0]
20001722:	6826      	ldr	r6, [r4, #0]
20001724:	f046 0601 	orr.w	r6, r6, #1
20001728:	6026      	str	r6, [r4, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
2000172a:	2907      	cmp	r1, #7
2000172c:	d82d      	bhi.n	2000178a <MSS_SPI_configure_master_mode+0xda>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000172e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
20001732:	bf14      	ite	ne
20001734:	2400      	movne	r4, #0
20001736:	2401      	moveq	r4, #1
20001738:	4562      	cmp	r2, ip
2000173a:	bf08      	it	eq
2000173c:	f044 0401 	orreq.w	r4, r4, #1
20001740:	b954      	cbnz	r4, 20001758 <MSS_SPI_configure_master_mode+0xa8>
20001742:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
20001746:	bf14      	ite	ne
20001748:	2400      	movne	r4, #0
2000174a:	2401      	moveq	r4, #1
2000174c:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
20001750:	bf08      	it	eq
20001752:	f044 0401 	orreq.w	r4, r4, #1
20001756:	b14c      	cbz	r4, 2000176c <MSS_SPI_configure_master_mode+0xbc>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001758:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
2000175c:	f240 1c02 	movw	ip, #258	; 0x102
20001760:	f2c2 4c00 	movt	ip, #9216	; 0x2400
20001764:	ea42 020c 	orr.w	r2, r2, ip
20001768:	6362      	str	r2, [r4, #52]	; 0x34
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000176a:	e008      	b.n	2000177e <MSS_SPI_configure_master_mode+0xce>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
2000176c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
20001770:	f240 1c02 	movw	ip, #258	; 0x102
20001774:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001778:	ea42 020c 	orr.w	r2, r2, ip
2000177c:	6362      	str	r2, [r4, #52]	; 0x34
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
2000177e:	f101 0106 	add.w	r1, r1, #6
20001782:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
20001786:	720d      	strb	r5, [r1, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001788:	724b      	strb	r3, [r1, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000178a:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000178c:	b21a      	sxth	r2, r3
2000178e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001792:	f003 031f 	and.w	r3, r3, #31
20001796:	f04f 0101 	mov.w	r1, #1
2000179a:	fa01 f103 	lsl.w	r1, r1, r3
2000179e:	f24e 1300 	movw	r3, #57600	; 0xe100
200017a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017aa:	bcf0      	pop	{r4, r5, r6, r7}
200017ac:	4770      	bx	lr
200017ae:	bf00      	nop

200017b0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200017b0:	b538      	push	{r3, r4, r5, lr}
200017b2:	4604      	mov	r4, r0
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200017b4:	f249 53b4 	movw	r3, #38324	; 0x95b4
200017b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017bc:	4298      	cmp	r0, r3
200017be:	d006      	beq.n	200017ce <MSS_SPI_set_slave_select+0x1e>
200017c0:	f249 5330 	movw	r3, #38192	; 0x9530
200017c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017c8:	4298      	cmp	r0, r3
200017ca:	d000      	beq.n	200017ce <MSS_SPI_set_slave_select+0x1e>
200017cc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200017ce:	6822      	ldr	r2, [r4, #0]
200017d0:	6813      	ldr	r3, [r2, #0]
200017d2:	f013 0f02 	tst.w	r3, #2
200017d6:	d100      	bne.n	200017da <MSS_SPI_set_slave_select+0x2a>
200017d8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200017da:	460d      	mov	r5, r1
200017dc:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
200017e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200017e2:	f1b3 3fff 	cmp.w	r3, #4294967295
200017e6:	d100      	bne.n	200017ea <MSS_SPI_set_slave_select+0x3a>
200017e8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200017ea:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200017ec:	b219      	sxth	r1, r3
200017ee:	ea4f 1151 	mov.w	r1, r1, lsr #5
200017f2:	f003 031f 	and.w	r3, r3, #31
200017f6:	f04f 0001 	mov.w	r0, #1
200017fa:	fa00 f003 	lsl.w	r0, r0, r3
200017fe:	f24e 1300 	movw	r3, #57600	; 0xe100
20001802:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001806:	f101 0120 	add.w	r1, r1, #32
2000180a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000180e:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
20001810:	f013 0f04 	tst.w	r3, #4
20001814:	d002      	beq.n	2000181c <MSS_SPI_set_slave_select+0x6c>
    {
         recover_from_rx_overflow(this_spi);
20001816:	4620      	mov	r0, r4
20001818:	f7ff fed8 	bl	200015cc <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000181c:	6823      	ldr	r3, [r4, #0]
2000181e:	681a      	ldr	r2, [r3, #0]
20001820:	f022 0201 	bic.w	r2, r2, #1
20001824:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001826:	6822      	ldr	r2, [r4, #0]
20001828:	f105 0306 	add.w	r3, r5, #6
2000182c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
20001830:	6859      	ldr	r1, [r3, #4]
20001832:	6011      	str	r1, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001834:	6822      	ldr	r2, [r4, #0]
20001836:	7a59      	ldrb	r1, [r3, #9]
20001838:	6191      	str	r1, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
2000183a:	6822      	ldr	r2, [r4, #0]
2000183c:	7a1b      	ldrb	r3, [r3, #8]
2000183e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001840:	6823      	ldr	r3, [r4, #0]
20001842:	681a      	ldr	r2, [r3, #0]
20001844:	f042 0201 	orr.w	r2, r2, #1
20001848:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
2000184a:	6822      	ldr	r2, [r4, #0]
2000184c:	69d1      	ldr	r1, [r2, #28]
2000184e:	f04f 0301 	mov.w	r3, #1
20001852:	fa03 f505 	lsl.w	r5, r3, r5
20001856:	ea45 0501 	orr.w	r5, r5, r1
2000185a:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000185c:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000185e:	b211      	sxth	r1, r2
20001860:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001864:	f002 021f 	and.w	r2, r2, #31
20001868:	fa03 f202 	lsl.w	r2, r3, r2
2000186c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001870:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001874:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
20001878:	bd38      	pop	{r3, r4, r5, pc}
2000187a:	bf00      	nop

2000187c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000187c:	b538      	push	{r3, r4, r5, lr}
2000187e:	4604      	mov	r4, r0
20001880:	460d      	mov	r5, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001882:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000188a:	4298      	cmp	r0, r3
2000188c:	d006      	beq.n	2000189c <MSS_SPI_clear_slave_select+0x20>
2000188e:	f249 5330 	movw	r3, #38192	; 0x9530
20001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001896:	4298      	cmp	r0, r3
20001898:	d000      	beq.n	2000189c <MSS_SPI_clear_slave_select+0x20>
2000189a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000189c:	6822      	ldr	r2, [r4, #0]
2000189e:	6813      	ldr	r3, [r2, #0]
200018a0:	f013 0f02 	tst.w	r3, #2
200018a4:	d100      	bne.n	200018a8 <MSS_SPI_clear_slave_select+0x2c>
200018a6:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200018a8:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200018aa:	b219      	sxth	r1, r3
200018ac:	ea4f 1151 	mov.w	r1, r1, lsr #5
200018b0:	f003 031f 	and.w	r3, r3, #31
200018b4:	f04f 0001 	mov.w	r0, #1
200018b8:	fa00 f003 	lsl.w	r0, r0, r3
200018bc:	f24e 1300 	movw	r3, #57600	; 0xe100
200018c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018c4:	f101 0120 	add.w	r1, r1, #32
200018c8:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200018cc:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
200018ce:	f013 0f04 	tst.w	r3, #4
200018d2:	d002      	beq.n	200018da <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200018d4:	4620      	mov	r0, r4
200018d6:	f7ff fe79 	bl	200015cc <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200018da:	6822      	ldr	r2, [r4, #0]
200018dc:	69d1      	ldr	r1, [r2, #28]
200018de:	f04f 0301 	mov.w	r3, #1
200018e2:	fa03 f505 	lsl.w	r5, r3, r5
200018e6:	ea21 0505 	bic.w	r5, r1, r5
200018ea:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200018ec:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018ee:	b211      	sxth	r1, r2
200018f0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200018f4:	f002 021f 	and.w	r2, r2, #31
200018f8:	fa03 f202 	lsl.w	r2, r3, r2
200018fc:	f24e 1300 	movw	r3, #57600	; 0xe100
20001900:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001904:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
20001908:	bd38      	pop	{r3, r4, r5, pc}
2000190a:	bf00      	nop

2000190c <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
2000190c:	b410      	push	{r4}
2000190e:	b083      	sub	sp, #12
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001910:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001918:	4298      	cmp	r0, r3
2000191a:	d006      	beq.n	2000192a <MSS_SPI_transfer_frame+0x1e>
2000191c:	f249 5330 	movw	r3, #38192	; 0x9530
20001920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001924:	4298      	cmp	r0, r3
20001926:	d000      	beq.n	2000192a <MSS_SPI_transfer_frame+0x1e>
20001928:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000192a:	6803      	ldr	r3, [r0, #0]
2000192c:	681a      	ldr	r2, [r3, #0]
2000192e:	f012 0f02 	tst.w	r2, #2
20001932:	d100      	bne.n	20001936 <MSS_SPI_transfer_frame+0x2a>
20001934:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001936:	681c      	ldr	r4, [r3, #0]
20001938:	f240 02ff 	movw	r2, #255	; 0xff
2000193c:	f6cf 7200 	movt	r2, #65280	; 0xff00
20001940:	ea04 0202 	and.w	r2, r4, r2
20001944:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001948:	601a      	str	r2, [r3, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
2000194a:	6803      	ldr	r3, [r0, #0]
2000194c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
2000194e:	f042 020c 	orr.w	r2, r2, #12
20001952:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001954:	6803      	ldr	r3, [r0, #0]
20001956:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_fifo_empty)
20001958:	f012 0f40 	tst.w	r2, #64	; 0x40
2000195c:	d107      	bne.n	2000196e <MSS_SPI_transfer_frame+0x62>
    {
        dummy = this_spi->hw_reg->RX_DATA;
2000195e:	691a      	ldr	r2, [r3, #16]
20001960:	9201      	str	r2, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
20001962:	9a01      	ldr	r2, [sp, #4]
20001964:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001966:	689a      	ldr	r2, [r3, #8]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001968:	f012 0f40 	tst.w	r2, #64	; 0x40
2000196c:	d0f7      	beq.n	2000195e <MSS_SPI_transfer_frame+0x52>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
2000196e:	6159      	str	r1, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001970:	6803      	ldr	r3, [r0, #0]
20001972:	689a      	ldr	r2, [r3, #8]
    while(0u == tx_done)
20001974:	f012 0f01 	tst.w	r2, #1
20001978:	d103      	bne.n	20001982 <MSS_SPI_transfer_frame+0x76>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000197a:	689a      	ldr	r2, [r3, #8]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
2000197c:	f012 0f01 	tst.w	r2, #1
20001980:	d0fb      	beq.n	2000197a <MSS_SPI_transfer_frame+0x6e>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001982:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_ready)
20001984:	f012 0f02 	tst.w	r2, #2
20001988:	d103      	bne.n	20001992 <MSS_SPI_transfer_frame+0x86>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000198a:	689a      	ldr	r2, [r3, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
2000198c:	f012 0f02 	tst.w	r2, #2
20001990:	d0fb      	beq.n	2000198a <MSS_SPI_transfer_frame+0x7e>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001992:	6918      	ldr	r0, [r3, #16]
}
20001994:	b003      	add	sp, #12
20001996:	bc10      	pop	{r4}
20001998:	4770      	bx	lr
2000199a:	bf00      	nop

2000199c <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
2000199c:	b410      	push	{r4}
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000199e:	6802      	ldr	r2, [r0, #0]
200019a0:	6893      	ldr	r3, [r2, #8]
200019a2:	f413 7f80 	tst.w	r3, #256	; 0x100
200019a6:	d113      	bne.n	200019d0 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200019a8:	6903      	ldr	r3, [r0, #16]
200019aa:	68c1      	ldr	r1, [r0, #12]
200019ac:	428b      	cmp	r3, r1
200019ae:	d213      	bcs.n	200019d8 <fill_slave_tx_fifo+0x3c>
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200019b0:	6881      	ldr	r1, [r0, #8]
200019b2:	5ccb      	ldrb	r3, [r1, r3]
200019b4:	6153      	str	r3, [r2, #20]
        ++this_spi->slave_tx_idx;
200019b6:	6903      	ldr	r3, [r0, #16]
200019b8:	f103 0301 	add.w	r3, r3, #1
200019bc:	6103      	str	r3, [r0, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200019be:	6802      	ldr	r2, [r0, #0]
200019c0:	6891      	ldr	r1, [r2, #8]
200019c2:	f411 7f80 	tst.w	r1, #256	; 0x100
200019c6:	d103      	bne.n	200019d0 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200019c8:	68c1      	ldr	r1, [r0, #12]
200019ca:	4299      	cmp	r1, r3
200019cc:	d8f0      	bhi.n	200019b0 <fill_slave_tx_fifo+0x14>
200019ce:	e003      	b.n	200019d8 <fill_slave_tx_fifo+0x3c>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200019d0:	6902      	ldr	r2, [r0, #16]
200019d2:	68c3      	ldr	r3, [r0, #12]
200019d4:	429a      	cmp	r2, r3
200019d6:	d317      	bcc.n	20001a08 <fill_slave_tx_fifo+0x6c>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200019d8:	6802      	ldr	r2, [r0, #0]
200019da:	6893      	ldr	r3, [r2, #8]
200019dc:	f413 7f80 	tst.w	r3, #256	; 0x100
200019e0:	d112      	bne.n	20001a08 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200019e2:	69c3      	ldr	r3, [r0, #28]
200019e4:	6981      	ldr	r1, [r0, #24]
200019e6:	428b      	cmp	r3, r1
200019e8:	d20e      	bcs.n	20001a08 <fill_slave_tx_fifo+0x6c>
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200019ea:	6941      	ldr	r1, [r0, #20]
200019ec:	5ccb      	ldrb	r3, [r1, r3]
200019ee:	6153      	str	r3, [r2, #20]
            ++this_spi->resp_buff_tx_idx;
200019f0:	69c3      	ldr	r3, [r0, #28]
200019f2:	f103 0301 	add.w	r3, r3, #1
200019f6:	61c3      	str	r3, [r0, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200019f8:	6802      	ldr	r2, [r0, #0]
200019fa:	6891      	ldr	r1, [r2, #8]
200019fc:	f411 7f80 	tst.w	r1, #256	; 0x100
20001a00:	d102      	bne.n	20001a08 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001a02:	6981      	ldr	r1, [r0, #24]
20001a04:	4299      	cmp	r1, r3
20001a06:	d8f0      	bhi.n	200019ea <fill_slave_tx_fifo+0x4e>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001a08:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001a0a:	b1cb      	cbz	r3, 20001a40 <fill_slave_tx_fifo+0xa4>
20001a0c:	6902      	ldr	r2, [r0, #16]
20001a0e:	68c3      	ldr	r3, [r0, #12]
20001a10:	429a      	cmp	r2, r3
20001a12:	d315      	bcc.n	20001a40 <fill_slave_tx_fifo+0xa4>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001a14:	69c2      	ldr	r2, [r0, #28]
20001a16:	6983      	ldr	r3, [r0, #24]
20001a18:	429a      	cmp	r2, r3
20001a1a:	d311      	bcc.n	20001a40 <fill_slave_tx_fifo+0xa4>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001a1c:	6803      	ldr	r3, [r0, #0]
20001a1e:	689a      	ldr	r2, [r3, #8]
20001a20:	f412 7f80 	tst.w	r2, #256	; 0x100
20001a24:	d10c      	bne.n	20001a40 <fill_slave_tx_fifo+0xa4>
20001a26:	f04f 0200 	mov.w	r2, #0
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001a2a:	4614      	mov	r4, r2
20001a2c:	615c      	str	r4, [r3, #20]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001a2e:	6803      	ldr	r3, [r0, #0]
20001a30:	6899      	ldr	r1, [r3, #8]
20001a32:	f411 7f80 	tst.w	r1, #256	; 0x100
20001a36:	d103      	bne.n	20001a40 <fill_slave_tx_fifo+0xa4>
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001a38:	f102 0201 	add.w	r2, r2, #1
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001a3c:	2a20      	cmp	r2, #32
20001a3e:	d1f5      	bne.n	20001a2c <fill_slave_tx_fifo+0x90>
             */
            guard++;
        }
    }

}
20001a40:	bc10      	pop	{r4}
20001a42:	4770      	bx	lr

20001a44 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001a44:	b510      	push	{r4, lr}
20001a46:	b082      	sub	sp, #8
20001a48:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001a4a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
20001a4e:	2b02      	cmp	r3, #2
20001a50:	d10c      	bne.n	20001a6c <read_slave_rx_fifo+0x28>
20001a52:	e005      	b.n	20001a60 <read_slave_rx_fifo+0x1c>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001a54:	6913      	ldr	r3, [r2, #16]
20001a56:	9301      	str	r3, [sp, #4]
            if(0u != this_spi->frame_rx_handler)
20001a58:	6f63      	ldr	r3, [r4, #116]	; 0x74
20001a5a:	b113      	cbz	r3, 20001a62 <read_slave_rx_fifo+0x1e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001a5c:	9801      	ldr	r0, [sp, #4]
20001a5e:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a60:	6822      	ldr	r2, [r4, #0]
20001a62:	6893      	ldr	r3, [r2, #8]
20001a64:	f013 0f40 	tst.w	r3, #64	; 0x40
20001a68:	d0f4      	beq.n	20001a54 <read_slave_rx_fifo+0x10>
20001a6a:	e023      	b.n	20001ab4 <read_slave_rx_fifo+0x70>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001a6c:	2b01      	cmp	r3, #1
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a6e:	6803      	ldr	r3, [r0, #0]
20001a70:	689a      	ldr	r2, [r3, #8]
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001a72:	d003      	beq.n	20001a7c <read_slave_rx_fifo+0x38>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a74:	f012 0f40 	tst.w	r2, #64	; 0x40
20001a78:	d016      	beq.n	20001aa8 <read_slave_rx_fifo+0x64>
20001a7a:	e01b      	b.n	20001ab4 <read_slave_rx_fifo+0x70>
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001a7c:	f012 0f40 	tst.w	r2, #64	; 0x40
20001a80:	d118      	bne.n	20001ab4 <read_slave_rx_fifo+0x70>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001a82:	691b      	ldr	r3, [r3, #16]
20001a84:	9301      	str	r3, [sp, #4]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001a86:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001a88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001a8a:	4293      	cmp	r3, r2
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001a8c:	bf3e      	ittt	cc
20001a8e:	9901      	ldrcc	r1, [sp, #4]
20001a90:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
20001a92:	54d1      	strbcc	r1, [r2, r3]
            }

            ++this_spi->slave_rx_idx;
20001a94:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001a96:	f103 0301 	add.w	r3, r3, #1
20001a9a:	6323      	str	r3, [r4, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001a9c:	6823      	ldr	r3, [r4, #0]
20001a9e:	689a      	ldr	r2, [r3, #8]
20001aa0:	f012 0f40 	tst.w	r2, #64	; 0x40
20001aa4:	d0ed      	beq.n	20001a82 <read_slave_rx_fifo+0x3e>
20001aa6:	e005      	b.n	20001ab4 <read_slave_rx_fifo+0x70>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001aa8:	691a      	ldr	r2, [r3, #16]
20001aaa:	9201      	str	r2, [sp, #4]
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001aac:	689a      	ldr	r2, [r3, #8]
20001aae:	f012 0f40 	tst.w	r2, #64	; 0x40
20001ab2:	d0f9      	beq.n	20001aa8 <read_slave_rx_fifo+0x64>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001ab4:	b002      	add	sp, #8
20001ab6:	bd10      	pop	{r4, pc}

20001ab8 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001ab8:	b570      	push	{r4, r5, r6, lr}
20001aba:	b082      	sub	sp, #8
20001abc:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20001abe:	6805      	ldr	r5, [r0, #0]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001ac0:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac8:	4298      	cmp	r0, r3
20001aca:	d006      	beq.n	20001ada <mss_spi_isr+0x22>
20001acc:	f249 5330 	movw	r3, #38192	; 0x9530
20001ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ad4:	4298      	cmp	r0, r3
20001ad6:	d000      	beq.n	20001ada <mss_spi_isr+0x22>
20001ad8:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20001ada:	6a2b      	ldr	r3, [r5, #32]
20001adc:	f013 0f02 	tst.w	r3, #2
20001ae0:	d038      	beq.n	20001b54 <mss_spi_isr+0x9c>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001ae2:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001ae6:	2b02      	cmp	r3, #2
20001ae8:	d10c      	bne.n	20001b04 <mss_spi_isr+0x4c>
20001aea:	e005      	b.n	20001af8 <mss_spi_isr+0x40>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001aec:	6913      	ldr	r3, [r2, #16]
20001aee:	9301      	str	r3, [sp, #4]
                if(0u != this_spi->frame_rx_handler)
20001af0:	6f63      	ldr	r3, [r4, #116]	; 0x74
20001af2:	b113      	cbz	r3, 20001afa <mss_spi_isr+0x42>
                {
                    this_spi->frame_rx_handler( rx_frame );
20001af4:	9801      	ldr	r0, [sp, #4]
20001af6:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001af8:	6822      	ldr	r2, [r4, #0]
20001afa:	6893      	ldr	r3, [r2, #8]
20001afc:	f013 0f40 	tst.w	r3, #64	; 0x40
20001b00:	d0f4      	beq.n	20001aec <mss_spi_isr+0x34>
20001b02:	e023      	b.n	20001b4c <mss_spi_isr+0x94>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001b04:	2b01      	cmp	r3, #1
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001b06:	68ab      	ldr	r3, [r5, #8]
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001b08:	d003      	beq.n	20001b12 <mss_spi_isr+0x5a>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001b0a:	f013 0f40 	tst.w	r3, #64	; 0x40
20001b0e:	d017      	beq.n	20001b40 <mss_spi_isr+0x88>
20001b10:	e01c      	b.n	20001b4c <mss_spi_isr+0x94>
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001b12:	f013 0f40 	tst.w	r3, #64	; 0x40
20001b16:	d119      	bne.n	20001b4c <mss_spi_isr+0x94>
20001b18:	462b      	mov	r3, r5
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20001b1a:	691b      	ldr	r3, [r3, #16]
20001b1c:	9301      	str	r3, [sp, #4]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20001b1e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001b20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001b22:	4293      	cmp	r3, r2
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001b24:	bf3e      	ittt	cc
20001b26:	9901      	ldrcc	r1, [sp, #4]
20001b28:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
20001b2a:	54d1      	strbcc	r1, [r2, r3]
                }

                ++this_spi->slave_rx_idx;            
20001b2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001b2e:	f103 0301 	add.w	r3, r3, #1
20001b32:	6323      	str	r3, [r4, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001b34:	6823      	ldr	r3, [r4, #0]
20001b36:	689a      	ldr	r2, [r3, #8]
20001b38:	f012 0f40 	tst.w	r2, #64	; 0x40
20001b3c:	d0ed      	beq.n	20001b1a <mss_spi_isr+0x62>
20001b3e:	e005      	b.n	20001b4c <mss_spi_isr+0x94>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001b40:	692b      	ldr	r3, [r5, #16]
20001b42:	9301      	str	r3, [sp, #4]
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001b44:	68ab      	ldr	r3, [r5, #8]
20001b46:	f013 0f40 	tst.w	r3, #64	; 0x40
20001b4a:	d0f9      	beq.n	20001b40 <mss_spi_isr+0x88>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001b4c:	6823      	ldr	r3, [r4, #0]
20001b4e:	f04f 0202 	mov.w	r2, #2
20001b52:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20001b54:	6a2b      	ldr	r3, [r5, #32]
20001b56:	f013 0f01 	tst.w	r3, #1
20001b5a:	d00e      	beq.n	20001b7a <mss_spi_isr+0xc2>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001b5c:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001b60:	2b02      	cmp	r3, #2
20001b62:	d103      	bne.n	20001b6c <mss_spi_isr+0xb4>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001b64:	6823      	ldr	r3, [r4, #0]
20001b66:	6fa2      	ldr	r2, [r4, #120]	; 0x78
20001b68:	615a      	str	r2, [r3, #20]
20001b6a:	e002      	b.n	20001b72 <mss_spi_isr+0xba>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001b6c:	4620      	mov	r0, r4
20001b6e:	f7ff ff15 	bl	2000199c <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20001b72:	6823      	ldr	r3, [r4, #0]
20001b74:	f04f 0201 	mov.w	r2, #1
20001b78:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20001b7a:	6a2b      	ldr	r3, [r5, #32]
20001b7c:	f013 0f10 	tst.w	r3, #16
20001b80:	d016      	beq.n	20001bb0 <mss_spi_isr+0xf8>
    {
        read_slave_rx_fifo(this_spi);
20001b82:	4620      	mov	r0, r4
20001b84:	f7ff ff5e 	bl	20001a44 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20001b88:	6a23      	ldr	r3, [r4, #32]
20001b8a:	b12b      	cbz	r3, 20001b98 <mss_spi_isr+0xe0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20001b8c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20001b8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
20001b90:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20001b92:	4620      	mov	r0, r4
20001b94:	f7ff ff02 	bl	2000199c <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20001b98:	f04f 0301 	mov.w	r3, #1
20001b9c:	6263      	str	r3, [r4, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20001b9e:	6823      	ldr	r3, [r4, #0]
20001ba0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001ba2:	f022 0210 	bic.w	r2, r2, #16
20001ba6:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001ba8:	6823      	ldr	r3, [r4, #0]
20001baa:	f04f 0210 	mov.w	r2, #16
20001bae:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20001bb0:	6a2b      	ldr	r3, [r5, #32]
20001bb2:	f013 0f04 	tst.w	r3, #4
20001bb6:	d00b      	beq.n	20001bd0 <mss_spi_isr+0x118>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20001bb8:	6823      	ldr	r3, [r4, #0]
20001bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001bbc:	f042 0204 	orr.w	r2, r2, #4
20001bc0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20001bc2:	4620      	mov	r0, r4
20001bc4:	f7ff fd02 	bl	200015cc <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20001bc8:	6823      	ldr	r3, [r4, #0]
20001bca:	f04f 0204 	mov.w	r2, #4
20001bce:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20001bd0:	6a2b      	ldr	r3, [r5, #32]
20001bd2:	f013 0f08 	tst.w	r3, #8
20001bd6:	d023      	beq.n	20001c20 <mss_spi_isr+0x168>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001bd8:	6823      	ldr	r3, [r4, #0]
20001bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001bdc:	f042 0208 	orr.w	r2, r2, #8
20001be0:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001be2:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001be6:	2b02      	cmp	r3, #2
20001be8:	d10e      	bne.n	20001c08 <mss_spi_isr+0x150>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001bea:	6822      	ldr	r2, [r4, #0]
20001bec:	6811      	ldr	r1, [r2, #0]
20001bee:	f240 03ff 	movw	r3, #255	; 0xff
20001bf2:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001bf6:	ea01 0303 	and.w	r3, r1, r3
20001bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001bfe:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001c00:	6823      	ldr	r3, [r4, #0]
20001c02:	6fa2      	ldr	r2, [r4, #120]	; 0x78
20001c04:	615a      	str	r2, [r3, #20]
20001c06:	e007      	b.n	20001c18 <mss_spi_isr+0x160>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001c08:	2b01      	cmp	r3, #1
20001c0a:	d105      	bne.n	20001c18 <mss_spi_isr+0x160>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001c0c:	f04f 0300 	mov.w	r3, #0
20001c10:	6123      	str	r3, [r4, #16]
            fill_slave_tx_fifo(this_spi);
20001c12:	4620      	mov	r0, r4
20001c14:	f7ff fec2 	bl	2000199c <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001c18:	6823      	ldr	r3, [r4, #0]
20001c1a:	f04f 0208 	mov.w	r2, #8
20001c1e:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001c20:	6a2b      	ldr	r3, [r5, #32]
20001c22:	f013 0f20 	tst.w	r3, #32
20001c26:	d029      	beq.n	20001c7c <mss_spi_isr+0x1c4>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001c28:	4620      	mov	r0, r4
20001c2a:	f7ff ff0b 	bl	20001a44 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001c2e:	6b26      	ldr	r6, [r4, #48]	; 0x30
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20001c30:	6a23      	ldr	r3, [r4, #32]
20001c32:	b173      	cbz	r3, 20001c52 <mss_spi_isr+0x19a>
        {
            this_spi->cmd_done = 0u;
20001c34:	f04f 0300 	mov.w	r3, #0
20001c38:	6263      	str	r3, [r4, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20001c3a:	6163      	str	r3, [r4, #20]
            this_spi->resp_buff_size = 0u;
20001c3c:	61a3      	str	r3, [r4, #24]
            this_spi->resp_buff_tx_idx = 0u;
20001c3e:	61e3      	str	r3, [r4, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001c40:	6823      	ldr	r3, [r4, #0]
20001c42:	f04f 0210 	mov.w	r2, #16
20001c46:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20001c48:	6823      	ldr	r3, [r4, #0]
20001c4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001c4c:	f042 0210 	orr.w	r2, r2, #16
20001c50:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20001c52:	f04f 0500 	mov.w	r5, #0
20001c56:	6125      	str	r5, [r4, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001c58:	6823      	ldr	r3, [r4, #0]
20001c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001c5c:	f042 020c 	orr.w	r2, r2, #12
20001c60:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20001c62:	4620      	mov	r0, r4
20001c64:	f7ff fe9a 	bl	2000199c <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20001c68:	6325      	str	r5, [r4, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20001c6a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
20001c6c:	b113      	cbz	r3, 20001c74 <mss_spi_isr+0x1bc>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20001c6e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20001c70:	4631      	mov	r1, r6
20001c72:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20001c74:	6823      	ldr	r3, [r4, #0]
20001c76:	f04f 0220 	mov.w	r2, #32
20001c7a:	60da      	str	r2, [r3, #12]
    }
}
20001c7c:	b002      	add	sp, #8
20001c7e:	bd70      	pop	{r4, r5, r6, pc}

20001c80 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20001c80:	4668      	mov	r0, sp
20001c82:	f020 0107 	bic.w	r1, r0, #7
20001c86:	468d      	mov	sp, r1
20001c88:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi0);
20001c8a:	f249 50b4 	movw	r0, #38324	; 0x95b4
20001c8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c92:	f7ff ff11 	bl	20001ab8 <mss_spi_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c96:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20001ca2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI0_IRQn);
}
20001ca6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001caa:	4685      	mov	sp, r0
20001cac:	4770      	bx	lr
20001cae:	bf00      	nop

20001cb0 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20001cb0:	4668      	mov	r0, sp
20001cb2:	f020 0107 	bic.w	r1, r0, #7
20001cb6:	468d      	mov	sp, r1
20001cb8:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi1);
20001cba:	f249 5030 	movw	r0, #38192	; 0x9530
20001cbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cc2:	f7ff fef9 	bl	20001ab8 <mss_spi_isr>
20001cc6:	f24e 1300 	movw	r3, #57600	; 0xe100
20001cca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001cd2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI1_IRQn);
}
20001cd6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001cda:	4685      	mov	sp, r0
20001cdc:	4770      	bx	lr
20001cde:	bf00      	nop

20001ce0 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001ce0:	b538      	push	{r3, r4, r5, lr}
20001ce2:	4604      	mov	r4, r0
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001ce4:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cec:	4298      	cmp	r0, r3
20001cee:	d006      	beq.n	20001cfe <MSS_SPI_init+0x1e>
20001cf0:	f249 5330 	movw	r3, #38192	; 0x9530
20001cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf8:	4298      	cmp	r0, r3
20001cfa:	d000      	beq.n	20001cfe <MSS_SPI_init+0x1e>
20001cfc:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001cfe:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001d00:	b21a      	sxth	r2, r3
20001d02:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d06:	f003 031f 	and.w	r3, r3, #31
20001d0a:	f04f 0501 	mov.w	r5, #1
20001d0e:	fa05 f103 	lsl.w	r1, r5, r3
20001d12:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d16:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d1a:	f102 0220 	add.w	r2, r2, #32
20001d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20001d22:	4620      	mov	r0, r4
20001d24:	f04f 0100 	mov.w	r1, #0
20001d28:	f04f 0284 	mov.w	r2, #132	; 0x84
20001d2c:	f000 ffa6 	bl	20002c7c <memset>
    
    this_spi->cmd_done = 1u;
20001d30:	6265      	str	r5, [r4, #36]	; 0x24
20001d32:	f04f 0300 	mov.w	r3, #0

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001d36:	f04f 31ff 	mov.w	r1, #4294967295
20001d3a:	eb04 0203 	add.w	r2, r4, r3
20001d3e:	6351      	str	r1, [r2, #52]	; 0x34
20001d40:	f103 0308 	add.w	r3, r3, #8

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001d44:	2b40      	cmp	r3, #64	; 0x40
20001d46:	d1f8      	bne.n	20001d3a <MSS_SPI_init+0x5a>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20001d48:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d50:	429c      	cmp	r4, r3
20001d52:	d120      	bne.n	20001d96 <MSS_SPI_init+0xb6>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001d54:	f249 53b4 	movw	r3, #38324	; 0x95b4
20001d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5c:	f241 0200 	movw	r2, #4096	; 0x1000
20001d60:	f2c4 0200 	movt	r2, #16384	; 0x4000
20001d64:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
20001d66:	f04f 020c 	mov.w	r2, #12
20001d6a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001d6c:	f242 0300 	movw	r3, #8192	; 0x2000
20001d70:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001d7a:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d7c:	f24e 1200 	movw	r2, #57600	; 0xe100
20001d80:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001d84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20001d88:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001d8e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001d92:	631a      	str	r2, [r3, #48]	; 0x30
20001d94:	e01b      	b.n	20001dce <MSS_SPI_init+0xee>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001d96:	f241 0300 	movw	r3, #4096	; 0x1000
20001d9a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001d9e:	6023      	str	r3, [r4, #0]
        this_spi->irqn = SPI1_IRQn;
20001da0:	f04f 030d 	mov.w	r3, #13
20001da4:	80a3      	strh	r3, [r4, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001da6:	f242 0300 	movw	r3, #8192	; 0x2000
20001daa:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001dae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001db0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001db4:	631a      	str	r2, [r3, #48]	; 0x30
20001db6:	f24e 1200 	movw	r2, #57600	; 0xe100
20001dba:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
20001dc2:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001dcc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001dce:	6823      	ldr	r3, [r4, #0]
20001dd0:	681a      	ldr	r2, [r3, #0]
20001dd2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001dd6:	601a      	str	r2, [r3, #0]
}
20001dd8:	bd38      	pop	{r3, r4, r5, pc}
20001dda:	bf00      	nop

20001ddc <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001ddc:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20001de0:	b11b      	cbz	r3, 20001dea <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001de2:	6983      	ldr	r3, [r0, #24]
20001de4:	f04f 0201 	mov.w	r2, #1
20001de8:	609a      	str	r2, [r3, #8]
20001dea:	4770      	bx	lr

20001dec <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001dec:	b530      	push	{r4, r5, lr}
20001dee:	b083      	sub	sp, #12
20001df0:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001df2:	f249 6338 	movw	r3, #38456	; 0x9638
20001df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dfa:	4298      	cmp	r0, r3
20001dfc:	d006      	beq.n	20001e0c <mss_i2c_isr+0x20>
20001dfe:	f249 63ac 	movw	r3, #38572	; 0x96ac
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	4298      	cmp	r0, r3
20001e08:	d000      	beq.n	20001e0c <mss_i2c_isr+0x20>
20001e0a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001e0c:	6962      	ldr	r2, [r4, #20]
20001e0e:	7913      	ldrb	r3, [r2, #4]
20001e10:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001e14:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001e18:	f1a3 0308 	sub.w	r3, r3, #8
20001e1c:	2bd0      	cmp	r3, #208	; 0xd0
20001e1e:	f200 828e 	bhi.w	2000233e <mss_i2c_isr+0x552>
20001e22:	e8df f013 	tbh	[pc, r3, lsl #1]
20001e26:	00d1      	.short	0x00d1
20001e28:	028c028c 	.word	0x028c028c
20001e2c:	028c028c 	.word	0x028c028c
20001e30:	028c028c 	.word	0x028c028c
20001e34:	00d1028c 	.word	0x00d1028c
20001e38:	028c028c 	.word	0x028c028c
20001e3c:	028c028c 	.word	0x028c028c
20001e40:	028c028c 	.word	0x028c028c
20001e44:	0106028c 	.word	0x0106028c
20001e48:	028c028c 	.word	0x028c028c
20001e4c:	028c028c 	.word	0x028c028c
20001e50:	028c028c 	.word	0x028c028c
20001e54:	00f7028c 	.word	0x00f7028c
20001e58:	028c028c 	.word	0x028c028c
20001e5c:	028c028c 	.word	0x028c028c
20001e60:	028c028c 	.word	0x028c028c
20001e64:	0106028c 	.word	0x0106028c
20001e68:	028c028c 	.word	0x028c028c
20001e6c:	028c028c 	.word	0x028c028c
20001e70:	028c028c 	.word	0x028c028c
20001e74:	0144028c 	.word	0x0144028c
20001e78:	028c028c 	.word	0x028c028c
20001e7c:	028c028c 	.word	0x028c028c
20001e80:	028c028c 	.word	0x028c028c
20001e84:	00f2028c 	.word	0x00f2028c
20001e88:	028c028c 	.word	0x028c028c
20001e8c:	028c028c 	.word	0x028c028c
20001e90:	028c028c 	.word	0x028c028c
20001e94:	0153028c 	.word	0x0153028c
20001e98:	028c028c 	.word	0x028c028c
20001e9c:	028c028c 	.word	0x028c028c
20001ea0:	028c028c 	.word	0x028c028c
20001ea4:	016e028c 	.word	0x016e028c
20001ea8:	028c028c 	.word	0x028c028c
20001eac:	028c028c 	.word	0x028c028c
20001eb0:	028c028c 	.word	0x028c028c
20001eb4:	017d028c 	.word	0x017d028c
20001eb8:	028c028c 	.word	0x028c028c
20001ebc:	028c028c 	.word	0x028c028c
20001ec0:	028c028c 	.word	0x028c028c
20001ec4:	018f028c 	.word	0x018f028c
20001ec8:	028c028c 	.word	0x028c028c
20001ecc:	028c028c 	.word	0x028c028c
20001ed0:	028c028c 	.word	0x028c028c
20001ed4:	01d0028c 	.word	0x01d0028c
20001ed8:	028c028c 	.word	0x028c028c
20001edc:	028c028c 	.word	0x028c028c
20001ee0:	028c028c 	.word	0x028c028c
20001ee4:	01cc028c 	.word	0x01cc028c
20001ee8:	028c028c 	.word	0x028c028c
20001eec:	028c028c 	.word	0x028c028c
20001ef0:	028c028c 	.word	0x028c028c
20001ef4:	01d0028c 	.word	0x01d0028c
20001ef8:	028c028c 	.word	0x028c028c
20001efc:	028c028c 	.word	0x028c028c
20001f00:	028c028c 	.word	0x028c028c
20001f04:	01cc028c 	.word	0x01cc028c
20001f08:	028c028c 	.word	0x028c028c
20001f0c:	028c028c 	.word	0x028c028c
20001f10:	028c028c 	.word	0x028c028c
20001f14:	01e6028c 	.word	0x01e6028c
20001f18:	028c028c 	.word	0x028c028c
20001f1c:	028c028c 	.word	0x028c028c
20001f20:	028c028c 	.word	0x028c028c
20001f24:	01bb028c 	.word	0x01bb028c
20001f28:	028c028c 	.word	0x028c028c
20001f2c:	028c028c 	.word	0x028c028c
20001f30:	028c028c 	.word	0x028c028c
20001f34:	01e6028c 	.word	0x01e6028c
20001f38:	028c028c 	.word	0x028c028c
20001f3c:	028c028c 	.word	0x028c028c
20001f40:	028c028c 	.word	0x028c028c
20001f44:	01bb028c 	.word	0x01bb028c
20001f48:	028c028c 	.word	0x028c028c
20001f4c:	028c028c 	.word	0x028c028c
20001f50:	028c028c 	.word	0x028c028c
20001f54:	01ff028c 	.word	0x01ff028c
20001f58:	028c028c 	.word	0x028c028c
20001f5c:	028c028c 	.word	0x028c028c
20001f60:	028c028c 	.word	0x028c028c
20001f64:	0248028c 	.word	0x0248028c
20001f68:	028c028c 	.word	0x028c028c
20001f6c:	028c028c 	.word	0x028c028c
20001f70:	028c028c 	.word	0x028c028c
20001f74:	0248028c 	.word	0x0248028c
20001f78:	028c028c 	.word	0x028c028c
20001f7c:	028c028c 	.word	0x028c028c
20001f80:	028c028c 	.word	0x028c028c
20001f84:	0248028c 	.word	0x0248028c
20001f88:	028c028c 	.word	0x028c028c
20001f8c:	028c028c 	.word	0x028c028c
20001f90:	028c028c 	.word	0x028c028c
20001f94:	027a028c 	.word	0x027a028c
20001f98:	028c028c 	.word	0x028c028c
20001f9c:	028c028c 	.word	0x028c028c
20001fa0:	028c028c 	.word	0x028c028c
20001fa4:	027a028c 	.word	0x027a028c
20001fa8:	028c028c 	.word	0x028c028c
20001fac:	028c028c 	.word	0x028c028c
20001fb0:	028c028c 	.word	0x028c028c
20001fb4:	028c028c 	.word	0x028c028c
20001fb8:	028c028c 	.word	0x028c028c
20001fbc:	028c028c 	.word	0x028c028c
20001fc0:	028c028c 	.word	0x028c028c
20001fc4:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20001fc8:	69a3      	ldr	r3, [r4, #24]
20001fca:	f04f 0200 	mov.w	r2, #0
20001fce:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001fd0:	6963      	ldr	r3, [r4, #20]
20001fd2:	7922      	ldrb	r2, [r4, #4]
20001fd4:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001fd6:	69a3      	ldr	r3, [r4, #24]
20001fd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001fda:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001fde:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20001fe0:	b90b      	cbnz	r3, 20001fe6 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20001fe2:	62a3      	str	r3, [r4, #40]	; 0x28
20001fe4:	e003      	b.n	20001fee <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001fe6:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001fe8:	bf04      	itt	eq
20001fea:	2300      	moveq	r3, #0
20001fec:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001fee:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001ff2:	b11b      	cbz	r3, 20001ffc <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001ff4:	f04f 0300 	mov.w	r3, #0
20001ff8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001ffc:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20002000:	7a22      	ldrb	r2, [r4, #8]
20002002:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20002004:	bf18      	it	ne
20002006:	7223      	strbne	r3, [r4, #8]
20002008:	e1af      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000200a:	69a3      	ldr	r3, [r4, #24]
2000200c:	f04f 0201 	mov.w	r2, #1
20002010:	615a      	str	r2, [r3, #20]
            break;
20002012:	e1aa      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002014:	69a3      	ldr	r3, [r4, #24]
20002016:	f04f 0201 	mov.w	r2, #1
2000201a:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000201c:	f04f 0302 	mov.w	r3, #2
20002020:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002024:	f04f 0300 	mov.w	r3, #0
20002028:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
2000202a:	4620      	mov	r0, r4
2000202c:	f7ff fed6 	bl	20001ddc <enable_slave_if_required>
            break;
20002030:	e19b      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20002032:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20002034:	6a61      	ldr	r1, [r4, #36]	; 0x24
20002036:	428b      	cmp	r3, r1
20002038:	d206      	bcs.n	20002048 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
2000203a:	6a21      	ldr	r1, [r4, #32]
2000203c:	5cc9      	ldrb	r1, [r1, r3]
2000203e:	7211      	strb	r1, [r2, #8]
20002040:	f103 0301 	add.w	r3, r3, #1
20002044:	62a3      	str	r3, [r4, #40]	; 0x28
20002046:	e190      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002048:	7a23      	ldrb	r3, [r4, #8]
2000204a:	2b03      	cmp	r3, #3
2000204c:	d105      	bne.n	2000205a <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
2000204e:	f04f 0301 	mov.w	r3, #1
20002052:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002054:	69a2      	ldr	r2, [r4, #24]
20002056:	6153      	str	r3, [r2, #20]
20002058:	e187      	b.n	2000236a <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
2000205a:	f04f 0300 	mov.w	r3, #0
2000205e:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002060:	7c23      	ldrb	r3, [r4, #16]
20002062:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20002066:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
2000206a:	b93b      	cbnz	r3, 2000207c <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
2000206c:	69a3      	ldr	r3, [r4, #24]
2000206e:	f04f 0501 	mov.w	r5, #1
20002072:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002074:	4620      	mov	r0, r4
20002076:	f7ff feb1 	bl	20001ddc <enable_slave_if_required>
2000207a:	e013      	b.n	200020a4 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
2000207c:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000207e:	b21a      	sxth	r2, r3
20002080:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002084:	f003 031f 	and.w	r3, r3, #31
20002088:	f04f 0101 	mov.w	r1, #1
2000208c:	fa01 f103 	lsl.w	r1, r1, r3
20002090:	f24e 1300 	movw	r3, #57600	; 0xe100
20002094:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002098:	f102 0220 	add.w	r2, r2, #32
2000209c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200020a0:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200020a4:	f04f 0300 	mov.w	r3, #0
200020a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
200020ac:	e15c      	b.n	20002368 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200020ae:	69a3      	ldr	r3, [r4, #24]
200020b0:	f04f 0201 	mov.w	r2, #1
200020b4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200020b6:	f04f 0302 	mov.w	r3, #2
200020ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200020be:	f04f 0300 	mov.w	r3, #0
200020c2:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200020c4:	4620      	mov	r0, r4
200020c6:	f7ff fe89 	bl	20001ddc <enable_slave_if_required>

            break;
200020ca:	e14e      	b.n	2000236a <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200020cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
200020ce:	2b01      	cmp	r3, #1
200020d0:	d904      	bls.n	200020dc <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020d2:	69a3      	ldr	r3, [r4, #24]
200020d4:	f04f 0201 	mov.w	r2, #1
200020d8:	609a      	str	r2, [r3, #8]
200020da:	e146      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
200020dc:	2b01      	cmp	r3, #1
200020de:	d104      	bne.n	200020ea <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200020e0:	69a3      	ldr	r3, [r4, #24]
200020e2:	f04f 0200 	mov.w	r2, #0
200020e6:	609a      	str	r2, [r3, #8]
200020e8:	e13f      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020ea:	69a2      	ldr	r2, [r4, #24]
200020ec:	f04f 0301 	mov.w	r3, #1
200020f0:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200020f2:	69a2      	ldr	r2, [r4, #24]
200020f4:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
200020f6:	f04f 0300 	mov.w	r3, #0
200020fa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
200020fe:	7223      	strb	r3, [r4, #8]
20002100:	e133      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002102:	69a3      	ldr	r3, [r4, #24]
20002104:	f04f 0201 	mov.w	r2, #1
20002108:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000210a:	f04f 0302 	mov.w	r3, #2
2000210e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002112:	f04f 0300 	mov.w	r3, #0
20002116:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002118:	4620      	mov	r0, r4
2000211a:	f7ff fe5f 	bl	20001ddc <enable_slave_if_required>
            break;
2000211e:	e124      	b.n	2000236a <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002120:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20002122:	7a11      	ldrb	r1, [r2, #8]
20002124:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002126:	54d1      	strb	r1, [r2, r3]
20002128:	f103 0301 	add.w	r3, r3, #1
2000212c:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
2000212e:	6b62      	ldr	r2, [r4, #52]	; 0x34
20002130:	f102 32ff 	add.w	r2, r2, #4294967295
20002134:	4293      	cmp	r3, r2
20002136:	f0c0 8118 	bcc.w	2000236a <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000213a:	69a3      	ldr	r3, [r4, #24]
2000213c:	f04f 0200 	mov.w	r2, #0
20002140:	609a      	str	r2, [r3, #8]
20002142:	e112      	b.n	2000236a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20002144:	7a11      	ldrb	r1, [r2, #8]
20002146:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002148:	6ba3      	ldr	r3, [r4, #56]	; 0x38
2000214a:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
2000214c:	7c23      	ldrb	r3, [r4, #16]
2000214e:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20002152:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
20002156:	b93b      	cbnz	r3, 20002168 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20002158:	69a3      	ldr	r3, [r4, #24]
2000215a:	f04f 0501 	mov.w	r5, #1
2000215e:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20002160:	4620      	mov	r0, r4
20002162:	f7ff fe3b 	bl	20001ddc <enable_slave_if_required>
20002166:	e013      	b.n	20002190 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20002168:	8a63      	ldrh	r3, [r4, #18]
2000216a:	b21a      	sxth	r2, r3
2000216c:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002170:	f003 031f 	and.w	r3, r3, #31
20002174:	f04f 0101 	mov.w	r1, #1
20002178:	fa01 f103 	lsl.w	r1, r1, r3
2000217c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002180:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002184:	f102 0220 	add.w	r2, r2, #32
20002188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000218c:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002190:	f04f 0300 	mov.w	r3, #0
20002194:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20002196:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
2000219a:	e0e5      	b.n	20002368 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000219c:	69a3      	ldr	r3, [r4, #24]
2000219e:	f04f 0201 	mov.w	r2, #1
200021a2:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
200021a4:	f04f 0300 	mov.w	r3, #0
200021a8:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200021aa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200021ae:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200021b2:	2b00      	cmp	r3, #0
200021b4:	f000 80d9 	beq.w	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200021b8:	69a3      	ldr	r3, [r4, #24]
200021ba:	615a      	str	r2, [r3, #20]
200021bc:	e0d5      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
200021be:	f04f 0301 	mov.w	r3, #1
200021c2:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
200021c6:	f04f 0304 	mov.w	r3, #4
200021ca:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
200021cc:	f04f 0300 	mov.w	r3, #0
200021d0:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
200021d2:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
200021d4:	69a3      	ldr	r3, [r4, #24]
200021d6:	695a      	ldr	r2, [r3, #20]
200021d8:	b132      	cbz	r2, 200021e8 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200021da:	f04f 0200 	mov.w	r2, #0
200021de:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
200021e0:	f04f 0301 	mov.w	r3, #1
200021e4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200021e8:	f04f 0301 	mov.w	r3, #1
200021ec:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
200021f0:	e0bb      	b.n	2000236a <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
200021f2:	6d21      	ldr	r1, [r4, #80]	; 0x50
200021f4:	b161      	cbz	r1, 20002210 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
200021f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
200021f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
200021fa:	4283      	cmp	r3, r0
200021fc:	d20d      	bcs.n	2000221a <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
200021fe:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002200:	54ca      	strb	r2, [r1, r3]
20002202:	f103 0301 	add.w	r3, r3, #1
20002206:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002208:	68e3      	ldr	r3, [r4, #12]
2000220a:	eb02 2203 	add.w	r2, r2, r3, lsl #8
2000220e:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002210:	6da2      	ldr	r2, [r4, #88]	; 0x58
20002212:	6d63      	ldr	r3, [r4, #84]	; 0x54
20002214:	429a      	cmp	r2, r3
20002216:	f0c0 80a8 	bcc.w	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
2000221a:	69a3      	ldr	r3, [r4, #24]
2000221c:	f04f 0200 	mov.w	r2, #0
20002220:	609a      	str	r2, [r3, #8]
20002222:	e0a2      	b.n	2000236a <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20002224:	7a23      	ldrb	r3, [r4, #8]
20002226:	2b04      	cmp	r3, #4
20002228:	d121      	bne.n	2000226e <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
2000222a:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000222c:	6e23      	ldr	r3, [r4, #96]	; 0x60
2000222e:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20002230:	bf04      	itt	eq
20002232:	68e3      	ldreq	r3, [r4, #12]
20002234:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20002236:	6e63      	ldr	r3, [r4, #100]	; 0x64
20002238:	b1a3      	cbz	r3, 20002264 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
2000223a:	4620      	mov	r0, r4
2000223c:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000223e:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
20002242:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20002244:	b938      	cbnz	r0, 20002256 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20002246:	4620      	mov	r0, r4
20002248:	f7ff fdc8 	bl	20001ddc <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000224c:	69a3      	ldr	r3, [r4, #24]
2000224e:	f04f 0201 	mov.w	r2, #1
20002252:	609a      	str	r2, [r3, #8]
20002254:	e011      	b.n	2000227a <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002256:	69a2      	ldr	r2, [r4, #24]
20002258:	f04f 0300 	mov.w	r3, #0
2000225c:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000225e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
20002262:	e00a      	b.n	2000227a <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002264:	69a3      	ldr	r3, [r4, #24]
20002266:	f04f 0201 	mov.w	r2, #1
2000226a:	609a      	str	r2, [r3, #8]
2000226c:	e005      	b.n	2000227a <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
2000226e:	f04f 0300 	mov.w	r3, #0
20002272:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002274:	4620      	mov	r0, r4
20002276:	f7ff fdb1 	bl	20001ddc <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000227a:	f04f 0300 	mov.w	r3, #0
2000227e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002282:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002286:	b11b      	cbz	r3, 20002290 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002288:	69a3      	ldr	r3, [r4, #24]
2000228a:	f04f 0201 	mov.w	r2, #1
2000228e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002290:	f04f 0300 	mov.w	r3, #0
20002294:	7223      	strb	r3, [r4, #8]
            break;
20002296:	e068      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002298:	f04f 0300 	mov.w	r3, #0
2000229c:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
2000229e:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200022a0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200022a4:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200022a6:	bf04      	itt	eq
200022a8:	2302      	moveq	r3, #2
200022aa:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
200022ae:	4620      	mov	r0, r4
200022b0:	f7ff fd94 	bl	20001ddc <enable_slave_if_required>

            break;
200022b4:	e059      	b.n	2000236a <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
200022b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
200022ba:	2ba8      	cmp	r3, #168	; 0xa8
200022bc:	d113      	bne.n	200022e6 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
200022be:	f04f 0305 	mov.w	r3, #5
200022c2:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
200022c4:	f04f 0300 	mov.w	r3, #0
200022c8:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200022ca:	f04f 0301 	mov.w	r3, #1
200022ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
200022d2:	69a3      	ldr	r3, [r4, #24]
200022d4:	695a      	ldr	r2, [r3, #20]
200022d6:	b132      	cbz	r2, 200022e6 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200022d8:	f04f 0200 	mov.w	r2, #0
200022dc:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
200022de:	f04f 0301 	mov.w	r3, #1
200022e2:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
200022e6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
200022e8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
200022ea:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
200022ec:	bf23      	ittte	cs
200022ee:	6963      	ldrcs	r3, [r4, #20]
200022f0:	f04f 32ff 	movcs.w	r2, #4294967295
200022f4:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
200022f6:	6962      	ldrcc	r2, [r4, #20]
200022f8:	bf3f      	itttt	cc
200022fa:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
200022fc:	5cc9      	ldrbcc	r1, [r1, r3]
200022fe:	7211      	strbcc	r1, [r2, #8]
20002300:	3301      	addcc	r3, #1
20002302:	bf38      	it	cc
20002304:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002306:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002308:	6ca3      	ldr	r3, [r4, #72]	; 0x48
2000230a:	429a      	cmp	r2, r3
2000230c:	d32d      	bcc.n	2000236a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000230e:	69a2      	ldr	r2, [r4, #24]
20002310:	f04f 0300 	mov.w	r3, #0
20002314:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20002316:	64e3      	str	r3, [r4, #76]	; 0x4c
20002318:	e027      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
2000231a:	f04f 0300 	mov.w	r3, #0
2000231e:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002320:	69a2      	ldr	r2, [r4, #24]
20002322:	f04f 0101 	mov.w	r1, #1
20002326:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002328:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000232c:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002330:	b10b      	cbz	r3, 20002336 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002332:	69a3      	ldr	r3, [r4, #24]
20002334:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002336:	f04f 0300 	mov.w	r3, #0
2000233a:	7223      	strb	r3, [r4, #8]
            break;
2000233c:	e015      	b.n	2000236a <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
2000233e:	69a2      	ldr	r2, [r4, #24]
20002340:	f04f 0300 	mov.w	r3, #0
20002344:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002346:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002348:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
2000234a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
2000234e:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002350:	bf04      	itt	eq
20002352:	2302      	moveq	r3, #2
20002354:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002358:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
2000235c:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000235e:	bf04      	itt	eq
20002360:	2302      	moveq	r3, #2
20002362:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
20002366:	e000      	b.n	2000236a <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
20002368:	b11d      	cbz	r5, 20002372 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000236a:	69a3      	ldr	r3, [r4, #24]
2000236c:	f04f 0200 	mov.w	r2, #0
20002370:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20002372:	6963      	ldr	r3, [r4, #20]
20002374:	791b      	ldrb	r3, [r3, #4]
20002376:	f88d 3007 	strb.w	r3, [sp, #7]
}
2000237a:	b003      	add	sp, #12
2000237c:	bd30      	pop	{r4, r5, pc}
2000237e:	bf00      	nop

20002380 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20002380:	4668      	mov	r0, sp
20002382:	f020 0107 	bic.w	r1, r0, #7
20002386:	468d      	mov	sp, r1
20002388:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
2000238a:	f249 6038 	movw	r0, #38456	; 0x9638
2000238e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002392:	f7ff fd2b 	bl	20001dec <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002396:	f24e 1300 	movw	r3, #57600	; 0xe100
2000239a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000239e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
200023a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
200023a6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200023aa:	4685      	mov	sp, r0
200023ac:	4770      	bx	lr
200023ae:	bf00      	nop

200023b0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
200023b0:	4668      	mov	r0, sp
200023b2:	f020 0107 	bic.w	r1, r0, #7
200023b6:	468d      	mov	sp, r1
200023b8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
200023ba:	f249 60ac 	movw	r0, #38572	; 0x96ac
200023be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200023c2:	f7ff fd13 	bl	20001dec <mss_i2c_isr>
200023c6:	f24e 1300 	movw	r3, #57600	; 0xe100
200023ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
200023d2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
200023d6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200023da:	4685      	mov	sp, r0
200023dc:	4770      	bx	lr
200023de:	bf00      	nop

200023e0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200023e0:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200023e2:	f242 0300 	movw	r3, #8192	; 0x2000
200023e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200023ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200023f0:	631a      	str	r2, [r3, #48]	; 0x30
200023f2:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200023f6:	f648 3020 	movw	r0, #35616	; 0x8b20
200023fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200023fe:	f04f 0c01 	mov.w	ip, #1
20002402:	f24e 1400 	movw	r4, #57600	; 0xe100
20002406:	f2ce 0400 	movt	r4, #57344	; 0xe000
2000240a:	5ac2      	ldrh	r2, [r0, r3]
2000240c:	b211      	sxth	r1, r2
2000240e:	ea4f 1151 	mov.w	r1, r1, lsr #5
20002412:	f002 021f 	and.w	r2, r2, #31
20002416:	fa0c f202 	lsl.w	r2, ip, r2
2000241a:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000241e:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
20002422:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002426:	2b40      	cmp	r3, #64	; 0x40
20002428:	d1ef      	bne.n	2000240a <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000242a:	f242 0300 	movw	r3, #8192	; 0x2000
2000242e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002432:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002434:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002438:	631a      	str	r2, [r3, #48]	; 0x30
}
2000243a:	bc10      	pop	{r4}
2000243c:	4770      	bx	lr
2000243e:	bf00      	nop

20002440 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002440:	281f      	cmp	r0, #31
20002442:	d901      	bls.n	20002448 <MSS_GPIO_config+0x8>
20002444:	be00      	bkpt	0x0000
20002446:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002448:	f648 3360 	movw	r3, #35680	; 0x8b60
2000244c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002450:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
20002454:	6019      	str	r1, [r3, #0]
20002456:	4770      	bx	lr

20002458 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002458:	281f      	cmp	r0, #31
2000245a:	d901      	bls.n	20002460 <MSS_GPIO_set_output+0x8>
2000245c:	be00      	bkpt	0x0000
2000245e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002460:	f240 0300 	movw	r3, #0
20002464:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002468:	f500 6088 	add.w	r0, r0, #1088	; 0x440
2000246c:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
20002470:	4770      	bx	lr
20002472:	bf00      	nop

20002474 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002474:	281f      	cmp	r0, #31
20002476:	d901      	bls.n	2000247c <MSS_GPIO_enable_irq+0x8>
20002478:	be00      	bkpt	0x0000
2000247a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
2000247c:	f648 3360 	movw	r3, #35680	; 0x8b60
20002480:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002484:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
20002488:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
2000248a:	f042 0208 	orr.w	r2, r2, #8
2000248e:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20002490:	f648 3320 	movw	r3, #35616	; 0x8b20
20002494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002498:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000249c:	b21a      	sxth	r2, r3
2000249e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024a2:	f003 031f 	and.w	r3, r3, #31
200024a6:	f04f 0101 	mov.w	r1, #1
200024aa:	fa01 f103 	lsl.w	r1, r1, r3
200024ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200024b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200024ba:	4770      	bx	lr

200024bc <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200024bc:	281f      	cmp	r0, #31
200024be:	d901      	bls.n	200024c4 <MSS_GPIO_clear_irq+0x8>
200024c0:	be00      	bkpt	0x0000
200024c2:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
200024c4:	f04f 0201 	mov.w	r2, #1
200024c8:	fa02 f100 	lsl.w	r1, r2, r0
200024cc:	f243 0300 	movw	r3, #12288	; 0x3000
200024d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
200024d4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
200024d8:	f648 3320 	movw	r3, #35616	; 0x8b20
200024dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024e0:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200024e4:	b219      	sxth	r1, r3
200024e6:	ea4f 1151 	mov.w	r1, r1, lsr #5
200024ea:	f003 031f 	and.w	r3, r3, #31
200024ee:	fa02 f203 	lsl.w	r2, r2, r3
200024f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200024f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024fa:	f101 0160 	add.w	r1, r1, #96	; 0x60
200024fe:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20002502:	4770      	bx	lr

20002504 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002504:	4770      	bx	lr
20002506:	bf00      	nop

20002508 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002508:	b430      	push	{r4, r5}
2000250a:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000250c:	f648 33e0 	movw	r3, #35808	; 0x8be0
20002510:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002514:	46ec      	mov	ip, sp
20002516:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002518:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000251c:	f242 0300 	movw	r3, #8192	; 0x2000
20002520:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002524:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002526:	f002 020c 	and.w	r2, r2, #12
2000252a:	a904      	add	r1, sp, #16
2000252c:	440a      	add	r2, r1
2000252e:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002532:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002534:	f3c2 1201 	ubfx	r2, r2, #4, #2
20002538:	eb01 0282 	add.w	r2, r1, r2, lsl #2
2000253c:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002540:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002542:	f3c2 1281 	ubfx	r2, r2, #6, #2
20002546:	eb01 0282 	add.w	r2, r1, r2, lsl #2
2000254a:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000254e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20002552:	f3c1 2104 	ubfx	r1, r1, #8, #5
20002556:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
2000255a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
2000255e:	bf18      	it	ne
20002560:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002562:	f240 2330 	movw	r3, #560	; 0x230
20002566:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000256a:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
2000256c:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20002570:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002574:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002578:	429a      	cmp	r2, r3
2000257a:	d105      	bne.n	20002588 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
2000257c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002580:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002584:	681b      	ldr	r3, [r3, #0]
20002586:	e028      	b.n	200025da <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002588:	f640 031c 	movw	r3, #2076	; 0x81c
2000258c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002590:	681a      	ldr	r2, [r3, #0]
20002592:	f244 3341 	movw	r3, #17217	; 0x4341
20002596:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000259a:	429a      	cmp	r2, r3
2000259c:	d11e      	bne.n	200025dc <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
2000259e:	f640 0340 	movw	r3, #2112	; 0x840
200025a2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200025a6:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200025a8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200025ac:	f240 3300 	movw	r3, #768	; 0x300
200025b0:	f2c0 0301 	movt	r3, #1
200025b4:	429a      	cmp	r2, r3
200025b6:	d911      	bls.n	200025dc <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200025b8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
200025bc:	d205      	bcs.n	200025ca <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
200025be:	f241 632c 	movw	r3, #5676	; 0x162c
200025c2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200025c6:	681b      	ldr	r3, [r3, #0]
200025c8:	e007      	b.n	200025da <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200025ca:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
200025ce:	d205      	bcs.n	200025dc <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
200025d0:	f641 63ac 	movw	r3, #7852	; 0x1eac
200025d4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200025d8:	681b      	ldr	r3, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
200025da:	b923      	cbnz	r3, 200025e6 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200025dc:	be00      	bkpt	0x0000
200025de:	f647 0340 	movw	r3, #30784	; 0x7840
200025e2:	f2c0 137d 	movt	r3, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200025e6:	f648 6278 	movw	r2, #36472	; 0x8e78
200025ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200025ee:	6013      	str	r3, [r2, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200025f0:	f648 6270 	movw	r2, #36464	; 0x8e70
200025f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200025f8:	fbb3 f5f5 	udiv	r5, r3, r5
200025fc:	6015      	str	r5, [r2, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200025fe:	f648 6274 	movw	r2, #36468	; 0x8e74
20002602:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002606:	fbb3 f4f4 	udiv	r4, r3, r4
2000260a:	6014      	str	r4, [r2, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000260c:	f648 6268 	movw	r2, #36456	; 0x8e68
20002610:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002614:	fbb3 f0f0 	udiv	r0, r3, r0
20002618:	6010      	str	r0, [r2, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000261a:	f648 626c 	movw	r2, #36460	; 0x8e6c
2000261e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002622:	fbb3 f1f1 	udiv	r1, r3, r1
20002626:	6011      	str	r1, [r2, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002628:	f648 627c 	movw	r2, #36476	; 0x8e7c
2000262c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002630:	6013      	str	r3, [r2, #0]
}
20002632:	b004      	add	sp, #16
20002634:	bc30      	pop	{r4, r5}
20002636:	4770      	bx	lr

20002638 <__aeabi_dmul>:
20002638:	b570      	push	{r4, r5, r6, lr}
2000263a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000263e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002646:	bf1d      	ittte	ne
20002648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000264c:	ea94 0f0c 	teqne	r4, ip
20002650:	ea95 0f0c 	teqne	r5, ip
20002654:	f000 f8de 	bleq	20002814 <__aeabi_dmul+0x1dc>
20002658:	442c      	add	r4, r5
2000265a:	ea81 0603 	eor.w	r6, r1, r3
2000265e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20002662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000266a:	bf18      	it	ne
2000266c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002678:	d038      	beq.n	200026ec <__aeabi_dmul+0xb4>
2000267a:	fba0 ce02 	umull	ip, lr, r0, r2
2000267e:	f04f 0500 	mov.w	r5, #0
20002682:	fbe1 e502 	umlal	lr, r5, r1, r2
20002686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000268a:	fbe0 e503 	umlal	lr, r5, r0, r3
2000268e:	f04f 0600 	mov.w	r6, #0
20002692:	fbe1 5603 	umlal	r5, r6, r1, r3
20002696:	f09c 0f00 	teq	ip, #0
2000269a:	bf18      	it	ne
2000269c:	f04e 0e01 	orrne.w	lr, lr, #1
200026a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200026a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200026a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200026ac:	d204      	bcs.n	200026b8 <__aeabi_dmul+0x80>
200026ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200026b2:	416d      	adcs	r5, r5
200026b4:	eb46 0606 	adc.w	r6, r6, r6
200026b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200026bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200026c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200026c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200026c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200026cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200026d0:	bf88      	it	hi
200026d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200026d6:	d81e      	bhi.n	20002716 <__aeabi_dmul+0xde>
200026d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200026dc:	bf08      	it	eq
200026de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200026e2:	f150 0000 	adcs.w	r0, r0, #0
200026e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200026ea:	bd70      	pop	{r4, r5, r6, pc}
200026ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200026f0:	ea46 0101 	orr.w	r1, r6, r1
200026f4:	ea40 0002 	orr.w	r0, r0, r2
200026f8:	ea81 0103 	eor.w	r1, r1, r3
200026fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20002700:	bfc2      	ittt	gt
20002702:	ebd4 050c 	rsbsgt	r5, r4, ip
20002706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000270a:	bd70      	popgt	{r4, r5, r6, pc}
2000270c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002710:	f04f 0e00 	mov.w	lr, #0
20002714:	3c01      	subs	r4, #1
20002716:	f300 80ab 	bgt.w	20002870 <__aeabi_dmul+0x238>
2000271a:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000271e:	bfde      	ittt	le
20002720:	2000      	movle	r0, #0
20002722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20002726:	bd70      	pople	{r4, r5, r6, pc}
20002728:	f1c4 0400 	rsb	r4, r4, #0
2000272c:	3c20      	subs	r4, #32
2000272e:	da35      	bge.n	2000279c <__aeabi_dmul+0x164>
20002730:	340c      	adds	r4, #12
20002732:	dc1b      	bgt.n	2000276c <__aeabi_dmul+0x134>
20002734:	f104 0414 	add.w	r4, r4, #20
20002738:	f1c4 0520 	rsb	r5, r4, #32
2000273c:	fa00 f305 	lsl.w	r3, r0, r5
20002740:	fa20 f004 	lsr.w	r0, r0, r4
20002744:	fa01 f205 	lsl.w	r2, r1, r5
20002748:	ea40 0002 	orr.w	r0, r0, r2
2000274c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20002750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002758:	fa21 f604 	lsr.w	r6, r1, r4
2000275c:	eb42 0106 	adc.w	r1, r2, r6
20002760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002764:	bf08      	it	eq
20002766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000276a:	bd70      	pop	{r4, r5, r6, pc}
2000276c:	f1c4 040c 	rsb	r4, r4, #12
20002770:	f1c4 0520 	rsb	r5, r4, #32
20002774:	fa00 f304 	lsl.w	r3, r0, r4
20002778:	fa20 f005 	lsr.w	r0, r0, r5
2000277c:	fa01 f204 	lsl.w	r2, r1, r4
20002780:	ea40 0002 	orr.w	r0, r0, r2
20002784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000278c:	f141 0100 	adc.w	r1, r1, #0
20002790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002794:	bf08      	it	eq
20002796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000279a:	bd70      	pop	{r4, r5, r6, pc}
2000279c:	f1c4 0520 	rsb	r5, r4, #32
200027a0:	fa00 f205 	lsl.w	r2, r0, r5
200027a4:	ea4e 0e02 	orr.w	lr, lr, r2
200027a8:	fa20 f304 	lsr.w	r3, r0, r4
200027ac:	fa01 f205 	lsl.w	r2, r1, r5
200027b0:	ea43 0302 	orr.w	r3, r3, r2
200027b4:	fa21 f004 	lsr.w	r0, r1, r4
200027b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200027bc:	fa21 f204 	lsr.w	r2, r1, r4
200027c0:	ea20 0002 	bic.w	r0, r0, r2
200027c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200027c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200027cc:	bf08      	it	eq
200027ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200027d2:	bd70      	pop	{r4, r5, r6, pc}
200027d4:	f094 0f00 	teq	r4, #0
200027d8:	d10f      	bne.n	200027fa <__aeabi_dmul+0x1c2>
200027da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200027de:	0040      	lsls	r0, r0, #1
200027e0:	eb41 0101 	adc.w	r1, r1, r1
200027e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200027e8:	bf08      	it	eq
200027ea:	3c01      	subeq	r4, #1
200027ec:	d0f7      	beq.n	200027de <__aeabi_dmul+0x1a6>
200027ee:	ea41 0106 	orr.w	r1, r1, r6
200027f2:	f095 0f00 	teq	r5, #0
200027f6:	bf18      	it	ne
200027f8:	4770      	bxne	lr
200027fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200027fe:	0052      	lsls	r2, r2, #1
20002800:	eb43 0303 	adc.w	r3, r3, r3
20002804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20002808:	bf08      	it	eq
2000280a:	3d01      	subeq	r5, #1
2000280c:	d0f7      	beq.n	200027fe <__aeabi_dmul+0x1c6>
2000280e:	ea43 0306 	orr.w	r3, r3, r6
20002812:	4770      	bx	lr
20002814:	ea94 0f0c 	teq	r4, ip
20002818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000281c:	bf18      	it	ne
2000281e:	ea95 0f0c 	teqne	r5, ip
20002822:	d00c      	beq.n	2000283e <__aeabi_dmul+0x206>
20002824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002828:	bf18      	it	ne
2000282a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000282e:	d1d1      	bne.n	200027d4 <__aeabi_dmul+0x19c>
20002830:	ea81 0103 	eor.w	r1, r1, r3
20002834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002838:	f04f 0000 	mov.w	r0, #0
2000283c:	bd70      	pop	{r4, r5, r6, pc}
2000283e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002842:	bf06      	itte	eq
20002844:	4610      	moveq	r0, r2
20002846:	4619      	moveq	r1, r3
20002848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000284c:	d019      	beq.n	20002882 <__aeabi_dmul+0x24a>
2000284e:	ea94 0f0c 	teq	r4, ip
20002852:	d102      	bne.n	2000285a <__aeabi_dmul+0x222>
20002854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20002858:	d113      	bne.n	20002882 <__aeabi_dmul+0x24a>
2000285a:	ea95 0f0c 	teq	r5, ip
2000285e:	d105      	bne.n	2000286c <__aeabi_dmul+0x234>
20002860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20002864:	bf1c      	itt	ne
20002866:	4610      	movne	r0, r2
20002868:	4619      	movne	r1, r3
2000286a:	d10a      	bne.n	20002882 <__aeabi_dmul+0x24a>
2000286c:	ea81 0103 	eor.w	r1, r1, r3
20002870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000287c:	f04f 0000 	mov.w	r0, #0
20002880:	bd70      	pop	{r4, r5, r6, pc}
20002882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000288a:	bd70      	pop	{r4, r5, r6, pc}

2000288c <__aeabi_ddiv>:
2000288c:	b570      	push	{r4, r5, r6, lr}
2000288e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000289a:	bf1d      	ittte	ne
2000289c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200028a0:	ea94 0f0c 	teqne	r4, ip
200028a4:	ea95 0f0c 	teqne	r5, ip
200028a8:	f000 f8a7 	bleq	200029fa <__aeabi_ddiv+0x16e>
200028ac:	eba4 0405 	sub.w	r4, r4, r5
200028b0:	ea81 0e03 	eor.w	lr, r1, r3
200028b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200028b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
200028bc:	f000 8088 	beq.w	200029d0 <__aeabi_ddiv+0x144>
200028c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
200028c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200028c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200028cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200028d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
200028d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200028d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200028dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
200028e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200028e4:	429d      	cmp	r5, r3
200028e6:	bf08      	it	eq
200028e8:	4296      	cmpeq	r6, r2
200028ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200028ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
200028f2:	d202      	bcs.n	200028fa <__aeabi_ddiv+0x6e>
200028f4:	085b      	lsrs	r3, r3, #1
200028f6:	ea4f 0232 	mov.w	r2, r2, rrx
200028fa:	1ab6      	subs	r6, r6, r2
200028fc:	eb65 0503 	sbc.w	r5, r5, r3
20002900:	085b      	lsrs	r3, r3, #1
20002902:	ea4f 0232 	mov.w	r2, r2, rrx
20002906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000290a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000290e:	ebb6 0e02 	subs.w	lr, r6, r2
20002912:	eb75 0e03 	sbcs.w	lr, r5, r3
20002916:	bf22      	ittt	cs
20002918:	1ab6      	subcs	r6, r6, r2
2000291a:	4675      	movcs	r5, lr
2000291c:	ea40 000c 	orrcs.w	r0, r0, ip
20002920:	085b      	lsrs	r3, r3, #1
20002922:	ea4f 0232 	mov.w	r2, r2, rrx
20002926:	ebb6 0e02 	subs.w	lr, r6, r2
2000292a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000292e:	bf22      	ittt	cs
20002930:	1ab6      	subcs	r6, r6, r2
20002932:	4675      	movcs	r5, lr
20002934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20002938:	085b      	lsrs	r3, r3, #1
2000293a:	ea4f 0232 	mov.w	r2, r2, rrx
2000293e:	ebb6 0e02 	subs.w	lr, r6, r2
20002942:	eb75 0e03 	sbcs.w	lr, r5, r3
20002946:	bf22      	ittt	cs
20002948:	1ab6      	subcs	r6, r6, r2
2000294a:	4675      	movcs	r5, lr
2000294c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20002950:	085b      	lsrs	r3, r3, #1
20002952:	ea4f 0232 	mov.w	r2, r2, rrx
20002956:	ebb6 0e02 	subs.w	lr, r6, r2
2000295a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000295e:	bf22      	ittt	cs
20002960:	1ab6      	subcs	r6, r6, r2
20002962:	4675      	movcs	r5, lr
20002964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20002968:	ea55 0e06 	orrs.w	lr, r5, r6
2000296c:	d018      	beq.n	200029a0 <__aeabi_ddiv+0x114>
2000296e:	ea4f 1505 	mov.w	r5, r5, lsl #4
20002972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20002976:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000297a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000297e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20002982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000298a:	d1c0      	bne.n	2000290e <__aeabi_ddiv+0x82>
2000298c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002990:	d10b      	bne.n	200029aa <__aeabi_ddiv+0x11e>
20002992:	ea41 0100 	orr.w	r1, r1, r0
20002996:	f04f 0000 	mov.w	r0, #0
2000299a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000299e:	e7b6      	b.n	2000290e <__aeabi_ddiv+0x82>
200029a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200029a4:	bf04      	itt	eq
200029a6:	4301      	orreq	r1, r0
200029a8:	2000      	moveq	r0, #0
200029aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200029ae:	bf88      	it	hi
200029b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200029b4:	f63f aeaf 	bhi.w	20002716 <__aeabi_dmul+0xde>
200029b8:	ebb5 0c03 	subs.w	ip, r5, r3
200029bc:	bf04      	itt	eq
200029be:	ebb6 0c02 	subseq.w	ip, r6, r2
200029c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200029c6:	f150 0000 	adcs.w	r0, r0, #0
200029ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200029ce:	bd70      	pop	{r4, r5, r6, pc}
200029d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200029d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200029d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200029dc:	bfc2      	ittt	gt
200029de:	ebd4 050c 	rsbsgt	r5, r4, ip
200029e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200029e6:	bd70      	popgt	{r4, r5, r6, pc}
200029e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200029ec:	f04f 0e00 	mov.w	lr, #0
200029f0:	3c01      	subs	r4, #1
200029f2:	e690      	b.n	20002716 <__aeabi_dmul+0xde>
200029f4:	ea45 0e06 	orr.w	lr, r5, r6
200029f8:	e68d      	b.n	20002716 <__aeabi_dmul+0xde>
200029fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200029fe:	ea94 0f0c 	teq	r4, ip
20002a02:	bf08      	it	eq
20002a04:	ea95 0f0c 	teqeq	r5, ip
20002a08:	f43f af3b 	beq.w	20002882 <__aeabi_dmul+0x24a>
20002a0c:	ea94 0f0c 	teq	r4, ip
20002a10:	d10a      	bne.n	20002a28 <__aeabi_ddiv+0x19c>
20002a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002a16:	f47f af34 	bne.w	20002882 <__aeabi_dmul+0x24a>
20002a1a:	ea95 0f0c 	teq	r5, ip
20002a1e:	f47f af25 	bne.w	2000286c <__aeabi_dmul+0x234>
20002a22:	4610      	mov	r0, r2
20002a24:	4619      	mov	r1, r3
20002a26:	e72c      	b.n	20002882 <__aeabi_dmul+0x24a>
20002a28:	ea95 0f0c 	teq	r5, ip
20002a2c:	d106      	bne.n	20002a3c <__aeabi_ddiv+0x1b0>
20002a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20002a32:	f43f aefd 	beq.w	20002830 <__aeabi_dmul+0x1f8>
20002a36:	4610      	mov	r0, r2
20002a38:	4619      	mov	r1, r3
20002a3a:	e722      	b.n	20002882 <__aeabi_dmul+0x24a>
20002a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002a40:	bf18      	it	ne
20002a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20002a46:	f47f aec5 	bne.w	200027d4 <__aeabi_dmul+0x19c>
20002a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20002a4e:	f47f af0d 	bne.w	2000286c <__aeabi_dmul+0x234>
20002a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20002a56:	f47f aeeb 	bne.w	20002830 <__aeabi_dmul+0x1f8>
20002a5a:	e712      	b.n	20002882 <__aeabi_dmul+0x24a>

20002a5c <__aeabi_d2uiz>:
20002a5c:	004a      	lsls	r2, r1, #1
20002a5e:	d211      	bcs.n	20002a84 <__aeabi_d2uiz+0x28>
20002a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20002a64:	d211      	bcs.n	20002a8a <__aeabi_d2uiz+0x2e>
20002a66:	d50d      	bpl.n	20002a84 <__aeabi_d2uiz+0x28>
20002a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20002a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20002a70:	d40e      	bmi.n	20002a90 <__aeabi_d2uiz+0x34>
20002a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20002a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20002a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20002a7e:	fa23 f002 	lsr.w	r0, r3, r2
20002a82:	4770      	bx	lr
20002a84:	f04f 0000 	mov.w	r0, #0
20002a88:	4770      	bx	lr
20002a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20002a8e:	d102      	bne.n	20002a96 <__aeabi_d2uiz+0x3a>
20002a90:	f04f 30ff 	mov.w	r0, #4294967295
20002a94:	4770      	bx	lr
20002a96:	f04f 0000 	mov.w	r0, #0
20002a9a:	4770      	bx	lr

20002a9c <__libc_init_array>:
20002a9c:	b570      	push	{r4, r5, r6, lr}
20002a9e:	f648 6650 	movw	r6, #36432	; 0x8e50
20002aa2:	f648 6550 	movw	r5, #36432	; 0x8e50
20002aa6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002aaa:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002aae:	1b76      	subs	r6, r6, r5
20002ab0:	10b6      	asrs	r6, r6, #2
20002ab2:	d006      	beq.n	20002ac2 <__libc_init_array+0x26>
20002ab4:	2400      	movs	r4, #0
20002ab6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002aba:	3401      	adds	r4, #1
20002abc:	4798      	blx	r3
20002abe:	42a6      	cmp	r6, r4
20002ac0:	d8f9      	bhi.n	20002ab6 <__libc_init_array+0x1a>
20002ac2:	f648 6550 	movw	r5, #36432	; 0x8e50
20002ac6:	f648 6654 	movw	r6, #36436	; 0x8e54
20002aca:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002ace:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002ad2:	1b76      	subs	r6, r6, r5
20002ad4:	f006 f9b0 	bl	20008e38 <_init>
20002ad8:	10b6      	asrs	r6, r6, #2
20002ada:	d006      	beq.n	20002aea <__libc_init_array+0x4e>
20002adc:	2400      	movs	r4, #0
20002ade:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002ae2:	3401      	adds	r4, #1
20002ae4:	4798      	blx	r3
20002ae6:	42a6      	cmp	r6, r4
20002ae8:	d8f9      	bhi.n	20002ade <__libc_init_array+0x42>
20002aea:	bd70      	pop	{r4, r5, r6, pc}

20002aec <memcpy>:
20002aec:	2a03      	cmp	r2, #3
20002aee:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002af2:	d80b      	bhi.n	20002b0c <memcpy+0x20>
20002af4:	b13a      	cbz	r2, 20002b06 <memcpy+0x1a>
20002af6:	2300      	movs	r3, #0
20002af8:	f811 c003 	ldrb.w	ip, [r1, r3]
20002afc:	f800 c003 	strb.w	ip, [r0, r3]
20002b00:	3301      	adds	r3, #1
20002b02:	4293      	cmp	r3, r2
20002b04:	d1f8      	bne.n	20002af8 <memcpy+0xc>
20002b06:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002b0a:	4770      	bx	lr
20002b0c:	1882      	adds	r2, r0, r2
20002b0e:	460c      	mov	r4, r1
20002b10:	4603      	mov	r3, r0
20002b12:	e003      	b.n	20002b1c <memcpy+0x30>
20002b14:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002b18:	f803 1c01 	strb.w	r1, [r3, #-1]
20002b1c:	f003 0603 	and.w	r6, r3, #3
20002b20:	4619      	mov	r1, r3
20002b22:	46a4      	mov	ip, r4
20002b24:	3301      	adds	r3, #1
20002b26:	3401      	adds	r4, #1
20002b28:	2e00      	cmp	r6, #0
20002b2a:	d1f3      	bne.n	20002b14 <memcpy+0x28>
20002b2c:	f01c 0403 	ands.w	r4, ip, #3
20002b30:	4663      	mov	r3, ip
20002b32:	bf08      	it	eq
20002b34:	ebc1 0c02 	rsbeq	ip, r1, r2
20002b38:	d068      	beq.n	20002c0c <memcpy+0x120>
20002b3a:	4265      	negs	r5, r4
20002b3c:	f1c4 0a04 	rsb	sl, r4, #4
20002b40:	eb0c 0705 	add.w	r7, ip, r5
20002b44:	4633      	mov	r3, r6
20002b46:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20002b4a:	f85c 6005 	ldr.w	r6, [ip, r5]
20002b4e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20002b52:	1a55      	subs	r5, r2, r1
20002b54:	e008      	b.n	20002b68 <memcpy+0x7c>
20002b56:	f857 4f04 	ldr.w	r4, [r7, #4]!
20002b5a:	4626      	mov	r6, r4
20002b5c:	fa04 f40a 	lsl.w	r4, r4, sl
20002b60:	ea49 0404 	orr.w	r4, r9, r4
20002b64:	50cc      	str	r4, [r1, r3]
20002b66:	3304      	adds	r3, #4
20002b68:	185c      	adds	r4, r3, r1
20002b6a:	2d03      	cmp	r5, #3
20002b6c:	fa26 f908 	lsr.w	r9, r6, r8
20002b70:	f1a5 0504 	sub.w	r5, r5, #4
20002b74:	eb0c 0603 	add.w	r6, ip, r3
20002b78:	dced      	bgt.n	20002b56 <memcpy+0x6a>
20002b7a:	2300      	movs	r3, #0
20002b7c:	e002      	b.n	20002b84 <memcpy+0x98>
20002b7e:	5cf1      	ldrb	r1, [r6, r3]
20002b80:	54e1      	strb	r1, [r4, r3]
20002b82:	3301      	adds	r3, #1
20002b84:	1919      	adds	r1, r3, r4
20002b86:	4291      	cmp	r1, r2
20002b88:	d3f9      	bcc.n	20002b7e <memcpy+0x92>
20002b8a:	e7bc      	b.n	20002b06 <memcpy+0x1a>
20002b8c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20002b90:	f841 4c40 	str.w	r4, [r1, #-64]
20002b94:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20002b98:	f841 4c3c 	str.w	r4, [r1, #-60]
20002b9c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20002ba0:	f841 4c38 	str.w	r4, [r1, #-56]
20002ba4:	f853 4c34 	ldr.w	r4, [r3, #-52]
20002ba8:	f841 4c34 	str.w	r4, [r1, #-52]
20002bac:	f853 4c30 	ldr.w	r4, [r3, #-48]
20002bb0:	f841 4c30 	str.w	r4, [r1, #-48]
20002bb4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20002bb8:	f841 4c2c 	str.w	r4, [r1, #-44]
20002bbc:	f853 4c28 	ldr.w	r4, [r3, #-40]
20002bc0:	f841 4c28 	str.w	r4, [r1, #-40]
20002bc4:	f853 4c24 	ldr.w	r4, [r3, #-36]
20002bc8:	f841 4c24 	str.w	r4, [r1, #-36]
20002bcc:	f853 4c20 	ldr.w	r4, [r3, #-32]
20002bd0:	f841 4c20 	str.w	r4, [r1, #-32]
20002bd4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002bd8:	f841 4c1c 	str.w	r4, [r1, #-28]
20002bdc:	f853 4c18 	ldr.w	r4, [r3, #-24]
20002be0:	f841 4c18 	str.w	r4, [r1, #-24]
20002be4:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002be8:	f841 4c14 	str.w	r4, [r1, #-20]
20002bec:	f853 4c10 	ldr.w	r4, [r3, #-16]
20002bf0:	f841 4c10 	str.w	r4, [r1, #-16]
20002bf4:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002bf8:	f841 4c0c 	str.w	r4, [r1, #-12]
20002bfc:	f853 4c08 	ldr.w	r4, [r3, #-8]
20002c00:	f841 4c08 	str.w	r4, [r1, #-8]
20002c04:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002c08:	f841 4c04 	str.w	r4, [r1, #-4]
20002c0c:	461c      	mov	r4, r3
20002c0e:	460d      	mov	r5, r1
20002c10:	3340      	adds	r3, #64	; 0x40
20002c12:	3140      	adds	r1, #64	; 0x40
20002c14:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002c18:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002c1c:	dcb6      	bgt.n	20002b8c <memcpy+0xa0>
20002c1e:	4621      	mov	r1, r4
20002c20:	462b      	mov	r3, r5
20002c22:	1b54      	subs	r4, r2, r5
20002c24:	e00f      	b.n	20002c46 <memcpy+0x15a>
20002c26:	f851 5c10 	ldr.w	r5, [r1, #-16]
20002c2a:	f843 5c10 	str.w	r5, [r3, #-16]
20002c2e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20002c32:	f843 5c0c 	str.w	r5, [r3, #-12]
20002c36:	f851 5c08 	ldr.w	r5, [r1, #-8]
20002c3a:	f843 5c08 	str.w	r5, [r3, #-8]
20002c3e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20002c42:	f843 5c04 	str.w	r5, [r3, #-4]
20002c46:	2c0f      	cmp	r4, #15
20002c48:	460d      	mov	r5, r1
20002c4a:	469c      	mov	ip, r3
20002c4c:	f101 0110 	add.w	r1, r1, #16
20002c50:	f103 0310 	add.w	r3, r3, #16
20002c54:	f1a4 0410 	sub.w	r4, r4, #16
20002c58:	dce5      	bgt.n	20002c26 <memcpy+0x13a>
20002c5a:	ebcc 0102 	rsb	r1, ip, r2
20002c5e:	2300      	movs	r3, #0
20002c60:	e003      	b.n	20002c6a <memcpy+0x17e>
20002c62:	58ec      	ldr	r4, [r5, r3]
20002c64:	f84c 4003 	str.w	r4, [ip, r3]
20002c68:	3304      	adds	r3, #4
20002c6a:	195e      	adds	r6, r3, r5
20002c6c:	2903      	cmp	r1, #3
20002c6e:	eb03 040c 	add.w	r4, r3, ip
20002c72:	f1a1 0104 	sub.w	r1, r1, #4
20002c76:	dcf4      	bgt.n	20002c62 <memcpy+0x176>
20002c78:	e77f      	b.n	20002b7a <memcpy+0x8e>
20002c7a:	bf00      	nop

20002c7c <memset>:
20002c7c:	2a03      	cmp	r2, #3
20002c7e:	b2c9      	uxtb	r1, r1
20002c80:	b430      	push	{r4, r5}
20002c82:	d807      	bhi.n	20002c94 <memset+0x18>
20002c84:	b122      	cbz	r2, 20002c90 <memset+0x14>
20002c86:	2300      	movs	r3, #0
20002c88:	54c1      	strb	r1, [r0, r3]
20002c8a:	3301      	adds	r3, #1
20002c8c:	4293      	cmp	r3, r2
20002c8e:	d1fb      	bne.n	20002c88 <memset+0xc>
20002c90:	bc30      	pop	{r4, r5}
20002c92:	4770      	bx	lr
20002c94:	eb00 0c02 	add.w	ip, r0, r2
20002c98:	4603      	mov	r3, r0
20002c9a:	e001      	b.n	20002ca0 <memset+0x24>
20002c9c:	f803 1c01 	strb.w	r1, [r3, #-1]
20002ca0:	f003 0403 	and.w	r4, r3, #3
20002ca4:	461a      	mov	r2, r3
20002ca6:	3301      	adds	r3, #1
20002ca8:	2c00      	cmp	r4, #0
20002caa:	d1f7      	bne.n	20002c9c <memset+0x20>
20002cac:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002cb0:	ebc2 040c 	rsb	r4, r2, ip
20002cb4:	fb03 f301 	mul.w	r3, r3, r1
20002cb8:	e01f      	b.n	20002cfa <memset+0x7e>
20002cba:	f842 3c40 	str.w	r3, [r2, #-64]
20002cbe:	f842 3c3c 	str.w	r3, [r2, #-60]
20002cc2:	f842 3c38 	str.w	r3, [r2, #-56]
20002cc6:	f842 3c34 	str.w	r3, [r2, #-52]
20002cca:	f842 3c30 	str.w	r3, [r2, #-48]
20002cce:	f842 3c2c 	str.w	r3, [r2, #-44]
20002cd2:	f842 3c28 	str.w	r3, [r2, #-40]
20002cd6:	f842 3c24 	str.w	r3, [r2, #-36]
20002cda:	f842 3c20 	str.w	r3, [r2, #-32]
20002cde:	f842 3c1c 	str.w	r3, [r2, #-28]
20002ce2:	f842 3c18 	str.w	r3, [r2, #-24]
20002ce6:	f842 3c14 	str.w	r3, [r2, #-20]
20002cea:	f842 3c10 	str.w	r3, [r2, #-16]
20002cee:	f842 3c0c 	str.w	r3, [r2, #-12]
20002cf2:	f842 3c08 	str.w	r3, [r2, #-8]
20002cf6:	f842 3c04 	str.w	r3, [r2, #-4]
20002cfa:	4615      	mov	r5, r2
20002cfc:	3240      	adds	r2, #64	; 0x40
20002cfe:	2c3f      	cmp	r4, #63	; 0x3f
20002d00:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002d04:	dcd9      	bgt.n	20002cba <memset+0x3e>
20002d06:	462a      	mov	r2, r5
20002d08:	ebc5 040c 	rsb	r4, r5, ip
20002d0c:	e007      	b.n	20002d1e <memset+0xa2>
20002d0e:	f842 3c10 	str.w	r3, [r2, #-16]
20002d12:	f842 3c0c 	str.w	r3, [r2, #-12]
20002d16:	f842 3c08 	str.w	r3, [r2, #-8]
20002d1a:	f842 3c04 	str.w	r3, [r2, #-4]
20002d1e:	4615      	mov	r5, r2
20002d20:	3210      	adds	r2, #16
20002d22:	2c0f      	cmp	r4, #15
20002d24:	f1a4 0410 	sub.w	r4, r4, #16
20002d28:	dcf1      	bgt.n	20002d0e <memset+0x92>
20002d2a:	462a      	mov	r2, r5
20002d2c:	ebc5 050c 	rsb	r5, r5, ip
20002d30:	e001      	b.n	20002d36 <memset+0xba>
20002d32:	f842 3c04 	str.w	r3, [r2, #-4]
20002d36:	4614      	mov	r4, r2
20002d38:	3204      	adds	r2, #4
20002d3a:	2d03      	cmp	r5, #3
20002d3c:	f1a5 0504 	sub.w	r5, r5, #4
20002d40:	dcf7      	bgt.n	20002d32 <memset+0xb6>
20002d42:	e001      	b.n	20002d48 <memset+0xcc>
20002d44:	f804 1b01 	strb.w	r1, [r4], #1
20002d48:	4564      	cmp	r4, ip
20002d4a:	d3fb      	bcc.n	20002d44 <memset+0xc8>
20002d4c:	e7a0      	b.n	20002c90 <memset+0x14>
20002d4e:	bf00      	nop

20002d50 <printf>:
20002d50:	b40f      	push	{r0, r1, r2, r3}
20002d52:	f648 6380 	movw	r3, #36480	; 0x8e80
20002d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d5a:	b510      	push	{r4, lr}
20002d5c:	681c      	ldr	r4, [r3, #0]
20002d5e:	b082      	sub	sp, #8
20002d60:	b124      	cbz	r4, 20002d6c <printf+0x1c>
20002d62:	69a3      	ldr	r3, [r4, #24]
20002d64:	b913      	cbnz	r3, 20002d6c <printf+0x1c>
20002d66:	4620      	mov	r0, r4
20002d68:	f002 ff06 	bl	20005b78 <__sinit>
20002d6c:	4620      	mov	r0, r4
20002d6e:	ac05      	add	r4, sp, #20
20002d70:	9a04      	ldr	r2, [sp, #16]
20002d72:	4623      	mov	r3, r4
20002d74:	6881      	ldr	r1, [r0, #8]
20002d76:	9401      	str	r4, [sp, #4]
20002d78:	f000 f89e 	bl	20002eb8 <_vfprintf_r>
20002d7c:	b002      	add	sp, #8
20002d7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002d82:	b004      	add	sp, #16
20002d84:	4770      	bx	lr
20002d86:	bf00      	nop

20002d88 <_printf_r>:
20002d88:	b40e      	push	{r1, r2, r3}
20002d8a:	b510      	push	{r4, lr}
20002d8c:	4604      	mov	r4, r0
20002d8e:	b083      	sub	sp, #12
20002d90:	b118      	cbz	r0, 20002d9a <_printf_r+0x12>
20002d92:	6983      	ldr	r3, [r0, #24]
20002d94:	b90b      	cbnz	r3, 20002d9a <_printf_r+0x12>
20002d96:	f002 feef 	bl	20005b78 <__sinit>
20002d9a:	4620      	mov	r0, r4
20002d9c:	ac06      	add	r4, sp, #24
20002d9e:	9a05      	ldr	r2, [sp, #20]
20002da0:	4623      	mov	r3, r4
20002da2:	6881      	ldr	r1, [r0, #8]
20002da4:	9401      	str	r4, [sp, #4]
20002da6:	f000 f887 	bl	20002eb8 <_vfprintf_r>
20002daa:	b003      	add	sp, #12
20002dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002db0:	b003      	add	sp, #12
20002db2:	4770      	bx	lr

20002db4 <_puts_r>:
20002db4:	b530      	push	{r4, r5, lr}
20002db6:	4604      	mov	r4, r0
20002db8:	b089      	sub	sp, #36	; 0x24
20002dba:	4608      	mov	r0, r1
20002dbc:	460d      	mov	r5, r1
20002dbe:	f000 f83d 	bl	20002e3c <strlen>
20002dc2:	f648 331c 	movw	r3, #35612	; 0x8b1c
20002dc6:	9501      	str	r5, [sp, #4]
20002dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dcc:	9303      	str	r3, [sp, #12]
20002dce:	9002      	str	r0, [sp, #8]
20002dd0:	1c43      	adds	r3, r0, #1
20002dd2:	9307      	str	r3, [sp, #28]
20002dd4:	2301      	movs	r3, #1
20002dd6:	9304      	str	r3, [sp, #16]
20002dd8:	ab01      	add	r3, sp, #4
20002dda:	9305      	str	r3, [sp, #20]
20002ddc:	2302      	movs	r3, #2
20002dde:	9306      	str	r3, [sp, #24]
20002de0:	b10c      	cbz	r4, 20002de6 <_puts_r+0x32>
20002de2:	69a3      	ldr	r3, [r4, #24]
20002de4:	b1eb      	cbz	r3, 20002e22 <_puts_r+0x6e>
20002de6:	f648 6380 	movw	r3, #36480	; 0x8e80
20002dea:	4620      	mov	r0, r4
20002dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002df0:	681b      	ldr	r3, [r3, #0]
20002df2:	689b      	ldr	r3, [r3, #8]
20002df4:	899a      	ldrh	r2, [r3, #12]
20002df6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20002dfa:	bf01      	itttt	eq
20002dfc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20002e00:	819a      	strheq	r2, [r3, #12]
20002e02:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20002e04:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20002e08:	68a1      	ldr	r1, [r4, #8]
20002e0a:	bf08      	it	eq
20002e0c:	665a      	streq	r2, [r3, #100]	; 0x64
20002e0e:	aa05      	add	r2, sp, #20
20002e10:	f003 f816 	bl	20005e40 <__sfvwrite_r>
20002e14:	2800      	cmp	r0, #0
20002e16:	bf14      	ite	ne
20002e18:	f04f 30ff 	movne.w	r0, #4294967295
20002e1c:	200a      	moveq	r0, #10
20002e1e:	b009      	add	sp, #36	; 0x24
20002e20:	bd30      	pop	{r4, r5, pc}
20002e22:	4620      	mov	r0, r4
20002e24:	f002 fea8 	bl	20005b78 <__sinit>
20002e28:	e7dd      	b.n	20002de6 <_puts_r+0x32>
20002e2a:	bf00      	nop

20002e2c <puts>:
20002e2c:	f648 6380 	movw	r3, #36480	; 0x8e80
20002e30:	4601      	mov	r1, r0
20002e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e36:	6818      	ldr	r0, [r3, #0]
20002e38:	e7bc      	b.n	20002db4 <_puts_r>
20002e3a:	bf00      	nop

20002e3c <strlen>:
20002e3c:	f020 0103 	bic.w	r1, r0, #3
20002e40:	f010 0003 	ands.w	r0, r0, #3
20002e44:	f1c0 0000 	rsb	r0, r0, #0
20002e48:	f851 3b04 	ldr.w	r3, [r1], #4
20002e4c:	f100 0c04 	add.w	ip, r0, #4
20002e50:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20002e54:	f06f 0200 	mvn.w	r2, #0
20002e58:	bf1c      	itt	ne
20002e5a:	fa22 f20c 	lsrne.w	r2, r2, ip
20002e5e:	4313      	orrne	r3, r2
20002e60:	f04f 0c01 	mov.w	ip, #1
20002e64:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002e68:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002e6c:	eba3 020c 	sub.w	r2, r3, ip
20002e70:	ea22 0203 	bic.w	r2, r2, r3
20002e74:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002e78:	bf04      	itt	eq
20002e7a:	f851 3b04 	ldreq.w	r3, [r1], #4
20002e7e:	3004      	addeq	r0, #4
20002e80:	d0f4      	beq.n	20002e6c <strlen+0x30>
20002e82:	f013 0fff 	tst.w	r3, #255	; 0xff
20002e86:	bf1f      	itttt	ne
20002e88:	3001      	addne	r0, #1
20002e8a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002e8e:	3001      	addne	r0, #1
20002e90:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002e94:	bf18      	it	ne
20002e96:	3001      	addne	r0, #1
20002e98:	4770      	bx	lr
20002e9a:	bf00      	nop

20002e9c <__sprint_r>:
20002e9c:	6893      	ldr	r3, [r2, #8]
20002e9e:	b510      	push	{r4, lr}
20002ea0:	4614      	mov	r4, r2
20002ea2:	b913      	cbnz	r3, 20002eaa <__sprint_r+0xe>
20002ea4:	6053      	str	r3, [r2, #4]
20002ea6:	4618      	mov	r0, r3
20002ea8:	bd10      	pop	{r4, pc}
20002eaa:	f002 ffc9 	bl	20005e40 <__sfvwrite_r>
20002eae:	2300      	movs	r3, #0
20002eb0:	6063      	str	r3, [r4, #4]
20002eb2:	60a3      	str	r3, [r4, #8]
20002eb4:	bd10      	pop	{r4, pc}
20002eb6:	bf00      	nop

20002eb8 <_vfprintf_r>:
20002eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002ebc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002ec0:	b083      	sub	sp, #12
20002ec2:	460e      	mov	r6, r1
20002ec4:	4615      	mov	r5, r2
20002ec6:	469a      	mov	sl, r3
20002ec8:	4681      	mov	r9, r0
20002eca:	f003 f9a9 	bl	20006220 <_localeconv_r>
20002ece:	6800      	ldr	r0, [r0, #0]
20002ed0:	901d      	str	r0, [sp, #116]	; 0x74
20002ed2:	f1b9 0f00 	cmp.w	r9, #0
20002ed6:	d004      	beq.n	20002ee2 <_vfprintf_r+0x2a>
20002ed8:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002edc:	2b00      	cmp	r3, #0
20002ede:	f000 815a 	beq.w	20003196 <_vfprintf_r+0x2de>
20002ee2:	f648 436c 	movw	r3, #35948	; 0x8c6c
20002ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eea:	429e      	cmp	r6, r3
20002eec:	bf08      	it	eq
20002eee:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002ef2:	d010      	beq.n	20002f16 <_vfprintf_r+0x5e>
20002ef4:	f648 438c 	movw	r3, #35980	; 0x8c8c
20002ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002efc:	429e      	cmp	r6, r3
20002efe:	bf08      	it	eq
20002f00:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002f04:	d007      	beq.n	20002f16 <_vfprintf_r+0x5e>
20002f06:	f648 43ac 	movw	r3, #36012	; 0x8cac
20002f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f0e:	429e      	cmp	r6, r3
20002f10:	bf08      	it	eq
20002f12:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002f16:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002f1a:	fa1f f38c 	uxth.w	r3, ip
20002f1e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002f22:	d109      	bne.n	20002f38 <_vfprintf_r+0x80>
20002f24:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002f28:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002f2a:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002f2e:	fa1f f38c 	uxth.w	r3, ip
20002f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002f36:	6672      	str	r2, [r6, #100]	; 0x64
20002f38:	f013 0f08 	tst.w	r3, #8
20002f3c:	f001 8301 	beq.w	20004542 <_vfprintf_r+0x168a>
20002f40:	6932      	ldr	r2, [r6, #16]
20002f42:	2a00      	cmp	r2, #0
20002f44:	f001 82fd 	beq.w	20004542 <_vfprintf_r+0x168a>
20002f48:	f003 031a 	and.w	r3, r3, #26
20002f4c:	2b0a      	cmp	r3, #10
20002f4e:	f000 80e0 	beq.w	20003112 <_vfprintf_r+0x25a>
20002f52:	2200      	movs	r2, #0
20002f54:	9212      	str	r2, [sp, #72]	; 0x48
20002f56:	921a      	str	r2, [sp, #104]	; 0x68
20002f58:	2300      	movs	r3, #0
20002f5a:	921c      	str	r2, [sp, #112]	; 0x70
20002f5c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002f60:	9211      	str	r2, [sp, #68]	; 0x44
20002f62:	3404      	adds	r4, #4
20002f64:	9219      	str	r2, [sp, #100]	; 0x64
20002f66:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002f6a:	931b      	str	r3, [sp, #108]	; 0x6c
20002f6c:	3204      	adds	r2, #4
20002f6e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002f72:	3228      	adds	r2, #40	; 0x28
20002f74:	3303      	adds	r3, #3
20002f76:	9218      	str	r2, [sp, #96]	; 0x60
20002f78:	9307      	str	r3, [sp, #28]
20002f7a:	2300      	movs	r3, #0
20002f7c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002f80:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002f84:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002f88:	782b      	ldrb	r3, [r5, #0]
20002f8a:	1e1a      	subs	r2, r3, #0
20002f8c:	bf18      	it	ne
20002f8e:	2201      	movne	r2, #1
20002f90:	2b25      	cmp	r3, #37	; 0x25
20002f92:	bf0c      	ite	eq
20002f94:	2200      	moveq	r2, #0
20002f96:	f002 0201 	andne.w	r2, r2, #1
20002f9a:	b332      	cbz	r2, 20002fea <_vfprintf_r+0x132>
20002f9c:	462f      	mov	r7, r5
20002f9e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002fa2:	1e1a      	subs	r2, r3, #0
20002fa4:	bf18      	it	ne
20002fa6:	2201      	movne	r2, #1
20002fa8:	2b25      	cmp	r3, #37	; 0x25
20002faa:	bf0c      	ite	eq
20002fac:	2200      	moveq	r2, #0
20002fae:	f002 0201 	andne.w	r2, r2, #1
20002fb2:	2a00      	cmp	r2, #0
20002fb4:	d1f3      	bne.n	20002f9e <_vfprintf_r+0xe6>
20002fb6:	ebb7 0805 	subs.w	r8, r7, r5
20002fba:	bf08      	it	eq
20002fbc:	463d      	moveq	r5, r7
20002fbe:	d014      	beq.n	20002fea <_vfprintf_r+0x132>
20002fc0:	f8c4 8004 	str.w	r8, [r4, #4]
20002fc4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002fc8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002fcc:	3301      	adds	r3, #1
20002fce:	6025      	str	r5, [r4, #0]
20002fd0:	2b07      	cmp	r3, #7
20002fd2:	4442      	add	r2, r8
20002fd4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002fd8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002fdc:	dc78      	bgt.n	200030d0 <_vfprintf_r+0x218>
20002fde:	3408      	adds	r4, #8
20002fe0:	9811      	ldr	r0, [sp, #68]	; 0x44
20002fe2:	463d      	mov	r5, r7
20002fe4:	4440      	add	r0, r8
20002fe6:	9011      	str	r0, [sp, #68]	; 0x44
20002fe8:	783b      	ldrb	r3, [r7, #0]
20002fea:	2b00      	cmp	r3, #0
20002fec:	d07c      	beq.n	200030e8 <_vfprintf_r+0x230>
20002fee:	1c6b      	adds	r3, r5, #1
20002ff0:	f04f 37ff 	mov.w	r7, #4294967295
20002ff4:	202b      	movs	r0, #43	; 0x2b
20002ff6:	f04f 0c20 	mov.w	ip, #32
20002ffa:	2100      	movs	r1, #0
20002ffc:	f04f 0200 	mov.w	r2, #0
20003000:	910f      	str	r1, [sp, #60]	; 0x3c
20003002:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003006:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000300a:	786a      	ldrb	r2, [r5, #1]
2000300c:	910a      	str	r1, [sp, #40]	; 0x28
2000300e:	1c5d      	adds	r5, r3, #1
20003010:	f1a2 0320 	sub.w	r3, r2, #32
20003014:	2b58      	cmp	r3, #88	; 0x58
20003016:	f200 8286 	bhi.w	20003526 <_vfprintf_r+0x66e>
2000301a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000301e:	0298      	.short	0x0298
20003020:	02840284 	.word	0x02840284
20003024:	028402a4 	.word	0x028402a4
20003028:	02840284 	.word	0x02840284
2000302c:	02840284 	.word	0x02840284
20003030:	02ad0284 	.word	0x02ad0284
20003034:	028402ba 	.word	0x028402ba
20003038:	02ca02c1 	.word	0x02ca02c1
2000303c:	02e70284 	.word	0x02e70284
20003040:	02f002f0 	.word	0x02f002f0
20003044:	02f002f0 	.word	0x02f002f0
20003048:	02f002f0 	.word	0x02f002f0
2000304c:	02f002f0 	.word	0x02f002f0
20003050:	028402f0 	.word	0x028402f0
20003054:	02840284 	.word	0x02840284
20003058:	02840284 	.word	0x02840284
2000305c:	02840284 	.word	0x02840284
20003060:	02840284 	.word	0x02840284
20003064:	03040284 	.word	0x03040284
20003068:	02840326 	.word	0x02840326
2000306c:	02840326 	.word	0x02840326
20003070:	02840284 	.word	0x02840284
20003074:	036a0284 	.word	0x036a0284
20003078:	02840284 	.word	0x02840284
2000307c:	02840481 	.word	0x02840481
20003080:	02840284 	.word	0x02840284
20003084:	02840284 	.word	0x02840284
20003088:	02840414 	.word	0x02840414
2000308c:	042f0284 	.word	0x042f0284
20003090:	02840284 	.word	0x02840284
20003094:	02840284 	.word	0x02840284
20003098:	02840284 	.word	0x02840284
2000309c:	02840284 	.word	0x02840284
200030a0:	02840284 	.word	0x02840284
200030a4:	0465044f 	.word	0x0465044f
200030a8:	03260326 	.word	0x03260326
200030ac:	03730326 	.word	0x03730326
200030b0:	02840465 	.word	0x02840465
200030b4:	03790284 	.word	0x03790284
200030b8:	03850284 	.word	0x03850284
200030bc:	03ad0396 	.word	0x03ad0396
200030c0:	0284040a 	.word	0x0284040a
200030c4:	028403cc 	.word	0x028403cc
200030c8:	028403f4 	.word	0x028403f4
200030cc:	00c00284 	.word	0x00c00284
200030d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200030d4:	4648      	mov	r0, r9
200030d6:	4631      	mov	r1, r6
200030d8:	320c      	adds	r2, #12
200030da:	f7ff fedf 	bl	20002e9c <__sprint_r>
200030de:	b958      	cbnz	r0, 200030f8 <_vfprintf_r+0x240>
200030e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200030e4:	3404      	adds	r4, #4
200030e6:	e77b      	b.n	20002fe0 <_vfprintf_r+0x128>
200030e8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200030ec:	2b00      	cmp	r3, #0
200030ee:	f041 8192 	bne.w	20004416 <_vfprintf_r+0x155e>
200030f2:	2300      	movs	r3, #0
200030f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030f8:	89b3      	ldrh	r3, [r6, #12]
200030fa:	f013 0f40 	tst.w	r3, #64	; 0x40
200030fe:	d002      	beq.n	20003106 <_vfprintf_r+0x24e>
20003100:	f04f 30ff 	mov.w	r0, #4294967295
20003104:	9011      	str	r0, [sp, #68]	; 0x44
20003106:	9811      	ldr	r0, [sp, #68]	; 0x44
20003108:	b05f      	add	sp, #380	; 0x17c
2000310a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000310e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003112:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003116:	2b00      	cmp	r3, #0
20003118:	f6ff af1b 	blt.w	20002f52 <_vfprintf_r+0x9a>
2000311c:	6a37      	ldr	r7, [r6, #32]
2000311e:	f02c 0c02 	bic.w	ip, ip, #2
20003122:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003126:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000312a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000312e:	340c      	adds	r4, #12
20003130:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003134:	462a      	mov	r2, r5
20003136:	4653      	mov	r3, sl
20003138:	4648      	mov	r0, r9
2000313a:	4621      	mov	r1, r4
2000313c:	ad1f      	add	r5, sp, #124	; 0x7c
2000313e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20003142:	2700      	movs	r7, #0
20003144:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003148:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
2000314c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20003150:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003154:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003158:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
2000315c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20003160:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20003164:	f7ff fea8 	bl	20002eb8 <_vfprintf_r>
20003168:	2800      	cmp	r0, #0
2000316a:	9011      	str	r0, [sp, #68]	; 0x44
2000316c:	db09      	blt.n	20003182 <_vfprintf_r+0x2ca>
2000316e:	4621      	mov	r1, r4
20003170:	4648      	mov	r0, r9
20003172:	f002 fb91 	bl	20005898 <_fflush_r>
20003176:	9911      	ldr	r1, [sp, #68]	; 0x44
20003178:	42b8      	cmp	r0, r7
2000317a:	bf18      	it	ne
2000317c:	f04f 31ff 	movne.w	r1, #4294967295
20003180:	9111      	str	r1, [sp, #68]	; 0x44
20003182:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20003186:	f013 0f40 	tst.w	r3, #64	; 0x40
2000318a:	d0bc      	beq.n	20003106 <_vfprintf_r+0x24e>
2000318c:	89b3      	ldrh	r3, [r6, #12]
2000318e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003192:	81b3      	strh	r3, [r6, #12]
20003194:	e7b7      	b.n	20003106 <_vfprintf_r+0x24e>
20003196:	4648      	mov	r0, r9
20003198:	f002 fcee 	bl	20005b78 <__sinit>
2000319c:	e6a1      	b.n	20002ee2 <_vfprintf_r+0x2a>
2000319e:	980a      	ldr	r0, [sp, #40]	; 0x28
200031a0:	f648 4c3c 	movw	ip, #35900	; 0x8c3c
200031a4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200031a8:	9216      	str	r2, [sp, #88]	; 0x58
200031aa:	f010 0f20 	tst.w	r0, #32
200031ae:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200031b2:	f000 836e 	beq.w	20003892 <_vfprintf_r+0x9da>
200031b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031b8:	1dcb      	adds	r3, r1, #7
200031ba:	f023 0307 	bic.w	r3, r3, #7
200031be:	f103 0208 	add.w	r2, r3, #8
200031c2:	920b      	str	r2, [sp, #44]	; 0x2c
200031c4:	e9d3 ab00 	ldrd	sl, fp, [r3]
200031c8:	ea5a 020b 	orrs.w	r2, sl, fp
200031cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200031ce:	bf0c      	ite	eq
200031d0:	2200      	moveq	r2, #0
200031d2:	2201      	movne	r2, #1
200031d4:	4213      	tst	r3, r2
200031d6:	f040 866b 	bne.w	20003eb0 <_vfprintf_r+0xff8>
200031da:	2302      	movs	r3, #2
200031dc:	f04f 0100 	mov.w	r1, #0
200031e0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
200031e4:	2f00      	cmp	r7, #0
200031e6:	bfa2      	ittt	ge
200031e8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
200031ec:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
200031f0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
200031f4:	2f00      	cmp	r7, #0
200031f6:	bf18      	it	ne
200031f8:	f042 0201 	orrne.w	r2, r2, #1
200031fc:	2a00      	cmp	r2, #0
200031fe:	f000 841e 	beq.w	20003a3e <_vfprintf_r+0xb86>
20003202:	2b01      	cmp	r3, #1
20003204:	f000 85de 	beq.w	20003dc4 <_vfprintf_r+0xf0c>
20003208:	2b02      	cmp	r3, #2
2000320a:	f000 85c1 	beq.w	20003d90 <_vfprintf_r+0xed8>
2000320e:	9918      	ldr	r1, [sp, #96]	; 0x60
20003210:	9113      	str	r1, [sp, #76]	; 0x4c
20003212:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003216:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000321a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000321e:	f00a 0007 	and.w	r0, sl, #7
20003222:	46e3      	mov	fp, ip
20003224:	46c2      	mov	sl, r8
20003226:	3030      	adds	r0, #48	; 0x30
20003228:	ea5a 020b 	orrs.w	r2, sl, fp
2000322c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003230:	d1ef      	bne.n	20003212 <_vfprintf_r+0x35a>
20003232:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003236:	9113      	str	r1, [sp, #76]	; 0x4c
20003238:	f01c 0f01 	tst.w	ip, #1
2000323c:	f040 868c 	bne.w	20003f58 <_vfprintf_r+0x10a0>
20003240:	9818      	ldr	r0, [sp, #96]	; 0x60
20003242:	1a40      	subs	r0, r0, r1
20003244:	9010      	str	r0, [sp, #64]	; 0x40
20003246:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000324a:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000324c:	9717      	str	r7, [sp, #92]	; 0x5c
2000324e:	42ba      	cmp	r2, r7
20003250:	bfb8      	it	lt
20003252:	463a      	movlt	r2, r7
20003254:	920c      	str	r2, [sp, #48]	; 0x30
20003256:	b113      	cbz	r3, 2000325e <_vfprintf_r+0x3a6>
20003258:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000325a:	3201      	adds	r2, #1
2000325c:	920c      	str	r2, [sp, #48]	; 0x30
2000325e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003260:	980a      	ldr	r0, [sp, #40]	; 0x28
20003262:	f013 0302 	ands.w	r3, r3, #2
20003266:	9315      	str	r3, [sp, #84]	; 0x54
20003268:	bf1e      	ittt	ne
2000326a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
2000326e:	f10c 0c02 	addne.w	ip, ip, #2
20003272:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20003276:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000327a:	9014      	str	r0, [sp, #80]	; 0x50
2000327c:	d14d      	bne.n	2000331a <_vfprintf_r+0x462>
2000327e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003280:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003282:	1a8f      	subs	r7, r1, r2
20003284:	2f00      	cmp	r7, #0
20003286:	dd48      	ble.n	2000331a <_vfprintf_r+0x462>
20003288:	2f10      	cmp	r7, #16
2000328a:	f648 38f8 	movw	r8, #35832	; 0x8bf8
2000328e:	bfd8      	it	le
20003290:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003294:	dd30      	ble.n	200032f8 <_vfprintf_r+0x440>
20003296:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000329a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000329e:	4643      	mov	r3, r8
200032a0:	f04f 0a10 	mov.w	sl, #16
200032a4:	46a8      	mov	r8, r5
200032a6:	f10b 0b0c 	add.w	fp, fp, #12
200032aa:	461d      	mov	r5, r3
200032ac:	e002      	b.n	200032b4 <_vfprintf_r+0x3fc>
200032ae:	3f10      	subs	r7, #16
200032b0:	2f10      	cmp	r7, #16
200032b2:	dd1e      	ble.n	200032f2 <_vfprintf_r+0x43a>
200032b4:	f8c4 a004 	str.w	sl, [r4, #4]
200032b8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200032bc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200032c0:	3301      	adds	r3, #1
200032c2:	6025      	str	r5, [r4, #0]
200032c4:	3210      	adds	r2, #16
200032c6:	2b07      	cmp	r3, #7
200032c8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200032cc:	f104 0408 	add.w	r4, r4, #8
200032d0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032d4:	ddeb      	ble.n	200032ae <_vfprintf_r+0x3f6>
200032d6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200032da:	4648      	mov	r0, r9
200032dc:	4631      	mov	r1, r6
200032de:	465a      	mov	r2, fp
200032e0:	3404      	adds	r4, #4
200032e2:	f7ff fddb 	bl	20002e9c <__sprint_r>
200032e6:	2800      	cmp	r0, #0
200032e8:	f47f af06 	bne.w	200030f8 <_vfprintf_r+0x240>
200032ec:	3f10      	subs	r7, #16
200032ee:	2f10      	cmp	r7, #16
200032f0:	dce0      	bgt.n	200032b4 <_vfprintf_r+0x3fc>
200032f2:	462b      	mov	r3, r5
200032f4:	4645      	mov	r5, r8
200032f6:	4698      	mov	r8, r3
200032f8:	6067      	str	r7, [r4, #4]
200032fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200032fe:	f8c4 8000 	str.w	r8, [r4]
20003302:	1c5a      	adds	r2, r3, #1
20003304:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003308:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000330c:	19db      	adds	r3, r3, r7
2000330e:	2a07      	cmp	r2, #7
20003310:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003314:	f300 858a 	bgt.w	20003e2c <_vfprintf_r+0xf74>
20003318:	3408      	adds	r4, #8
2000331a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000331e:	b19b      	cbz	r3, 20003348 <_vfprintf_r+0x490>
20003320:	2301      	movs	r3, #1
20003322:	6063      	str	r3, [r4, #4]
20003324:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003328:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000332c:	3207      	adds	r2, #7
2000332e:	6022      	str	r2, [r4, #0]
20003330:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003334:	3301      	adds	r3, #1
20003336:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000333a:	3201      	adds	r2, #1
2000333c:	2b07      	cmp	r3, #7
2000333e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003342:	f300 84b6 	bgt.w	20003cb2 <_vfprintf_r+0xdfa>
20003346:	3408      	adds	r4, #8
20003348:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000334a:	b19b      	cbz	r3, 20003374 <_vfprintf_r+0x4bc>
2000334c:	2302      	movs	r3, #2
2000334e:	6063      	str	r3, [r4, #4]
20003350:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003354:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003358:	3204      	adds	r2, #4
2000335a:	6022      	str	r2, [r4, #0]
2000335c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003360:	3301      	adds	r3, #1
20003362:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003366:	3202      	adds	r2, #2
20003368:	2b07      	cmp	r3, #7
2000336a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000336e:	f300 84af 	bgt.w	20003cd0 <_vfprintf_r+0xe18>
20003372:	3408      	adds	r4, #8
20003374:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20003378:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
2000337c:	f000 8376 	beq.w	20003a6c <_vfprintf_r+0xbb4>
20003380:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20003382:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003384:	1a9f      	subs	r7, r3, r2
20003386:	2f00      	cmp	r7, #0
20003388:	dd43      	ble.n	20003412 <_vfprintf_r+0x55a>
2000338a:	2f10      	cmp	r7, #16
2000338c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20003f1c <_vfprintf_r+0x1064>
20003390:	dd2e      	ble.n	200033f0 <_vfprintf_r+0x538>
20003392:	4643      	mov	r3, r8
20003394:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003398:	46a8      	mov	r8, r5
2000339a:	f04f 0a10 	mov.w	sl, #16
2000339e:	f10b 0b0c 	add.w	fp, fp, #12
200033a2:	461d      	mov	r5, r3
200033a4:	e002      	b.n	200033ac <_vfprintf_r+0x4f4>
200033a6:	3f10      	subs	r7, #16
200033a8:	2f10      	cmp	r7, #16
200033aa:	dd1e      	ble.n	200033ea <_vfprintf_r+0x532>
200033ac:	f8c4 a004 	str.w	sl, [r4, #4]
200033b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200033b4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200033b8:	3301      	adds	r3, #1
200033ba:	6025      	str	r5, [r4, #0]
200033bc:	3210      	adds	r2, #16
200033be:	2b07      	cmp	r3, #7
200033c0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200033c4:	f104 0408 	add.w	r4, r4, #8
200033c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200033cc:	ddeb      	ble.n	200033a6 <_vfprintf_r+0x4ee>
200033ce:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200033d2:	4648      	mov	r0, r9
200033d4:	4631      	mov	r1, r6
200033d6:	465a      	mov	r2, fp
200033d8:	3404      	adds	r4, #4
200033da:	f7ff fd5f 	bl	20002e9c <__sprint_r>
200033de:	2800      	cmp	r0, #0
200033e0:	f47f ae8a 	bne.w	200030f8 <_vfprintf_r+0x240>
200033e4:	3f10      	subs	r7, #16
200033e6:	2f10      	cmp	r7, #16
200033e8:	dce0      	bgt.n	200033ac <_vfprintf_r+0x4f4>
200033ea:	462b      	mov	r3, r5
200033ec:	4645      	mov	r5, r8
200033ee:	4698      	mov	r8, r3
200033f0:	6067      	str	r7, [r4, #4]
200033f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200033f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200033fa:	3301      	adds	r3, #1
200033fc:	f8c4 8000 	str.w	r8, [r4]
20003400:	19d2      	adds	r2, r2, r7
20003402:	2b07      	cmp	r3, #7
20003404:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003408:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000340c:	f300 8442 	bgt.w	20003c94 <_vfprintf_r+0xddc>
20003410:	3408      	adds	r4, #8
20003412:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003416:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000341a:	f040 829d 	bne.w	20003958 <_vfprintf_r+0xaa0>
2000341e:	9810      	ldr	r0, [sp, #64]	; 0x40
20003420:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003422:	6060      	str	r0, [r4, #4]
20003424:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003428:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000342c:	3301      	adds	r3, #1
2000342e:	6021      	str	r1, [r4, #0]
20003430:	1812      	adds	r2, r2, r0
20003432:	2b07      	cmp	r3, #7
20003434:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003438:	bfd8      	it	le
2000343a:	f104 0308 	addle.w	r3, r4, #8
2000343e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003442:	f300 839b 	bgt.w	20003b7c <_vfprintf_r+0xcc4>
20003446:	990a      	ldr	r1, [sp, #40]	; 0x28
20003448:	f011 0f04 	tst.w	r1, #4
2000344c:	d055      	beq.n	200034fa <_vfprintf_r+0x642>
2000344e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003450:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20003454:	ebcc 0702 	rsb	r7, ip, r2
20003458:	2f00      	cmp	r7, #0
2000345a:	dd4e      	ble.n	200034fa <_vfprintf_r+0x642>
2000345c:	2f10      	cmp	r7, #16
2000345e:	f648 38f8 	movw	r8, #35832	; 0x8bf8
20003462:	bfd8      	it	le
20003464:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003468:	dd2e      	ble.n	200034c8 <_vfprintf_r+0x610>
2000346a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000346e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003472:	4642      	mov	r2, r8
20003474:	2410      	movs	r4, #16
20003476:	46a8      	mov	r8, r5
20003478:	f10a 0a0c 	add.w	sl, sl, #12
2000347c:	4615      	mov	r5, r2
2000347e:	e002      	b.n	20003486 <_vfprintf_r+0x5ce>
20003480:	3f10      	subs	r7, #16
20003482:	2f10      	cmp	r7, #16
20003484:	dd1d      	ble.n	200034c2 <_vfprintf_r+0x60a>
20003486:	605c      	str	r4, [r3, #4]
20003488:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000348c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003490:	3201      	adds	r2, #1
20003492:	601d      	str	r5, [r3, #0]
20003494:	3110      	adds	r1, #16
20003496:	2a07      	cmp	r2, #7
20003498:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000349c:	f103 0308 	add.w	r3, r3, #8
200034a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200034a4:	ddec      	ble.n	20003480 <_vfprintf_r+0x5c8>
200034a6:	4648      	mov	r0, r9
200034a8:	4631      	mov	r1, r6
200034aa:	4652      	mov	r2, sl
200034ac:	f7ff fcf6 	bl	20002e9c <__sprint_r>
200034b0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200034b4:	3304      	adds	r3, #4
200034b6:	2800      	cmp	r0, #0
200034b8:	f47f ae1e 	bne.w	200030f8 <_vfprintf_r+0x240>
200034bc:	3f10      	subs	r7, #16
200034be:	2f10      	cmp	r7, #16
200034c0:	dce1      	bgt.n	20003486 <_vfprintf_r+0x5ce>
200034c2:	462a      	mov	r2, r5
200034c4:	4645      	mov	r5, r8
200034c6:	4690      	mov	r8, r2
200034c8:	605f      	str	r7, [r3, #4]
200034ca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200034ce:	f8c3 8000 	str.w	r8, [r3]
200034d2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200034d6:	3201      	adds	r2, #1
200034d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200034dc:	18fb      	adds	r3, r7, r3
200034de:	2a07      	cmp	r2, #7
200034e0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200034e4:	dd0b      	ble.n	200034fe <_vfprintf_r+0x646>
200034e6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034ea:	4648      	mov	r0, r9
200034ec:	4631      	mov	r1, r6
200034ee:	320c      	adds	r2, #12
200034f0:	f7ff fcd4 	bl	20002e9c <__sprint_r>
200034f4:	2800      	cmp	r0, #0
200034f6:	f47f adff 	bne.w	200030f8 <_vfprintf_r+0x240>
200034fa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200034fe:	9811      	ldr	r0, [sp, #68]	; 0x44
20003500:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003502:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003504:	428a      	cmp	r2, r1
20003506:	bfac      	ite	ge
20003508:	1880      	addge	r0, r0, r2
2000350a:	1840      	addlt	r0, r0, r1
2000350c:	9011      	str	r0, [sp, #68]	; 0x44
2000350e:	2b00      	cmp	r3, #0
20003510:	f040 8342 	bne.w	20003b98 <_vfprintf_r+0xce0>
20003514:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003518:	2300      	movs	r3, #0
2000351a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000351e:	3404      	adds	r4, #4
20003520:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003524:	e530      	b.n	20002f88 <_vfprintf_r+0xd0>
20003526:	9216      	str	r2, [sp, #88]	; 0x58
20003528:	2a00      	cmp	r2, #0
2000352a:	f43f addd 	beq.w	200030e8 <_vfprintf_r+0x230>
2000352e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20003532:	2301      	movs	r3, #1
20003534:	f04f 0c00 	mov.w	ip, #0
20003538:	3004      	adds	r0, #4
2000353a:	930c      	str	r3, [sp, #48]	; 0x30
2000353c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20003540:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003544:	9013      	str	r0, [sp, #76]	; 0x4c
20003546:	9310      	str	r3, [sp, #64]	; 0x40
20003548:	2100      	movs	r1, #0
2000354a:	9117      	str	r1, [sp, #92]	; 0x5c
2000354c:	e687      	b.n	2000325e <_vfprintf_r+0x3a6>
2000354e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003552:	2b00      	cmp	r3, #0
20003554:	f040 852b 	bne.w	20003fae <_vfprintf_r+0x10f6>
20003558:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000355a:	462b      	mov	r3, r5
2000355c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003560:	782a      	ldrb	r2, [r5, #0]
20003562:	910b      	str	r1, [sp, #44]	; 0x2c
20003564:	e553      	b.n	2000300e <_vfprintf_r+0x156>
20003566:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000356a:	f043 0301 	orr.w	r3, r3, #1
2000356e:	930a      	str	r3, [sp, #40]	; 0x28
20003570:	462b      	mov	r3, r5
20003572:	782a      	ldrb	r2, [r5, #0]
20003574:	910b      	str	r1, [sp, #44]	; 0x2c
20003576:	e54a      	b.n	2000300e <_vfprintf_r+0x156>
20003578:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000357a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000357c:	6809      	ldr	r1, [r1, #0]
2000357e:	910f      	str	r1, [sp, #60]	; 0x3c
20003580:	1d11      	adds	r1, r2, #4
20003582:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20003584:	2b00      	cmp	r3, #0
20003586:	f2c0 8780 	blt.w	2000448a <_vfprintf_r+0x15d2>
2000358a:	782a      	ldrb	r2, [r5, #0]
2000358c:	462b      	mov	r3, r5
2000358e:	910b      	str	r1, [sp, #44]	; 0x2c
20003590:	e53d      	b.n	2000300e <_vfprintf_r+0x156>
20003592:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003594:	462b      	mov	r3, r5
20003596:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000359a:	782a      	ldrb	r2, [r5, #0]
2000359c:	910b      	str	r1, [sp, #44]	; 0x2c
2000359e:	e536      	b.n	2000300e <_vfprintf_r+0x156>
200035a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200035a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035a4:	f043 0304 	orr.w	r3, r3, #4
200035a8:	930a      	str	r3, [sp, #40]	; 0x28
200035aa:	462b      	mov	r3, r5
200035ac:	782a      	ldrb	r2, [r5, #0]
200035ae:	910b      	str	r1, [sp, #44]	; 0x2c
200035b0:	e52d      	b.n	2000300e <_vfprintf_r+0x156>
200035b2:	462b      	mov	r3, r5
200035b4:	f813 2b01 	ldrb.w	r2, [r3], #1
200035b8:	2a2a      	cmp	r2, #42	; 0x2a
200035ba:	f001 80cd 	beq.w	20004758 <_vfprintf_r+0x18a0>
200035be:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200035c2:	2909      	cmp	r1, #9
200035c4:	f201 8037 	bhi.w	20004636 <_vfprintf_r+0x177e>
200035c8:	3502      	adds	r5, #2
200035ca:	2700      	movs	r7, #0
200035cc:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200035d0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200035d4:	462b      	mov	r3, r5
200035d6:	3501      	adds	r5, #1
200035d8:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200035dc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200035e0:	2909      	cmp	r1, #9
200035e2:	d9f3      	bls.n	200035cc <_vfprintf_r+0x714>
200035e4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200035e8:	461d      	mov	r5, r3
200035ea:	e511      	b.n	20003010 <_vfprintf_r+0x158>
200035ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200035ee:	462b      	mov	r3, r5
200035f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200035f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200035f6:	920a      	str	r2, [sp, #40]	; 0x28
200035f8:	782a      	ldrb	r2, [r5, #0]
200035fa:	910b      	str	r1, [sp, #44]	; 0x2c
200035fc:	e507      	b.n	2000300e <_vfprintf_r+0x156>
200035fe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003602:	f04f 0800 	mov.w	r8, #0
20003606:	462b      	mov	r3, r5
20003608:	eb08 0888 	add.w	r8, r8, r8, lsl #2
2000360c:	f813 2b01 	ldrb.w	r2, [r3], #1
20003610:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003614:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003618:	461d      	mov	r5, r3
2000361a:	2909      	cmp	r1, #9
2000361c:	d9f3      	bls.n	20003606 <_vfprintf_r+0x74e>
2000361e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20003622:	461d      	mov	r5, r3
20003624:	e4f4      	b.n	20003010 <_vfprintf_r+0x158>
20003626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003628:	9216      	str	r2, [sp, #88]	; 0x58
2000362a:	f043 0310 	orr.w	r3, r3, #16
2000362e:	930a      	str	r3, [sp, #40]	; 0x28
20003630:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003634:	f01c 0f20 	tst.w	ip, #32
20003638:	f000 815d 	beq.w	200038f6 <_vfprintf_r+0xa3e>
2000363c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000363e:	1dc3      	adds	r3, r0, #7
20003640:	f023 0307 	bic.w	r3, r3, #7
20003644:	f103 0108 	add.w	r1, r3, #8
20003648:	910b      	str	r1, [sp, #44]	; 0x2c
2000364a:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000364e:	f1ba 0f00 	cmp.w	sl, #0
20003652:	f17b 0200 	sbcs.w	r2, fp, #0
20003656:	f2c0 849b 	blt.w	20003f90 <_vfprintf_r+0x10d8>
2000365a:	ea5a 030b 	orrs.w	r3, sl, fp
2000365e:	f04f 0301 	mov.w	r3, #1
20003662:	bf0c      	ite	eq
20003664:	2200      	moveq	r2, #0
20003666:	2201      	movne	r2, #1
20003668:	e5bc      	b.n	200031e4 <_vfprintf_r+0x32c>
2000366a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000366c:	9216      	str	r2, [sp, #88]	; 0x58
2000366e:	f010 0f08 	tst.w	r0, #8
20003672:	f000 84ed 	beq.w	20004050 <_vfprintf_r+0x1198>
20003676:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003678:	1dcb      	adds	r3, r1, #7
2000367a:	f023 0307 	bic.w	r3, r3, #7
2000367e:	f103 0208 	add.w	r2, r3, #8
20003682:	920b      	str	r2, [sp, #44]	; 0x2c
20003684:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003688:	f8d3 a000 	ldr.w	sl, [r3]
2000368c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003690:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003694:	4650      	mov	r0, sl
20003696:	4641      	mov	r1, r8
20003698:	f004 f866 	bl	20007768 <__isinfd>
2000369c:	4683      	mov	fp, r0
2000369e:	2800      	cmp	r0, #0
200036a0:	f000 8599 	beq.w	200041d6 <_vfprintf_r+0x131e>
200036a4:	4650      	mov	r0, sl
200036a6:	2200      	movs	r2, #0
200036a8:	2300      	movs	r3, #0
200036aa:	4641      	mov	r1, r8
200036ac:	f004 fe1a 	bl	200082e4 <__aeabi_dcmplt>
200036b0:	2800      	cmp	r0, #0
200036b2:	f040 850b 	bne.w	200040cc <_vfprintf_r+0x1214>
200036b6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200036ba:	f648 4130 	movw	r1, #35888	; 0x8c30
200036be:	f648 422c 	movw	r2, #35884	; 0x8c2c
200036c2:	9816      	ldr	r0, [sp, #88]	; 0x58
200036c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200036c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200036cc:	f04f 0c03 	mov.w	ip, #3
200036d0:	2847      	cmp	r0, #71	; 0x47
200036d2:	bfd8      	it	le
200036d4:	4611      	movle	r1, r2
200036d6:	9113      	str	r1, [sp, #76]	; 0x4c
200036d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200036da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200036de:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200036e2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200036e6:	910a      	str	r1, [sp, #40]	; 0x28
200036e8:	f04f 0c00 	mov.w	ip, #0
200036ec:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200036f0:	e5b1      	b.n	20003256 <_vfprintf_r+0x39e>
200036f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200036f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200036f6:	f043 0308 	orr.w	r3, r3, #8
200036fa:	930a      	str	r3, [sp, #40]	; 0x28
200036fc:	462b      	mov	r3, r5
200036fe:	782a      	ldrb	r2, [r5, #0]
20003700:	910b      	str	r1, [sp, #44]	; 0x2c
20003702:	e484      	b.n	2000300e <_vfprintf_r+0x156>
20003704:	990a      	ldr	r1, [sp, #40]	; 0x28
20003706:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000370a:	910a      	str	r1, [sp, #40]	; 0x28
2000370c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000370e:	e73c      	b.n	2000358a <_vfprintf_r+0x6d2>
20003710:	782a      	ldrb	r2, [r5, #0]
20003712:	2a6c      	cmp	r2, #108	; 0x6c
20003714:	f000 8555 	beq.w	200041c2 <_vfprintf_r+0x130a>
20003718:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000371a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000371c:	910b      	str	r1, [sp, #44]	; 0x2c
2000371e:	f043 0310 	orr.w	r3, r3, #16
20003722:	930a      	str	r3, [sp, #40]	; 0x28
20003724:	462b      	mov	r3, r5
20003726:	e472      	b.n	2000300e <_vfprintf_r+0x156>
20003728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000372a:	f012 0f20 	tst.w	r2, #32
2000372e:	f000 8482 	beq.w	20004036 <_vfprintf_r+0x117e>
20003732:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003734:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003736:	6803      	ldr	r3, [r0, #0]
20003738:	4610      	mov	r0, r2
2000373a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000373e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003740:	e9c3 0100 	strd	r0, r1, [r3]
20003744:	f102 0a04 	add.w	sl, r2, #4
20003748:	e41e      	b.n	20002f88 <_vfprintf_r+0xd0>
2000374a:	9216      	str	r2, [sp, #88]	; 0x58
2000374c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000374e:	f012 0320 	ands.w	r3, r2, #32
20003752:	f000 80ef 	beq.w	20003934 <_vfprintf_r+0xa7c>
20003756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003758:	1dda      	adds	r2, r3, #7
2000375a:	2300      	movs	r3, #0
2000375c:	f022 0207 	bic.w	r2, r2, #7
20003760:	f102 0c08 	add.w	ip, r2, #8
20003764:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003768:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000376c:	ea5a 000b 	orrs.w	r0, sl, fp
20003770:	bf0c      	ite	eq
20003772:	2200      	moveq	r2, #0
20003774:	2201      	movne	r2, #1
20003776:	e531      	b.n	200031dc <_vfprintf_r+0x324>
20003778:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000377a:	2178      	movs	r1, #120	; 0x78
2000377c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003780:	9116      	str	r1, [sp, #88]	; 0x58
20003782:	6803      	ldr	r3, [r0, #0]
20003784:	f648 403c 	movw	r0, #35900	; 0x8c3c
20003788:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
2000378c:	2130      	movs	r1, #48	; 0x30
2000378e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003792:	f04c 0c02 	orr.w	ip, ip, #2
20003796:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003798:	1e1a      	subs	r2, r3, #0
2000379a:	bf18      	it	ne
2000379c:	2201      	movne	r2, #1
2000379e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200037a2:	469a      	mov	sl, r3
200037a4:	f04f 0b00 	mov.w	fp, #0
200037a8:	3104      	adds	r1, #4
200037aa:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200037ae:	9019      	str	r0, [sp, #100]	; 0x64
200037b0:	2302      	movs	r3, #2
200037b2:	910b      	str	r1, [sp, #44]	; 0x2c
200037b4:	e512      	b.n	200031dc <_vfprintf_r+0x324>
200037b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200037b8:	9216      	str	r2, [sp, #88]	; 0x58
200037ba:	f04f 0200 	mov.w	r2, #0
200037be:	1d18      	adds	r0, r3, #4
200037c0:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200037c4:	681b      	ldr	r3, [r3, #0]
200037c6:	900b      	str	r0, [sp, #44]	; 0x2c
200037c8:	9313      	str	r3, [sp, #76]	; 0x4c
200037ca:	2b00      	cmp	r3, #0
200037cc:	f000 86c6 	beq.w	2000455c <_vfprintf_r+0x16a4>
200037d0:	2f00      	cmp	r7, #0
200037d2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200037d4:	f2c0 868f 	blt.w	200044f6 <_vfprintf_r+0x163e>
200037d8:	2100      	movs	r1, #0
200037da:	463a      	mov	r2, r7
200037dc:	f003 f8a4 	bl	20006928 <memchr>
200037e0:	4603      	mov	r3, r0
200037e2:	2800      	cmp	r0, #0
200037e4:	f000 86f5 	beq.w	200045d2 <_vfprintf_r+0x171a>
200037e8:	9813      	ldr	r0, [sp, #76]	; 0x4c
200037ea:	1a1b      	subs	r3, r3, r0
200037ec:	9310      	str	r3, [sp, #64]	; 0x40
200037ee:	42bb      	cmp	r3, r7
200037f0:	f340 85be 	ble.w	20004370 <_vfprintf_r+0x14b8>
200037f4:	9710      	str	r7, [sp, #64]	; 0x40
200037f6:	2100      	movs	r1, #0
200037f8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200037fc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003800:	970c      	str	r7, [sp, #48]	; 0x30
20003802:	9117      	str	r1, [sp, #92]	; 0x5c
20003804:	e527      	b.n	20003256 <_vfprintf_r+0x39e>
20003806:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000380a:	9216      	str	r2, [sp, #88]	; 0x58
2000380c:	f01c 0f20 	tst.w	ip, #32
20003810:	d023      	beq.n	2000385a <_vfprintf_r+0x9a2>
20003812:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003814:	2301      	movs	r3, #1
20003816:	1dc2      	adds	r2, r0, #7
20003818:	f022 0207 	bic.w	r2, r2, #7
2000381c:	f102 0108 	add.w	r1, r2, #8
20003820:	910b      	str	r1, [sp, #44]	; 0x2c
20003822:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003826:	ea5a 020b 	orrs.w	r2, sl, fp
2000382a:	bf0c      	ite	eq
2000382c:	2200      	moveq	r2, #0
2000382e:	2201      	movne	r2, #1
20003830:	e4d4      	b.n	200031dc <_vfprintf_r+0x324>
20003832:	990a      	ldr	r1, [sp, #40]	; 0x28
20003834:	462b      	mov	r3, r5
20003836:	f041 0120 	orr.w	r1, r1, #32
2000383a:	910a      	str	r1, [sp, #40]	; 0x28
2000383c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000383e:	782a      	ldrb	r2, [r5, #0]
20003840:	910b      	str	r1, [sp, #44]	; 0x2c
20003842:	f7ff bbe4 	b.w	2000300e <_vfprintf_r+0x156>
20003846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003848:	9216      	str	r2, [sp, #88]	; 0x58
2000384a:	f043 0310 	orr.w	r3, r3, #16
2000384e:	930a      	str	r3, [sp, #40]	; 0x28
20003850:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003854:	f01c 0f20 	tst.w	ip, #32
20003858:	d1db      	bne.n	20003812 <_vfprintf_r+0x95a>
2000385a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000385c:	f013 0f10 	tst.w	r3, #16
20003860:	f000 83d5 	beq.w	2000400e <_vfprintf_r+0x1156>
20003864:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003866:	2301      	movs	r3, #1
20003868:	1d02      	adds	r2, r0, #4
2000386a:	920b      	str	r2, [sp, #44]	; 0x2c
2000386c:	6801      	ldr	r1, [r0, #0]
2000386e:	1e0a      	subs	r2, r1, #0
20003870:	bf18      	it	ne
20003872:	2201      	movne	r2, #1
20003874:	468a      	mov	sl, r1
20003876:	f04f 0b00 	mov.w	fp, #0
2000387a:	e4af      	b.n	200031dc <_vfprintf_r+0x324>
2000387c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000387e:	9216      	str	r2, [sp, #88]	; 0x58
20003880:	f648 4218 	movw	r2, #35864	; 0x8c18
20003884:	f010 0f20 	tst.w	r0, #32
20003888:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000388c:	9219      	str	r2, [sp, #100]	; 0x64
2000388e:	f47f ac92 	bne.w	200031b6 <_vfprintf_r+0x2fe>
20003892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003894:	f013 0f10 	tst.w	r3, #16
20003898:	f040 831a 	bne.w	20003ed0 <_vfprintf_r+0x1018>
2000389c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000389e:	f012 0f40 	tst.w	r2, #64	; 0x40
200038a2:	f000 8315 	beq.w	20003ed0 <_vfprintf_r+0x1018>
200038a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200038a8:	f103 0c04 	add.w	ip, r3, #4
200038ac:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200038b0:	f8b3 a000 	ldrh.w	sl, [r3]
200038b4:	46d2      	mov	sl, sl
200038b6:	f04f 0b00 	mov.w	fp, #0
200038ba:	e485      	b.n	200031c8 <_vfprintf_r+0x310>
200038bc:	9216      	str	r2, [sp, #88]	; 0x58
200038be:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200038c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200038c4:	f04f 0c01 	mov.w	ip, #1
200038c8:	f04f 0000 	mov.w	r0, #0
200038cc:	3104      	adds	r1, #4
200038ce:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200038d2:	6813      	ldr	r3, [r2, #0]
200038d4:	3204      	adds	r2, #4
200038d6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200038da:	920b      	str	r2, [sp, #44]	; 0x2c
200038dc:	9113      	str	r1, [sp, #76]	; 0x4c
200038de:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200038e2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200038e6:	e62f      	b.n	20003548 <_vfprintf_r+0x690>
200038e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200038ec:	9216      	str	r2, [sp, #88]	; 0x58
200038ee:	f01c 0f20 	tst.w	ip, #32
200038f2:	f47f aea3 	bne.w	2000363c <_vfprintf_r+0x784>
200038f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200038f8:	f012 0f10 	tst.w	r2, #16
200038fc:	f040 82f1 	bne.w	20003ee2 <_vfprintf_r+0x102a>
20003900:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003902:	f012 0f40 	tst.w	r2, #64	; 0x40
20003906:	f000 82ec 	beq.w	20003ee2 <_vfprintf_r+0x102a>
2000390a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000390c:	f103 0c04 	add.w	ip, r3, #4
20003910:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003914:	f9b3 a000 	ldrsh.w	sl, [r3]
20003918:	46d2      	mov	sl, sl
2000391a:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000391e:	e696      	b.n	2000364e <_vfprintf_r+0x796>
20003920:	990a      	ldr	r1, [sp, #40]	; 0x28
20003922:	9216      	str	r2, [sp, #88]	; 0x58
20003924:	f041 0110 	orr.w	r1, r1, #16
20003928:	910a      	str	r1, [sp, #40]	; 0x28
2000392a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000392c:	f012 0320 	ands.w	r3, r2, #32
20003930:	f47f af11 	bne.w	20003756 <_vfprintf_r+0x89e>
20003934:	990a      	ldr	r1, [sp, #40]	; 0x28
20003936:	f011 0210 	ands.w	r2, r1, #16
2000393a:	f000 8354 	beq.w	20003fe6 <_vfprintf_r+0x112e>
2000393e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003940:	f102 0c04 	add.w	ip, r2, #4
20003944:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003948:	6811      	ldr	r1, [r2, #0]
2000394a:	1e0a      	subs	r2, r1, #0
2000394c:	bf18      	it	ne
2000394e:	2201      	movne	r2, #1
20003950:	468a      	mov	sl, r1
20003952:	f04f 0b00 	mov.w	fp, #0
20003956:	e441      	b.n	200031dc <_vfprintf_r+0x324>
20003958:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000395a:	2a65      	cmp	r2, #101	; 0x65
2000395c:	f340 8128 	ble.w	20003bb0 <_vfprintf_r+0xcf8>
20003960:	9812      	ldr	r0, [sp, #72]	; 0x48
20003962:	2200      	movs	r2, #0
20003964:	2300      	movs	r3, #0
20003966:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003968:	f004 fcb2 	bl	200082d0 <__aeabi_dcmpeq>
2000396c:	2800      	cmp	r0, #0
2000396e:	f000 81be 	beq.w	20003cee <_vfprintf_r+0xe36>
20003972:	2301      	movs	r3, #1
20003974:	6063      	str	r3, [r4, #4]
20003976:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000397a:	f648 4358 	movw	r3, #35928	; 0x8c58
2000397e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003982:	6023      	str	r3, [r4, #0]
20003984:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003988:	3201      	adds	r2, #1
2000398a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000398e:	3301      	adds	r3, #1
20003990:	2a07      	cmp	r2, #7
20003992:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003996:	bfd8      	it	le
20003998:	f104 0308 	addle.w	r3, r4, #8
2000399c:	f300 839b 	bgt.w	200040d6 <_vfprintf_r+0x121e>
200039a0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200039a4:	981a      	ldr	r0, [sp, #104]	; 0x68
200039a6:	4282      	cmp	r2, r0
200039a8:	db04      	blt.n	200039b4 <_vfprintf_r+0xafc>
200039aa:	990a      	ldr	r1, [sp, #40]	; 0x28
200039ac:	f011 0f01 	tst.w	r1, #1
200039b0:	f43f ad49 	beq.w	20003446 <_vfprintf_r+0x58e>
200039b4:	2201      	movs	r2, #1
200039b6:	605a      	str	r2, [r3, #4]
200039b8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039bc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039c0:	3201      	adds	r2, #1
200039c2:	981d      	ldr	r0, [sp, #116]	; 0x74
200039c4:	3101      	adds	r1, #1
200039c6:	2a07      	cmp	r2, #7
200039c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200039cc:	6018      	str	r0, [r3, #0]
200039ce:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200039d2:	f300 855f 	bgt.w	20004494 <_vfprintf_r+0x15dc>
200039d6:	3308      	adds	r3, #8
200039d8:	991a      	ldr	r1, [sp, #104]	; 0x68
200039da:	1e4f      	subs	r7, r1, #1
200039dc:	2f00      	cmp	r7, #0
200039de:	f77f ad32 	ble.w	20003446 <_vfprintf_r+0x58e>
200039e2:	2f10      	cmp	r7, #16
200039e4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20003f1c <_vfprintf_r+0x1064>
200039e8:	f340 82ea 	ble.w	20003fc0 <_vfprintf_r+0x1108>
200039ec:	4642      	mov	r2, r8
200039ee:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200039f2:	46a8      	mov	r8, r5
200039f4:	2410      	movs	r4, #16
200039f6:	f10a 0a0c 	add.w	sl, sl, #12
200039fa:	4615      	mov	r5, r2
200039fc:	e003      	b.n	20003a06 <_vfprintf_r+0xb4e>
200039fe:	3f10      	subs	r7, #16
20003a00:	2f10      	cmp	r7, #16
20003a02:	f340 82da 	ble.w	20003fba <_vfprintf_r+0x1102>
20003a06:	605c      	str	r4, [r3, #4]
20003a08:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003a10:	3201      	adds	r2, #1
20003a12:	601d      	str	r5, [r3, #0]
20003a14:	3110      	adds	r1, #16
20003a16:	2a07      	cmp	r2, #7
20003a18:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003a1c:	f103 0308 	add.w	r3, r3, #8
20003a20:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a24:	ddeb      	ble.n	200039fe <_vfprintf_r+0xb46>
20003a26:	4648      	mov	r0, r9
20003a28:	4631      	mov	r1, r6
20003a2a:	4652      	mov	r2, sl
20003a2c:	f7ff fa36 	bl	20002e9c <__sprint_r>
20003a30:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a34:	3304      	adds	r3, #4
20003a36:	2800      	cmp	r0, #0
20003a38:	d0e1      	beq.n	200039fe <_vfprintf_r+0xb46>
20003a3a:	f7ff bb5d 	b.w	200030f8 <_vfprintf_r+0x240>
20003a3e:	b97b      	cbnz	r3, 20003a60 <_vfprintf_r+0xba8>
20003a40:	990a      	ldr	r1, [sp, #40]	; 0x28
20003a42:	f011 0f01 	tst.w	r1, #1
20003a46:	d00b      	beq.n	20003a60 <_vfprintf_r+0xba8>
20003a48:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003a4c:	2330      	movs	r3, #48	; 0x30
20003a4e:	3204      	adds	r2, #4
20003a50:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20003a54:	3227      	adds	r2, #39	; 0x27
20003a56:	2301      	movs	r3, #1
20003a58:	9213      	str	r2, [sp, #76]	; 0x4c
20003a5a:	9310      	str	r3, [sp, #64]	; 0x40
20003a5c:	f7ff bbf3 	b.w	20003246 <_vfprintf_r+0x38e>
20003a60:	9818      	ldr	r0, [sp, #96]	; 0x60
20003a62:	2100      	movs	r1, #0
20003a64:	9110      	str	r1, [sp, #64]	; 0x40
20003a66:	9013      	str	r0, [sp, #76]	; 0x4c
20003a68:	f7ff bbed 	b.w	20003246 <_vfprintf_r+0x38e>
20003a6c:	980f      	ldr	r0, [sp, #60]	; 0x3c
20003a6e:	990c      	ldr	r1, [sp, #48]	; 0x30
20003a70:	1a47      	subs	r7, r0, r1
20003a72:	2f00      	cmp	r7, #0
20003a74:	f77f ac84 	ble.w	20003380 <_vfprintf_r+0x4c8>
20003a78:	2f10      	cmp	r7, #16
20003a7a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20003f1c <_vfprintf_r+0x1064>
20003a7e:	dd2e      	ble.n	20003ade <_vfprintf_r+0xc26>
20003a80:	4643      	mov	r3, r8
20003a82:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003a86:	46a8      	mov	r8, r5
20003a88:	f04f 0a10 	mov.w	sl, #16
20003a8c:	f10b 0b0c 	add.w	fp, fp, #12
20003a90:	461d      	mov	r5, r3
20003a92:	e002      	b.n	20003a9a <_vfprintf_r+0xbe2>
20003a94:	3f10      	subs	r7, #16
20003a96:	2f10      	cmp	r7, #16
20003a98:	dd1e      	ble.n	20003ad8 <_vfprintf_r+0xc20>
20003a9a:	f8c4 a004 	str.w	sl, [r4, #4]
20003a9e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003aa2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003aa6:	3301      	adds	r3, #1
20003aa8:	6025      	str	r5, [r4, #0]
20003aaa:	3210      	adds	r2, #16
20003aac:	2b07      	cmp	r3, #7
20003aae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003ab2:	f104 0408 	add.w	r4, r4, #8
20003ab6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003aba:	ddeb      	ble.n	20003a94 <_vfprintf_r+0xbdc>
20003abc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003ac0:	4648      	mov	r0, r9
20003ac2:	4631      	mov	r1, r6
20003ac4:	465a      	mov	r2, fp
20003ac6:	3404      	adds	r4, #4
20003ac8:	f7ff f9e8 	bl	20002e9c <__sprint_r>
20003acc:	2800      	cmp	r0, #0
20003ace:	f47f ab13 	bne.w	200030f8 <_vfprintf_r+0x240>
20003ad2:	3f10      	subs	r7, #16
20003ad4:	2f10      	cmp	r7, #16
20003ad6:	dce0      	bgt.n	20003a9a <_vfprintf_r+0xbe2>
20003ad8:	462b      	mov	r3, r5
20003ada:	4645      	mov	r5, r8
20003adc:	4698      	mov	r8, r3
20003ade:	6067      	str	r7, [r4, #4]
20003ae0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003ae4:	f8c4 8000 	str.w	r8, [r4]
20003ae8:	1c5a      	adds	r2, r3, #1
20003aea:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003aee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003af2:	19db      	adds	r3, r3, r7
20003af4:	2a07      	cmp	r2, #7
20003af6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003afa:	f300 823a 	bgt.w	20003f72 <_vfprintf_r+0x10ba>
20003afe:	3408      	adds	r4, #8
20003b00:	e43e      	b.n	20003380 <_vfprintf_r+0x4c8>
20003b02:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003b04:	6063      	str	r3, [r4, #4]
20003b06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003b0a:	6021      	str	r1, [r4, #0]
20003b0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003b10:	3201      	adds	r2, #1
20003b12:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003b16:	18cb      	adds	r3, r1, r3
20003b18:	2a07      	cmp	r2, #7
20003b1a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003b1e:	f300 8549 	bgt.w	200045b4 <_vfprintf_r+0x16fc>
20003b22:	3408      	adds	r4, #8
20003b24:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20003b26:	2301      	movs	r3, #1
20003b28:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003b2c:	6063      	str	r3, [r4, #4]
20003b2e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b32:	6022      	str	r2, [r4, #0]
20003b34:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b38:	3301      	adds	r3, #1
20003b3a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b3e:	3201      	adds	r2, #1
20003b40:	2b07      	cmp	r3, #7
20003b42:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b46:	bfd8      	it	le
20003b48:	f104 0308 	addle.w	r3, r4, #8
20003b4c:	f300 8523 	bgt.w	20004596 <_vfprintf_r+0x16de>
20003b50:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003b52:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003b56:	19c7      	adds	r7, r0, r7
20003b58:	981a      	ldr	r0, [sp, #104]	; 0x68
20003b5a:	601f      	str	r7, [r3, #0]
20003b5c:	1a81      	subs	r1, r0, r2
20003b5e:	6059      	str	r1, [r3, #4]
20003b60:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003b64:	1a8a      	subs	r2, r1, r2
20003b66:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20003b6a:	1812      	adds	r2, r2, r0
20003b6c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b70:	3101      	adds	r1, #1
20003b72:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20003b76:	2907      	cmp	r1, #7
20003b78:	f340 8232 	ble.w	20003fe0 <_vfprintf_r+0x1128>
20003b7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b80:	4648      	mov	r0, r9
20003b82:	4631      	mov	r1, r6
20003b84:	320c      	adds	r2, #12
20003b86:	f7ff f989 	bl	20002e9c <__sprint_r>
20003b8a:	2800      	cmp	r0, #0
20003b8c:	f47f aab4 	bne.w	200030f8 <_vfprintf_r+0x240>
20003b90:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b94:	3304      	adds	r3, #4
20003b96:	e456      	b.n	20003446 <_vfprintf_r+0x58e>
20003b98:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b9c:	4648      	mov	r0, r9
20003b9e:	4631      	mov	r1, r6
20003ba0:	320c      	adds	r2, #12
20003ba2:	f7ff f97b 	bl	20002e9c <__sprint_r>
20003ba6:	2800      	cmp	r0, #0
20003ba8:	f43f acb4 	beq.w	20003514 <_vfprintf_r+0x65c>
20003bac:	f7ff baa4 	b.w	200030f8 <_vfprintf_r+0x240>
20003bb0:	991a      	ldr	r1, [sp, #104]	; 0x68
20003bb2:	2901      	cmp	r1, #1
20003bb4:	dd4c      	ble.n	20003c50 <_vfprintf_r+0xd98>
20003bb6:	2301      	movs	r3, #1
20003bb8:	6063      	str	r3, [r4, #4]
20003bba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003bbe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003bc2:	3301      	adds	r3, #1
20003bc4:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003bc6:	3201      	adds	r2, #1
20003bc8:	2b07      	cmp	r3, #7
20003bca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003bce:	6020      	str	r0, [r4, #0]
20003bd0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003bd4:	f300 81b2 	bgt.w	20003f3c <_vfprintf_r+0x1084>
20003bd8:	3408      	adds	r4, #8
20003bda:	2301      	movs	r3, #1
20003bdc:	6063      	str	r3, [r4, #4]
20003bde:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003be2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003be6:	3301      	adds	r3, #1
20003be8:	991d      	ldr	r1, [sp, #116]	; 0x74
20003bea:	3201      	adds	r2, #1
20003bec:	2b07      	cmp	r3, #7
20003bee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003bf2:	6021      	str	r1, [r4, #0]
20003bf4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003bf8:	f300 8192 	bgt.w	20003f20 <_vfprintf_r+0x1068>
20003bfc:	3408      	adds	r4, #8
20003bfe:	9812      	ldr	r0, [sp, #72]	; 0x48
20003c00:	2200      	movs	r2, #0
20003c02:	2300      	movs	r3, #0
20003c04:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003c06:	f004 fb63 	bl	200082d0 <__aeabi_dcmpeq>
20003c0a:	2800      	cmp	r0, #0
20003c0c:	f040 811d 	bne.w	20003e4a <_vfprintf_r+0xf92>
20003c10:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003c12:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003c14:	1e5a      	subs	r2, r3, #1
20003c16:	6062      	str	r2, [r4, #4]
20003c18:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c1c:	1c41      	adds	r1, r0, #1
20003c1e:	6021      	str	r1, [r4, #0]
20003c20:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003c24:	3301      	adds	r3, #1
20003c26:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c2a:	188a      	adds	r2, r1, r2
20003c2c:	2b07      	cmp	r3, #7
20003c2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c32:	dc21      	bgt.n	20003c78 <_vfprintf_r+0xdc0>
20003c34:	3408      	adds	r4, #8
20003c36:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20003c38:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003c3c:	981c      	ldr	r0, [sp, #112]	; 0x70
20003c3e:	6022      	str	r2, [r4, #0]
20003c40:	6063      	str	r3, [r4, #4]
20003c42:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c46:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c4a:	3301      	adds	r3, #1
20003c4c:	f7ff bbf0 	b.w	20003430 <_vfprintf_r+0x578>
20003c50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003c52:	f012 0f01 	tst.w	r2, #1
20003c56:	d1ae      	bne.n	20003bb6 <_vfprintf_r+0xcfe>
20003c58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003c5a:	2301      	movs	r3, #1
20003c5c:	6063      	str	r3, [r4, #4]
20003c5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c62:	6022      	str	r2, [r4, #0]
20003c64:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c68:	3301      	adds	r3, #1
20003c6a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c6e:	3201      	adds	r2, #1
20003c70:	2b07      	cmp	r3, #7
20003c72:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c76:	dddd      	ble.n	20003c34 <_vfprintf_r+0xd7c>
20003c78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c7c:	4648      	mov	r0, r9
20003c7e:	4631      	mov	r1, r6
20003c80:	320c      	adds	r2, #12
20003c82:	f7ff f90b 	bl	20002e9c <__sprint_r>
20003c86:	2800      	cmp	r0, #0
20003c88:	f47f aa36 	bne.w	200030f8 <_vfprintf_r+0x240>
20003c8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c90:	3404      	adds	r4, #4
20003c92:	e7d0      	b.n	20003c36 <_vfprintf_r+0xd7e>
20003c94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c98:	4648      	mov	r0, r9
20003c9a:	4631      	mov	r1, r6
20003c9c:	320c      	adds	r2, #12
20003c9e:	f7ff f8fd 	bl	20002e9c <__sprint_r>
20003ca2:	2800      	cmp	r0, #0
20003ca4:	f47f aa28 	bne.w	200030f8 <_vfprintf_r+0x240>
20003ca8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003cac:	3404      	adds	r4, #4
20003cae:	f7ff bbb0 	b.w	20003412 <_vfprintf_r+0x55a>
20003cb2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003cb6:	4648      	mov	r0, r9
20003cb8:	4631      	mov	r1, r6
20003cba:	320c      	adds	r2, #12
20003cbc:	f7ff f8ee 	bl	20002e9c <__sprint_r>
20003cc0:	2800      	cmp	r0, #0
20003cc2:	f47f aa19 	bne.w	200030f8 <_vfprintf_r+0x240>
20003cc6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003cca:	3404      	adds	r4, #4
20003ccc:	f7ff bb3c 	b.w	20003348 <_vfprintf_r+0x490>
20003cd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003cd4:	4648      	mov	r0, r9
20003cd6:	4631      	mov	r1, r6
20003cd8:	320c      	adds	r2, #12
20003cda:	f7ff f8df 	bl	20002e9c <__sprint_r>
20003cde:	2800      	cmp	r0, #0
20003ce0:	f47f aa0a 	bne.w	200030f8 <_vfprintf_r+0x240>
20003ce4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003ce8:	3404      	adds	r4, #4
20003cea:	f7ff bb43 	b.w	20003374 <_vfprintf_r+0x4bc>
20003cee:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003cf2:	2b00      	cmp	r3, #0
20003cf4:	f340 81fd 	ble.w	200040f2 <_vfprintf_r+0x123a>
20003cf8:	991a      	ldr	r1, [sp, #104]	; 0x68
20003cfa:	428b      	cmp	r3, r1
20003cfc:	f6ff af01 	blt.w	20003b02 <_vfprintf_r+0xc4a>
20003d00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003d02:	6061      	str	r1, [r4, #4]
20003d04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003d08:	6022      	str	r2, [r4, #0]
20003d0a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003d0e:	3301      	adds	r3, #1
20003d10:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003d14:	1852      	adds	r2, r2, r1
20003d16:	2b07      	cmp	r3, #7
20003d18:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003d1c:	bfd8      	it	le
20003d1e:	f104 0308 	addle.w	r3, r4, #8
20003d22:	f300 8429 	bgt.w	20004578 <_vfprintf_r+0x16c0>
20003d26:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20003d2a:	981a      	ldr	r0, [sp, #104]	; 0x68
20003d2c:	1a24      	subs	r4, r4, r0
20003d2e:	2c00      	cmp	r4, #0
20003d30:	f340 81b3 	ble.w	2000409a <_vfprintf_r+0x11e2>
20003d34:	2c10      	cmp	r4, #16
20003d36:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20003f1c <_vfprintf_r+0x1064>
20003d3a:	f340 819d 	ble.w	20004078 <_vfprintf_r+0x11c0>
20003d3e:	4642      	mov	r2, r8
20003d40:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003d44:	46a8      	mov	r8, r5
20003d46:	2710      	movs	r7, #16
20003d48:	f10a 0a0c 	add.w	sl, sl, #12
20003d4c:	4615      	mov	r5, r2
20003d4e:	e003      	b.n	20003d58 <_vfprintf_r+0xea0>
20003d50:	3c10      	subs	r4, #16
20003d52:	2c10      	cmp	r4, #16
20003d54:	f340 818d 	ble.w	20004072 <_vfprintf_r+0x11ba>
20003d58:	605f      	str	r7, [r3, #4]
20003d5a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003d5e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003d62:	3201      	adds	r2, #1
20003d64:	601d      	str	r5, [r3, #0]
20003d66:	3110      	adds	r1, #16
20003d68:	2a07      	cmp	r2, #7
20003d6a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003d6e:	f103 0308 	add.w	r3, r3, #8
20003d72:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003d76:	ddeb      	ble.n	20003d50 <_vfprintf_r+0xe98>
20003d78:	4648      	mov	r0, r9
20003d7a:	4631      	mov	r1, r6
20003d7c:	4652      	mov	r2, sl
20003d7e:	f7ff f88d 	bl	20002e9c <__sprint_r>
20003d82:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003d86:	3304      	adds	r3, #4
20003d88:	2800      	cmp	r0, #0
20003d8a:	d0e1      	beq.n	20003d50 <_vfprintf_r+0xe98>
20003d8c:	f7ff b9b4 	b.w	200030f8 <_vfprintf_r+0x240>
20003d90:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003d92:	9819      	ldr	r0, [sp, #100]	; 0x64
20003d94:	4613      	mov	r3, r2
20003d96:	9213      	str	r2, [sp, #76]	; 0x4c
20003d98:	f00a 020f 	and.w	r2, sl, #15
20003d9c:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003da0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003da4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003da8:	5c82      	ldrb	r2, [r0, r2]
20003daa:	468a      	mov	sl, r1
20003dac:	46e3      	mov	fp, ip
20003dae:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003db2:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003db6:	d1ef      	bne.n	20003d98 <_vfprintf_r+0xee0>
20003db8:	9818      	ldr	r0, [sp, #96]	; 0x60
20003dba:	9313      	str	r3, [sp, #76]	; 0x4c
20003dbc:	1ac0      	subs	r0, r0, r3
20003dbe:	9010      	str	r0, [sp, #64]	; 0x40
20003dc0:	f7ff ba41 	b.w	20003246 <_vfprintf_r+0x38e>
20003dc4:	2209      	movs	r2, #9
20003dc6:	2300      	movs	r3, #0
20003dc8:	4552      	cmp	r2, sl
20003dca:	eb73 000b 	sbcs.w	r0, r3, fp
20003dce:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003dd2:	d21f      	bcs.n	20003e14 <_vfprintf_r+0xf5c>
20003dd4:	4623      	mov	r3, r4
20003dd6:	4644      	mov	r4, r8
20003dd8:	46b8      	mov	r8, r7
20003dda:	461f      	mov	r7, r3
20003ddc:	4650      	mov	r0, sl
20003dde:	4659      	mov	r1, fp
20003de0:	220a      	movs	r2, #10
20003de2:	2300      	movs	r3, #0
20003de4:	f004 face 	bl	20008384 <__aeabi_uldivmod>
20003de8:	2300      	movs	r3, #0
20003dea:	4650      	mov	r0, sl
20003dec:	4659      	mov	r1, fp
20003dee:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003df2:	220a      	movs	r2, #10
20003df4:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003df8:	f004 fac4 	bl	20008384 <__aeabi_uldivmod>
20003dfc:	2209      	movs	r2, #9
20003dfe:	2300      	movs	r3, #0
20003e00:	4682      	mov	sl, r0
20003e02:	468b      	mov	fp, r1
20003e04:	4552      	cmp	r2, sl
20003e06:	eb73 030b 	sbcs.w	r3, r3, fp
20003e0a:	d3e7      	bcc.n	20003ddc <_vfprintf_r+0xf24>
20003e0c:	463b      	mov	r3, r7
20003e0e:	4647      	mov	r7, r8
20003e10:	46a0      	mov	r8, r4
20003e12:	461c      	mov	r4, r3
20003e14:	f108 30ff 	add.w	r0, r8, #4294967295
20003e18:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003e1c:	9013      	str	r0, [sp, #76]	; 0x4c
20003e1e:	f808 ac01 	strb.w	sl, [r8, #-1]
20003e22:	9918      	ldr	r1, [sp, #96]	; 0x60
20003e24:	1a09      	subs	r1, r1, r0
20003e26:	9110      	str	r1, [sp, #64]	; 0x40
20003e28:	f7ff ba0d 	b.w	20003246 <_vfprintf_r+0x38e>
20003e2c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003e30:	4648      	mov	r0, r9
20003e32:	4631      	mov	r1, r6
20003e34:	320c      	adds	r2, #12
20003e36:	f7ff f831 	bl	20002e9c <__sprint_r>
20003e3a:	2800      	cmp	r0, #0
20003e3c:	f47f a95c 	bne.w	200030f8 <_vfprintf_r+0x240>
20003e40:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e44:	3404      	adds	r4, #4
20003e46:	f7ff ba68 	b.w	2000331a <_vfprintf_r+0x462>
20003e4a:	991a      	ldr	r1, [sp, #104]	; 0x68
20003e4c:	1e4f      	subs	r7, r1, #1
20003e4e:	2f00      	cmp	r7, #0
20003e50:	f77f aef1 	ble.w	20003c36 <_vfprintf_r+0xd7e>
20003e54:	2f10      	cmp	r7, #16
20003e56:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20003f1c <_vfprintf_r+0x1064>
20003e5a:	dd4e      	ble.n	20003efa <_vfprintf_r+0x1042>
20003e5c:	4643      	mov	r3, r8
20003e5e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003e62:	46a8      	mov	r8, r5
20003e64:	f04f 0a10 	mov.w	sl, #16
20003e68:	f10b 0b0c 	add.w	fp, fp, #12
20003e6c:	461d      	mov	r5, r3
20003e6e:	e002      	b.n	20003e76 <_vfprintf_r+0xfbe>
20003e70:	3f10      	subs	r7, #16
20003e72:	2f10      	cmp	r7, #16
20003e74:	dd3e      	ble.n	20003ef4 <_vfprintf_r+0x103c>
20003e76:	f8c4 a004 	str.w	sl, [r4, #4]
20003e7a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003e7e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003e82:	3301      	adds	r3, #1
20003e84:	6025      	str	r5, [r4, #0]
20003e86:	3210      	adds	r2, #16
20003e88:	2b07      	cmp	r3, #7
20003e8a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003e8e:	f104 0408 	add.w	r4, r4, #8
20003e92:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e96:	ddeb      	ble.n	20003e70 <_vfprintf_r+0xfb8>
20003e98:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e9c:	4648      	mov	r0, r9
20003e9e:	4631      	mov	r1, r6
20003ea0:	465a      	mov	r2, fp
20003ea2:	3404      	adds	r4, #4
20003ea4:	f7fe fffa 	bl	20002e9c <__sprint_r>
20003ea8:	2800      	cmp	r0, #0
20003eaa:	d0e1      	beq.n	20003e70 <_vfprintf_r+0xfb8>
20003eac:	f7ff b924 	b.w	200030f8 <_vfprintf_r+0x240>
20003eb0:	9816      	ldr	r0, [sp, #88]	; 0x58
20003eb2:	2130      	movs	r1, #48	; 0x30
20003eb4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003eb8:	2201      	movs	r2, #1
20003eba:	2302      	movs	r3, #2
20003ebc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003ec0:	f04c 0c02 	orr.w	ip, ip, #2
20003ec4:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003ec8:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003ecc:	f7ff b986 	b.w	200031dc <_vfprintf_r+0x324>
20003ed0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003ed2:	1d01      	adds	r1, r0, #4
20003ed4:	6803      	ldr	r3, [r0, #0]
20003ed6:	910b      	str	r1, [sp, #44]	; 0x2c
20003ed8:	469a      	mov	sl, r3
20003eda:	f04f 0b00 	mov.w	fp, #0
20003ede:	f7ff b973 	b.w	200031c8 <_vfprintf_r+0x310>
20003ee2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003ee4:	1d01      	adds	r1, r0, #4
20003ee6:	6803      	ldr	r3, [r0, #0]
20003ee8:	910b      	str	r1, [sp, #44]	; 0x2c
20003eea:	469a      	mov	sl, r3
20003eec:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003ef0:	f7ff bbad 	b.w	2000364e <_vfprintf_r+0x796>
20003ef4:	462b      	mov	r3, r5
20003ef6:	4645      	mov	r5, r8
20003ef8:	4698      	mov	r8, r3
20003efa:	6067      	str	r7, [r4, #4]
20003efc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003f00:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003f04:	3301      	adds	r3, #1
20003f06:	f8c4 8000 	str.w	r8, [r4]
20003f0a:	19d2      	adds	r2, r2, r7
20003f0c:	2b07      	cmp	r3, #7
20003f0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003f12:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f16:	f77f ae8d 	ble.w	20003c34 <_vfprintf_r+0xd7c>
20003f1a:	e6ad      	b.n	20003c78 <_vfprintf_r+0xdc0>
20003f1c:	20008c08 	.word	0x20008c08
20003f20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003f24:	4648      	mov	r0, r9
20003f26:	4631      	mov	r1, r6
20003f28:	320c      	adds	r2, #12
20003f2a:	f7fe ffb7 	bl	20002e9c <__sprint_r>
20003f2e:	2800      	cmp	r0, #0
20003f30:	f47f a8e2 	bne.w	200030f8 <_vfprintf_r+0x240>
20003f34:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f38:	3404      	adds	r4, #4
20003f3a:	e660      	b.n	20003bfe <_vfprintf_r+0xd46>
20003f3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003f40:	4648      	mov	r0, r9
20003f42:	4631      	mov	r1, r6
20003f44:	320c      	adds	r2, #12
20003f46:	f7fe ffa9 	bl	20002e9c <__sprint_r>
20003f4a:	2800      	cmp	r0, #0
20003f4c:	f47f a8d4 	bne.w	200030f8 <_vfprintf_r+0x240>
20003f50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f54:	3404      	adds	r4, #4
20003f56:	e640      	b.n	20003bda <_vfprintf_r+0xd22>
20003f58:	2830      	cmp	r0, #48	; 0x30
20003f5a:	f000 82ec 	beq.w	20004536 <_vfprintf_r+0x167e>
20003f5e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003f60:	2330      	movs	r3, #48	; 0x30
20003f62:	f800 3d01 	strb.w	r3, [r0, #-1]!
20003f66:	9918      	ldr	r1, [sp, #96]	; 0x60
20003f68:	9013      	str	r0, [sp, #76]	; 0x4c
20003f6a:	1a09      	subs	r1, r1, r0
20003f6c:	9110      	str	r1, [sp, #64]	; 0x40
20003f6e:	f7ff b96a 	b.w	20003246 <_vfprintf_r+0x38e>
20003f72:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003f76:	4648      	mov	r0, r9
20003f78:	4631      	mov	r1, r6
20003f7a:	320c      	adds	r2, #12
20003f7c:	f7fe ff8e 	bl	20002e9c <__sprint_r>
20003f80:	2800      	cmp	r0, #0
20003f82:	f47f a8b9 	bne.w	200030f8 <_vfprintf_r+0x240>
20003f86:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f8a:	3404      	adds	r4, #4
20003f8c:	f7ff b9f8 	b.w	20003380 <_vfprintf_r+0x4c8>
20003f90:	f1da 0a00 	rsbs	sl, sl, #0
20003f94:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003f98:	232d      	movs	r3, #45	; 0x2d
20003f9a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003f9e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003fa2:	bf0c      	ite	eq
20003fa4:	2200      	moveq	r2, #0
20003fa6:	2201      	movne	r2, #1
20003fa8:	2301      	movs	r3, #1
20003faa:	f7ff b91b 	b.w	200031e4 <_vfprintf_r+0x32c>
20003fae:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003fb0:	462b      	mov	r3, r5
20003fb2:	782a      	ldrb	r2, [r5, #0]
20003fb4:	910b      	str	r1, [sp, #44]	; 0x2c
20003fb6:	f7ff b82a 	b.w	2000300e <_vfprintf_r+0x156>
20003fba:	462a      	mov	r2, r5
20003fbc:	4645      	mov	r5, r8
20003fbe:	4690      	mov	r8, r2
20003fc0:	605f      	str	r7, [r3, #4]
20003fc2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003fc6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003fca:	3201      	adds	r2, #1
20003fcc:	f8c3 8000 	str.w	r8, [r3]
20003fd0:	19c9      	adds	r1, r1, r7
20003fd2:	2a07      	cmp	r2, #7
20003fd4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003fd8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003fdc:	f73f adce 	bgt.w	20003b7c <_vfprintf_r+0xcc4>
20003fe0:	3308      	adds	r3, #8
20003fe2:	f7ff ba30 	b.w	20003446 <_vfprintf_r+0x58e>
20003fe6:	980a      	ldr	r0, [sp, #40]	; 0x28
20003fe8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003fec:	f000 81ed 	beq.w	200043ca <_vfprintf_r+0x1512>
20003ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003ff2:	4613      	mov	r3, r2
20003ff4:	1d0a      	adds	r2, r1, #4
20003ff6:	920b      	str	r2, [sp, #44]	; 0x2c
20003ff8:	f8b1 a000 	ldrh.w	sl, [r1]
20003ffc:	f1ba 0200 	subs.w	r2, sl, #0
20004000:	bf18      	it	ne
20004002:	2201      	movne	r2, #1
20004004:	46d2      	mov	sl, sl
20004006:	f04f 0b00 	mov.w	fp, #0
2000400a:	f7ff b8e7 	b.w	200031dc <_vfprintf_r+0x324>
2000400e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004010:	f013 0f40 	tst.w	r3, #64	; 0x40
20004014:	f000 81cc 	beq.w	200043b0 <_vfprintf_r+0x14f8>
20004018:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000401a:	2301      	movs	r3, #1
2000401c:	1d01      	adds	r1, r0, #4
2000401e:	910b      	str	r1, [sp, #44]	; 0x2c
20004020:	f8b0 a000 	ldrh.w	sl, [r0]
20004024:	f1ba 0200 	subs.w	r2, sl, #0
20004028:	bf18      	it	ne
2000402a:	2201      	movne	r2, #1
2000402c:	46d2      	mov	sl, sl
2000402e:	f04f 0b00 	mov.w	fp, #0
20004032:	f7ff b8d3 	b.w	200031dc <_vfprintf_r+0x324>
20004036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004038:	f013 0f10 	tst.w	r3, #16
2000403c:	f000 81a4 	beq.w	20004388 <_vfprintf_r+0x14d0>
20004040:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004042:	9911      	ldr	r1, [sp, #68]	; 0x44
20004044:	f100 0a04 	add.w	sl, r0, #4
20004048:	6803      	ldr	r3, [r0, #0]
2000404a:	6019      	str	r1, [r3, #0]
2000404c:	f7fe bf9c 	b.w	20002f88 <_vfprintf_r+0xd0>
20004050:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004052:	1dc3      	adds	r3, r0, #7
20004054:	f023 0307 	bic.w	r3, r3, #7
20004058:	f103 0108 	add.w	r1, r3, #8
2000405c:	910b      	str	r1, [sp, #44]	; 0x2c
2000405e:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004062:	f8d3 a000 	ldr.w	sl, [r3]
20004066:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000406a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000406e:	f7ff bb11 	b.w	20003694 <_vfprintf_r+0x7dc>
20004072:	462a      	mov	r2, r5
20004074:	4645      	mov	r5, r8
20004076:	4690      	mov	r8, r2
20004078:	605c      	str	r4, [r3, #4]
2000407a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000407e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004082:	3201      	adds	r2, #1
20004084:	f8c3 8000 	str.w	r8, [r3]
20004088:	1909      	adds	r1, r1, r4
2000408a:	2a07      	cmp	r2, #7
2000408c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004090:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004094:	f300 82ea 	bgt.w	2000466c <_vfprintf_r+0x17b4>
20004098:	3308      	adds	r3, #8
2000409a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000409c:	f011 0f01 	tst.w	r1, #1
200040a0:	f43f a9d1 	beq.w	20003446 <_vfprintf_r+0x58e>
200040a4:	2201      	movs	r2, #1
200040a6:	605a      	str	r2, [r3, #4]
200040a8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200040ac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200040b0:	3201      	adds	r2, #1
200040b2:	981d      	ldr	r0, [sp, #116]	; 0x74
200040b4:	3101      	adds	r1, #1
200040b6:	2a07      	cmp	r2, #7
200040b8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200040bc:	6018      	str	r0, [r3, #0]
200040be:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200040c2:	f73f ad5b 	bgt.w	20003b7c <_vfprintf_r+0xcc4>
200040c6:	3308      	adds	r3, #8
200040c8:	f7ff b9bd 	b.w	20003446 <_vfprintf_r+0x58e>
200040cc:	232d      	movs	r3, #45	; 0x2d
200040ce:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200040d2:	f7ff baf2 	b.w	200036ba <_vfprintf_r+0x802>
200040d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200040da:	4648      	mov	r0, r9
200040dc:	4631      	mov	r1, r6
200040de:	320c      	adds	r2, #12
200040e0:	f7fe fedc 	bl	20002e9c <__sprint_r>
200040e4:	2800      	cmp	r0, #0
200040e6:	f47f a807 	bne.w	200030f8 <_vfprintf_r+0x240>
200040ea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200040ee:	3304      	adds	r3, #4
200040f0:	e456      	b.n	200039a0 <_vfprintf_r+0xae8>
200040f2:	2301      	movs	r3, #1
200040f4:	6063      	str	r3, [r4, #4]
200040f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200040fa:	f648 4358 	movw	r3, #35928	; 0x8c58
200040fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004102:	6023      	str	r3, [r4, #0]
20004104:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004108:	3201      	adds	r2, #1
2000410a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000410e:	3301      	adds	r3, #1
20004110:	2a07      	cmp	r2, #7
20004112:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004116:	bfd8      	it	le
20004118:	f104 0308 	addle.w	r3, r4, #8
2000411c:	f300 8187 	bgt.w	2000442e <_vfprintf_r+0x1576>
20004120:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004124:	b93a      	cbnz	r2, 20004136 <_vfprintf_r+0x127e>
20004126:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004128:	b92a      	cbnz	r2, 20004136 <_vfprintf_r+0x127e>
2000412a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000412e:	f01c 0f01 	tst.w	ip, #1
20004132:	f43f a988 	beq.w	20003446 <_vfprintf_r+0x58e>
20004136:	2201      	movs	r2, #1
20004138:	605a      	str	r2, [r3, #4]
2000413a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000413e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004142:	3201      	adds	r2, #1
20004144:	981d      	ldr	r0, [sp, #116]	; 0x74
20004146:	3101      	adds	r1, #1
20004148:	2a07      	cmp	r2, #7
2000414a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000414e:	6018      	str	r0, [r3, #0]
20004150:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004154:	f300 8179 	bgt.w	2000444a <_vfprintf_r+0x1592>
20004158:	3308      	adds	r3, #8
2000415a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000415e:	427f      	negs	r7, r7
20004160:	2f00      	cmp	r7, #0
20004162:	f340 81b3 	ble.w	200044cc <_vfprintf_r+0x1614>
20004166:	2f10      	cmp	r7, #16
20004168:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200047bc <_vfprintf_r+0x1904>
2000416c:	f340 81d2 	ble.w	20004514 <_vfprintf_r+0x165c>
20004170:	4642      	mov	r2, r8
20004172:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004176:	46a8      	mov	r8, r5
20004178:	2410      	movs	r4, #16
2000417a:	f10a 0a0c 	add.w	sl, sl, #12
2000417e:	4615      	mov	r5, r2
20004180:	e003      	b.n	2000418a <_vfprintf_r+0x12d2>
20004182:	3f10      	subs	r7, #16
20004184:	2f10      	cmp	r7, #16
20004186:	f340 81c2 	ble.w	2000450e <_vfprintf_r+0x1656>
2000418a:	605c      	str	r4, [r3, #4]
2000418c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004190:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004194:	3201      	adds	r2, #1
20004196:	601d      	str	r5, [r3, #0]
20004198:	3110      	adds	r1, #16
2000419a:	2a07      	cmp	r2, #7
2000419c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200041a0:	f103 0308 	add.w	r3, r3, #8
200041a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200041a8:	ddeb      	ble.n	20004182 <_vfprintf_r+0x12ca>
200041aa:	4648      	mov	r0, r9
200041ac:	4631      	mov	r1, r6
200041ae:	4652      	mov	r2, sl
200041b0:	f7fe fe74 	bl	20002e9c <__sprint_r>
200041b4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200041b8:	3304      	adds	r3, #4
200041ba:	2800      	cmp	r0, #0
200041bc:	d0e1      	beq.n	20004182 <_vfprintf_r+0x12ca>
200041be:	f7fe bf9b 	b.w	200030f8 <_vfprintf_r+0x240>
200041c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200041c4:	1c6b      	adds	r3, r5, #1
200041c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200041c8:	f042 0220 	orr.w	r2, r2, #32
200041cc:	920a      	str	r2, [sp, #40]	; 0x28
200041ce:	786a      	ldrb	r2, [r5, #1]
200041d0:	910b      	str	r1, [sp, #44]	; 0x2c
200041d2:	f7fe bf1c 	b.w	2000300e <_vfprintf_r+0x156>
200041d6:	4650      	mov	r0, sl
200041d8:	4641      	mov	r1, r8
200041da:	f003 fad7 	bl	2000778c <__isnand>
200041de:	2800      	cmp	r0, #0
200041e0:	f040 80ff 	bne.w	200043e2 <_vfprintf_r+0x152a>
200041e4:	f1b7 3fff 	cmp.w	r7, #4294967295
200041e8:	f000 8251 	beq.w	2000468e <_vfprintf_r+0x17d6>
200041ec:	9816      	ldr	r0, [sp, #88]	; 0x58
200041ee:	2867      	cmp	r0, #103	; 0x67
200041f0:	bf14      	ite	ne
200041f2:	2300      	movne	r3, #0
200041f4:	2301      	moveq	r3, #1
200041f6:	2847      	cmp	r0, #71	; 0x47
200041f8:	bf08      	it	eq
200041fa:	f043 0301 	orreq.w	r3, r3, #1
200041fe:	b113      	cbz	r3, 20004206 <_vfprintf_r+0x134e>
20004200:	2f00      	cmp	r7, #0
20004202:	bf08      	it	eq
20004204:	2701      	moveq	r7, #1
20004206:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000420a:	4643      	mov	r3, r8
2000420c:	4652      	mov	r2, sl
2000420e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004210:	e9c0 2300 	strd	r2, r3, [r0]
20004214:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004218:	f441 7180 	orr.w	r1, r1, #256	; 0x100
2000421c:	910a      	str	r1, [sp, #40]	; 0x28
2000421e:	2b00      	cmp	r3, #0
20004220:	f2c0 8264 	blt.w	200046ec <_vfprintf_r+0x1834>
20004224:	2100      	movs	r1, #0
20004226:	9117      	str	r1, [sp, #92]	; 0x5c
20004228:	9816      	ldr	r0, [sp, #88]	; 0x58
2000422a:	2866      	cmp	r0, #102	; 0x66
2000422c:	bf14      	ite	ne
2000422e:	2300      	movne	r3, #0
20004230:	2301      	moveq	r3, #1
20004232:	2846      	cmp	r0, #70	; 0x46
20004234:	bf08      	it	eq
20004236:	f043 0301 	orreq.w	r3, r3, #1
2000423a:	9310      	str	r3, [sp, #64]	; 0x40
2000423c:	2b00      	cmp	r3, #0
2000423e:	f000 81d1 	beq.w	200045e4 <_vfprintf_r+0x172c>
20004242:	46bc      	mov	ip, r7
20004244:	2303      	movs	r3, #3
20004246:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
2000424a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000424e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20004252:	4648      	mov	r0, r9
20004254:	9300      	str	r3, [sp, #0]
20004256:	9102      	str	r1, [sp, #8]
20004258:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
2000425c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004260:	310c      	adds	r1, #12
20004262:	f8cd c004 	str.w	ip, [sp, #4]
20004266:	9103      	str	r1, [sp, #12]
20004268:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
2000426c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004270:	9104      	str	r1, [sp, #16]
20004272:	f000 fbc5 	bl	20004a00 <_dtoa_r>
20004276:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004278:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000427c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20004280:	bf18      	it	ne
20004282:	2301      	movne	r3, #1
20004284:	2a47      	cmp	r2, #71	; 0x47
20004286:	bf0c      	ite	eq
20004288:	2300      	moveq	r3, #0
2000428a:	f003 0301 	andne.w	r3, r3, #1
2000428e:	9013      	str	r0, [sp, #76]	; 0x4c
20004290:	b933      	cbnz	r3, 200042a0 <_vfprintf_r+0x13e8>
20004292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004294:	f013 0f01 	tst.w	r3, #1
20004298:	bf08      	it	eq
2000429a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
2000429e:	d016      	beq.n	200042ce <_vfprintf_r+0x1416>
200042a0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200042a2:	9910      	ldr	r1, [sp, #64]	; 0x40
200042a4:	eb00 0b0c 	add.w	fp, r0, ip
200042a8:	b131      	cbz	r1, 200042b8 <_vfprintf_r+0x1400>
200042aa:	7803      	ldrb	r3, [r0, #0]
200042ac:	2b30      	cmp	r3, #48	; 0x30
200042ae:	f000 80da 	beq.w	20004466 <_vfprintf_r+0x15ae>
200042b2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200042b6:	449b      	add	fp, r3
200042b8:	4650      	mov	r0, sl
200042ba:	2200      	movs	r2, #0
200042bc:	2300      	movs	r3, #0
200042be:	4641      	mov	r1, r8
200042c0:	f004 f806 	bl	200082d0 <__aeabi_dcmpeq>
200042c4:	2800      	cmp	r0, #0
200042c6:	f000 81c2 	beq.w	2000464e <_vfprintf_r+0x1796>
200042ca:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200042ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
200042d0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200042d2:	2a67      	cmp	r2, #103	; 0x67
200042d4:	bf14      	ite	ne
200042d6:	2300      	movne	r3, #0
200042d8:	2301      	moveq	r3, #1
200042da:	2a47      	cmp	r2, #71	; 0x47
200042dc:	bf08      	it	eq
200042de:	f043 0301 	orreq.w	r3, r3, #1
200042e2:	ebc0 000b 	rsb	r0, r0, fp
200042e6:	901a      	str	r0, [sp, #104]	; 0x68
200042e8:	2b00      	cmp	r3, #0
200042ea:	f000 818a 	beq.w	20004602 <_vfprintf_r+0x174a>
200042ee:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200042f2:	f111 0f03 	cmn.w	r1, #3
200042f6:	9110      	str	r1, [sp, #64]	; 0x40
200042f8:	db02      	blt.n	20004300 <_vfprintf_r+0x1448>
200042fa:	428f      	cmp	r7, r1
200042fc:	f280 818c 	bge.w	20004618 <_vfprintf_r+0x1760>
20004300:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004302:	3a02      	subs	r2, #2
20004304:	9216      	str	r2, [sp, #88]	; 0x58
20004306:	9910      	ldr	r1, [sp, #64]	; 0x40
20004308:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000430a:	1e4b      	subs	r3, r1, #1
2000430c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004310:	2b00      	cmp	r3, #0
20004312:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20004316:	f2c0 8234 	blt.w	20004782 <_vfprintf_r+0x18ca>
2000431a:	222b      	movs	r2, #43	; 0x2b
2000431c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004320:	2b09      	cmp	r3, #9
20004322:	f300 81b6 	bgt.w	20004692 <_vfprintf_r+0x17da>
20004326:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000432a:	3330      	adds	r3, #48	; 0x30
2000432c:	3204      	adds	r2, #4
2000432e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20004332:	2330      	movs	r3, #48	; 0x30
20004334:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20004338:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000433c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000433e:	991a      	ldr	r1, [sp, #104]	; 0x68
20004340:	1ad3      	subs	r3, r2, r3
20004342:	1818      	adds	r0, r3, r0
20004344:	931c      	str	r3, [sp, #112]	; 0x70
20004346:	2901      	cmp	r1, #1
20004348:	9010      	str	r0, [sp, #64]	; 0x40
2000434a:	f340 8210 	ble.w	2000476e <_vfprintf_r+0x18b6>
2000434e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004350:	3001      	adds	r0, #1
20004352:	9010      	str	r0, [sp, #64]	; 0x40
20004354:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20004358:	910c      	str	r1, [sp, #48]	; 0x30
2000435a:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000435c:	2800      	cmp	r0, #0
2000435e:	f000 816e 	beq.w	2000463e <_vfprintf_r+0x1786>
20004362:	232d      	movs	r3, #45	; 0x2d
20004364:	2100      	movs	r1, #0
20004366:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000436a:	9117      	str	r1, [sp, #92]	; 0x5c
2000436c:	f7fe bf74 	b.w	20003258 <_vfprintf_r+0x3a0>
20004370:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004372:	f04f 0c00 	mov.w	ip, #0
20004376:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000437a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000437e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004382:	920c      	str	r2, [sp, #48]	; 0x30
20004384:	f7fe bf67 	b.w	20003256 <_vfprintf_r+0x39e>
20004388:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000438a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000438e:	bf17      	itett	ne
20004390:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20004392:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20004394:	9911      	ldrne	r1, [sp, #68]	; 0x44
20004396:	f100 0a04 	addne.w	sl, r0, #4
2000439a:	bf11      	iteee	ne
2000439c:	6803      	ldrne	r3, [r0, #0]
2000439e:	f102 0a04 	addeq.w	sl, r2, #4
200043a2:	6813      	ldreq	r3, [r2, #0]
200043a4:	9811      	ldreq	r0, [sp, #68]	; 0x44
200043a6:	bf14      	ite	ne
200043a8:	8019      	strhne	r1, [r3, #0]
200043aa:	6018      	streq	r0, [r3, #0]
200043ac:	f7fe bdec 	b.w	20002f88 <_vfprintf_r+0xd0>
200043b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200043b2:	1d13      	adds	r3, r2, #4
200043b4:	930b      	str	r3, [sp, #44]	; 0x2c
200043b6:	6811      	ldr	r1, [r2, #0]
200043b8:	2301      	movs	r3, #1
200043ba:	1e0a      	subs	r2, r1, #0
200043bc:	bf18      	it	ne
200043be:	2201      	movne	r2, #1
200043c0:	468a      	mov	sl, r1
200043c2:	f04f 0b00 	mov.w	fp, #0
200043c6:	f7fe bf09 	b.w	200031dc <_vfprintf_r+0x324>
200043ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
200043cc:	1d02      	adds	r2, r0, #4
200043ce:	920b      	str	r2, [sp, #44]	; 0x2c
200043d0:	6801      	ldr	r1, [r0, #0]
200043d2:	1e0a      	subs	r2, r1, #0
200043d4:	bf18      	it	ne
200043d6:	2201      	movne	r2, #1
200043d8:	468a      	mov	sl, r1
200043da:	f04f 0b00 	mov.w	fp, #0
200043de:	f7fe befd 	b.w	200031dc <_vfprintf_r+0x324>
200043e2:	f648 4238 	movw	r2, #35896	; 0x8c38
200043e6:	f648 4334 	movw	r3, #35892	; 0x8c34
200043ea:	9916      	ldr	r1, [sp, #88]	; 0x58
200043ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200043f4:	2003      	movs	r0, #3
200043f6:	2947      	cmp	r1, #71	; 0x47
200043f8:	bfd8      	it	le
200043fa:	461a      	movle	r2, r3
200043fc:	9213      	str	r2, [sp, #76]	; 0x4c
200043fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004400:	900c      	str	r0, [sp, #48]	; 0x30
20004402:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20004406:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000440a:	920a      	str	r2, [sp, #40]	; 0x28
2000440c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004410:	9010      	str	r0, [sp, #64]	; 0x40
20004412:	f7fe bf20 	b.w	20003256 <_vfprintf_r+0x39e>
20004416:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000441a:	4648      	mov	r0, r9
2000441c:	4631      	mov	r1, r6
2000441e:	320c      	adds	r2, #12
20004420:	f7fe fd3c 	bl	20002e9c <__sprint_r>
20004424:	2800      	cmp	r0, #0
20004426:	f47e ae67 	bne.w	200030f8 <_vfprintf_r+0x240>
2000442a:	f7fe be62 	b.w	200030f2 <_vfprintf_r+0x23a>
2000442e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004432:	4648      	mov	r0, r9
20004434:	4631      	mov	r1, r6
20004436:	320c      	adds	r2, #12
20004438:	f7fe fd30 	bl	20002e9c <__sprint_r>
2000443c:	2800      	cmp	r0, #0
2000443e:	f47e ae5b 	bne.w	200030f8 <_vfprintf_r+0x240>
20004442:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004446:	3304      	adds	r3, #4
20004448:	e66a      	b.n	20004120 <_vfprintf_r+0x1268>
2000444a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000444e:	4648      	mov	r0, r9
20004450:	4631      	mov	r1, r6
20004452:	320c      	adds	r2, #12
20004454:	f7fe fd22 	bl	20002e9c <__sprint_r>
20004458:	2800      	cmp	r0, #0
2000445a:	f47e ae4d 	bne.w	200030f8 <_vfprintf_r+0x240>
2000445e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004462:	3304      	adds	r3, #4
20004464:	e679      	b.n	2000415a <_vfprintf_r+0x12a2>
20004466:	4650      	mov	r0, sl
20004468:	2200      	movs	r2, #0
2000446a:	2300      	movs	r3, #0
2000446c:	4641      	mov	r1, r8
2000446e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004472:	f003 ff2d 	bl	200082d0 <__aeabi_dcmpeq>
20004476:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000447a:	2800      	cmp	r0, #0
2000447c:	f47f af19 	bne.w	200042b2 <_vfprintf_r+0x13fa>
20004480:	f1cc 0301 	rsb	r3, ip, #1
20004484:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004488:	e715      	b.n	200042b6 <_vfprintf_r+0x13fe>
2000448a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000448c:	4252      	negs	r2, r2
2000448e:	920f      	str	r2, [sp, #60]	; 0x3c
20004490:	f7ff b887 	b.w	200035a2 <_vfprintf_r+0x6ea>
20004494:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004498:	4648      	mov	r0, r9
2000449a:	4631      	mov	r1, r6
2000449c:	320c      	adds	r2, #12
2000449e:	f7fe fcfd 	bl	20002e9c <__sprint_r>
200044a2:	2800      	cmp	r0, #0
200044a4:	f47e ae28 	bne.w	200030f8 <_vfprintf_r+0x240>
200044a8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200044ac:	3304      	adds	r3, #4
200044ae:	f7ff ba93 	b.w	200039d8 <_vfprintf_r+0xb20>
200044b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200044b6:	4648      	mov	r0, r9
200044b8:	4631      	mov	r1, r6
200044ba:	320c      	adds	r2, #12
200044bc:	f7fe fcee 	bl	20002e9c <__sprint_r>
200044c0:	2800      	cmp	r0, #0
200044c2:	f47e ae19 	bne.w	200030f8 <_vfprintf_r+0x240>
200044c6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200044ca:	3304      	adds	r3, #4
200044cc:	991a      	ldr	r1, [sp, #104]	; 0x68
200044ce:	9813      	ldr	r0, [sp, #76]	; 0x4c
200044d0:	6059      	str	r1, [r3, #4]
200044d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200044d6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200044da:	6018      	str	r0, [r3, #0]
200044dc:	3201      	adds	r2, #1
200044de:	981a      	ldr	r0, [sp, #104]	; 0x68
200044e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200044e4:	1809      	adds	r1, r1, r0
200044e6:	2a07      	cmp	r2, #7
200044e8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200044ec:	f73f ab46 	bgt.w	20003b7c <_vfprintf_r+0xcc4>
200044f0:	3308      	adds	r3, #8
200044f2:	f7fe bfa8 	b.w	20003446 <_vfprintf_r+0x58e>
200044f6:	2100      	movs	r1, #0
200044f8:	9117      	str	r1, [sp, #92]	; 0x5c
200044fa:	f7fe fc9f 	bl	20002e3c <strlen>
200044fe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004502:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004506:	9010      	str	r0, [sp, #64]	; 0x40
20004508:	920c      	str	r2, [sp, #48]	; 0x30
2000450a:	f7fe bea4 	b.w	20003256 <_vfprintf_r+0x39e>
2000450e:	462a      	mov	r2, r5
20004510:	4645      	mov	r5, r8
20004512:	4690      	mov	r8, r2
20004514:	605f      	str	r7, [r3, #4]
20004516:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000451a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000451e:	3201      	adds	r2, #1
20004520:	f8c3 8000 	str.w	r8, [r3]
20004524:	19c9      	adds	r1, r1, r7
20004526:	2a07      	cmp	r2, #7
20004528:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000452c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004530:	dcbf      	bgt.n	200044b2 <_vfprintf_r+0x15fa>
20004532:	3308      	adds	r3, #8
20004534:	e7ca      	b.n	200044cc <_vfprintf_r+0x1614>
20004536:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004538:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000453a:	1a51      	subs	r1, r2, r1
2000453c:	9110      	str	r1, [sp, #64]	; 0x40
2000453e:	f7fe be82 	b.w	20003246 <_vfprintf_r+0x38e>
20004542:	4648      	mov	r0, r9
20004544:	4631      	mov	r1, r6
20004546:	f000 f949 	bl	200047dc <__swsetup_r>
2000454a:	2800      	cmp	r0, #0
2000454c:	f47e add8 	bne.w	20003100 <_vfprintf_r+0x248>
20004550:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004554:	fa1f f38c 	uxth.w	r3, ip
20004558:	f7fe bcf6 	b.w	20002f48 <_vfprintf_r+0x90>
2000455c:	2f06      	cmp	r7, #6
2000455e:	bf28      	it	cs
20004560:	2706      	movcs	r7, #6
20004562:	f648 4150 	movw	r1, #35920	; 0x8c50
20004566:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000456a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000456e:	9710      	str	r7, [sp, #64]	; 0x40
20004570:	9113      	str	r1, [sp, #76]	; 0x4c
20004572:	920c      	str	r2, [sp, #48]	; 0x30
20004574:	f7fe bfe8 	b.w	20003548 <_vfprintf_r+0x690>
20004578:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000457c:	4648      	mov	r0, r9
2000457e:	4631      	mov	r1, r6
20004580:	320c      	adds	r2, #12
20004582:	f7fe fc8b 	bl	20002e9c <__sprint_r>
20004586:	2800      	cmp	r0, #0
20004588:	f47e adb6 	bne.w	200030f8 <_vfprintf_r+0x240>
2000458c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004590:	3304      	adds	r3, #4
20004592:	f7ff bbc8 	b.w	20003d26 <_vfprintf_r+0xe6e>
20004596:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000459a:	4648      	mov	r0, r9
2000459c:	4631      	mov	r1, r6
2000459e:	320c      	adds	r2, #12
200045a0:	f7fe fc7c 	bl	20002e9c <__sprint_r>
200045a4:	2800      	cmp	r0, #0
200045a6:	f47e ada7 	bne.w	200030f8 <_vfprintf_r+0x240>
200045aa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200045ae:	3304      	adds	r3, #4
200045b0:	f7ff bace 	b.w	20003b50 <_vfprintf_r+0xc98>
200045b4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200045b8:	4648      	mov	r0, r9
200045ba:	4631      	mov	r1, r6
200045bc:	320c      	adds	r2, #12
200045be:	f7fe fc6d 	bl	20002e9c <__sprint_r>
200045c2:	2800      	cmp	r0, #0
200045c4:	f47e ad98 	bne.w	200030f8 <_vfprintf_r+0x240>
200045c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200045cc:	3404      	adds	r4, #4
200045ce:	f7ff baa9 	b.w	20003b24 <_vfprintf_r+0xc6c>
200045d2:	9710      	str	r7, [sp, #64]	; 0x40
200045d4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200045d8:	9017      	str	r0, [sp, #92]	; 0x5c
200045da:	970c      	str	r7, [sp, #48]	; 0x30
200045dc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200045e0:	f7fe be39 	b.w	20003256 <_vfprintf_r+0x39e>
200045e4:	9916      	ldr	r1, [sp, #88]	; 0x58
200045e6:	2965      	cmp	r1, #101	; 0x65
200045e8:	bf14      	ite	ne
200045ea:	2300      	movne	r3, #0
200045ec:	2301      	moveq	r3, #1
200045ee:	2945      	cmp	r1, #69	; 0x45
200045f0:	bf08      	it	eq
200045f2:	f043 0301 	orreq.w	r3, r3, #1
200045f6:	2b00      	cmp	r3, #0
200045f8:	d046      	beq.n	20004688 <_vfprintf_r+0x17d0>
200045fa:	f107 0c01 	add.w	ip, r7, #1
200045fe:	2302      	movs	r3, #2
20004600:	e621      	b.n	20004246 <_vfprintf_r+0x138e>
20004602:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004604:	2b65      	cmp	r3, #101	; 0x65
20004606:	dd76      	ble.n	200046f6 <_vfprintf_r+0x183e>
20004608:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000460a:	2a66      	cmp	r2, #102	; 0x66
2000460c:	bf1c      	itt	ne
2000460e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20004612:	9310      	strne	r3, [sp, #64]	; 0x40
20004614:	f000 8083 	beq.w	2000471e <_vfprintf_r+0x1866>
20004618:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000461a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000461c:	4283      	cmp	r3, r0
2000461e:	dc6e      	bgt.n	200046fe <_vfprintf_r+0x1846>
20004620:	990a      	ldr	r1, [sp, #40]	; 0x28
20004622:	f011 0f01 	tst.w	r1, #1
20004626:	f040 808e 	bne.w	20004746 <_vfprintf_r+0x188e>
2000462a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000462e:	2367      	movs	r3, #103	; 0x67
20004630:	920c      	str	r2, [sp, #48]	; 0x30
20004632:	9316      	str	r3, [sp, #88]	; 0x58
20004634:	e691      	b.n	2000435a <_vfprintf_r+0x14a2>
20004636:	2700      	movs	r7, #0
20004638:	461d      	mov	r5, r3
2000463a:	f7fe bce9 	b.w	20003010 <_vfprintf_r+0x158>
2000463e:	9910      	ldr	r1, [sp, #64]	; 0x40
20004640:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004644:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20004648:	910c      	str	r1, [sp, #48]	; 0x30
2000464a:	f7fe be04 	b.w	20003256 <_vfprintf_r+0x39e>
2000464e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20004652:	459b      	cmp	fp, r3
20004654:	bf98      	it	ls
20004656:	469b      	movls	fp, r3
20004658:	f67f ae39 	bls.w	200042ce <_vfprintf_r+0x1416>
2000465c:	2230      	movs	r2, #48	; 0x30
2000465e:	f803 2b01 	strb.w	r2, [r3], #1
20004662:	459b      	cmp	fp, r3
20004664:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20004668:	d8f9      	bhi.n	2000465e <_vfprintf_r+0x17a6>
2000466a:	e630      	b.n	200042ce <_vfprintf_r+0x1416>
2000466c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004670:	4648      	mov	r0, r9
20004672:	4631      	mov	r1, r6
20004674:	320c      	adds	r2, #12
20004676:	f7fe fc11 	bl	20002e9c <__sprint_r>
2000467a:	2800      	cmp	r0, #0
2000467c:	f47e ad3c 	bne.w	200030f8 <_vfprintf_r+0x240>
20004680:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004684:	3304      	adds	r3, #4
20004686:	e508      	b.n	2000409a <_vfprintf_r+0x11e2>
20004688:	46bc      	mov	ip, r7
2000468a:	3302      	adds	r3, #2
2000468c:	e5db      	b.n	20004246 <_vfprintf_r+0x138e>
2000468e:	3707      	adds	r7, #7
20004690:	e5b9      	b.n	20004206 <_vfprintf_r+0x134e>
20004692:	f246 6c67 	movw	ip, #26215	; 0x6667
20004696:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000469a:	3103      	adds	r1, #3
2000469c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200046a0:	fb8c 2003 	smull	r2, r0, ip, r3
200046a4:	17da      	asrs	r2, r3, #31
200046a6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200046aa:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200046ae:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200046b2:	4613      	mov	r3, r2
200046b4:	3030      	adds	r0, #48	; 0x30
200046b6:	2a09      	cmp	r2, #9
200046b8:	f801 0d01 	strb.w	r0, [r1, #-1]!
200046bc:	dcf0      	bgt.n	200046a0 <_vfprintf_r+0x17e8>
200046be:	3330      	adds	r3, #48	; 0x30
200046c0:	1e48      	subs	r0, r1, #1
200046c2:	b2da      	uxtb	r2, r3
200046c4:	f801 2c01 	strb.w	r2, [r1, #-1]
200046c8:	9b07      	ldr	r3, [sp, #28]
200046ca:	4283      	cmp	r3, r0
200046cc:	d96a      	bls.n	200047a4 <_vfprintf_r+0x18ec>
200046ce:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200046d2:	3303      	adds	r3, #3
200046d4:	e001      	b.n	200046da <_vfprintf_r+0x1822>
200046d6:	f811 2b01 	ldrb.w	r2, [r1], #1
200046da:	f803 2c01 	strb.w	r2, [r3, #-1]
200046de:	461a      	mov	r2, r3
200046e0:	f8dd c01c 	ldr.w	ip, [sp, #28]
200046e4:	3301      	adds	r3, #1
200046e6:	458c      	cmp	ip, r1
200046e8:	d8f5      	bhi.n	200046d6 <_vfprintf_r+0x181e>
200046ea:	e625      	b.n	20004338 <_vfprintf_r+0x1480>
200046ec:	222d      	movs	r2, #45	; 0x2d
200046ee:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200046f2:	9217      	str	r2, [sp, #92]	; 0x5c
200046f4:	e598      	b.n	20004228 <_vfprintf_r+0x1370>
200046f6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200046fa:	9010      	str	r0, [sp, #64]	; 0x40
200046fc:	e603      	b.n	20004306 <_vfprintf_r+0x144e>
200046fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004700:	991a      	ldr	r1, [sp, #104]	; 0x68
20004702:	2b00      	cmp	r3, #0
20004704:	bfda      	itte	le
20004706:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004708:	f1c0 0302 	rsble	r3, r0, #2
2000470c:	2301      	movgt	r3, #1
2000470e:	185b      	adds	r3, r3, r1
20004710:	2267      	movs	r2, #103	; 0x67
20004712:	9310      	str	r3, [sp, #64]	; 0x40
20004714:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004718:	9216      	str	r2, [sp, #88]	; 0x58
2000471a:	930c      	str	r3, [sp, #48]	; 0x30
2000471c:	e61d      	b.n	2000435a <_vfprintf_r+0x14a2>
2000471e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004722:	2800      	cmp	r0, #0
20004724:	9010      	str	r0, [sp, #64]	; 0x40
20004726:	dd31      	ble.n	2000478c <_vfprintf_r+0x18d4>
20004728:	b91f      	cbnz	r7, 20004732 <_vfprintf_r+0x187a>
2000472a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000472c:	f011 0f01 	tst.w	r1, #1
20004730:	d00e      	beq.n	20004750 <_vfprintf_r+0x1898>
20004732:	9810      	ldr	r0, [sp, #64]	; 0x40
20004734:	2166      	movs	r1, #102	; 0x66
20004736:	9116      	str	r1, [sp, #88]	; 0x58
20004738:	1c43      	adds	r3, r0, #1
2000473a:	19db      	adds	r3, r3, r7
2000473c:	9310      	str	r3, [sp, #64]	; 0x40
2000473e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20004742:	920c      	str	r2, [sp, #48]	; 0x30
20004744:	e609      	b.n	2000435a <_vfprintf_r+0x14a2>
20004746:	9810      	ldr	r0, [sp, #64]	; 0x40
20004748:	2167      	movs	r1, #103	; 0x67
2000474a:	9116      	str	r1, [sp, #88]	; 0x58
2000474c:	3001      	adds	r0, #1
2000474e:	9010      	str	r0, [sp, #64]	; 0x40
20004750:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004754:	920c      	str	r2, [sp, #48]	; 0x30
20004756:	e600      	b.n	2000435a <_vfprintf_r+0x14a2>
20004758:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000475a:	781a      	ldrb	r2, [r3, #0]
2000475c:	680f      	ldr	r7, [r1, #0]
2000475e:	3104      	adds	r1, #4
20004760:	910b      	str	r1, [sp, #44]	; 0x2c
20004762:	2f00      	cmp	r7, #0
20004764:	bfb8      	it	lt
20004766:	f04f 37ff 	movlt.w	r7, #4294967295
2000476a:	f7fe bc50 	b.w	2000300e <_vfprintf_r+0x156>
2000476e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004770:	f012 0f01 	tst.w	r2, #1
20004774:	bf04      	itt	eq
20004776:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000477a:	930c      	streq	r3, [sp, #48]	; 0x30
2000477c:	f43f aded 	beq.w	2000435a <_vfprintf_r+0x14a2>
20004780:	e5e5      	b.n	2000434e <_vfprintf_r+0x1496>
20004782:	222d      	movs	r2, #45	; 0x2d
20004784:	425b      	negs	r3, r3
20004786:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000478a:	e5c9      	b.n	20004320 <_vfprintf_r+0x1468>
2000478c:	b977      	cbnz	r7, 200047ac <_vfprintf_r+0x18f4>
2000478e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004790:	f013 0f01 	tst.w	r3, #1
20004794:	d10a      	bne.n	200047ac <_vfprintf_r+0x18f4>
20004796:	f04f 0c01 	mov.w	ip, #1
2000479a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000479e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200047a2:	e5da      	b.n	2000435a <_vfprintf_r+0x14a2>
200047a4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200047a8:	3202      	adds	r2, #2
200047aa:	e5c5      	b.n	20004338 <_vfprintf_r+0x1480>
200047ac:	3702      	adds	r7, #2
200047ae:	2166      	movs	r1, #102	; 0x66
200047b0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200047b4:	9710      	str	r7, [sp, #64]	; 0x40
200047b6:	9116      	str	r1, [sp, #88]	; 0x58
200047b8:	920c      	str	r2, [sp, #48]	; 0x30
200047ba:	e5ce      	b.n	2000435a <_vfprintf_r+0x14a2>
200047bc:	20008c08 	.word	0x20008c08

200047c0 <vfprintf>:
200047c0:	b410      	push	{r4}
200047c2:	f648 6480 	movw	r4, #36480	; 0x8e80
200047c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200047ca:	468c      	mov	ip, r1
200047cc:	4613      	mov	r3, r2
200047ce:	4601      	mov	r1, r0
200047d0:	4662      	mov	r2, ip
200047d2:	6820      	ldr	r0, [r4, #0]
200047d4:	bc10      	pop	{r4}
200047d6:	f7fe bb6f 	b.w	20002eb8 <_vfprintf_r>
200047da:	bf00      	nop

200047dc <__swsetup_r>:
200047dc:	b570      	push	{r4, r5, r6, lr}
200047de:	f648 6580 	movw	r5, #36480	; 0x8e80
200047e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200047e6:	4606      	mov	r6, r0
200047e8:	460c      	mov	r4, r1
200047ea:	6828      	ldr	r0, [r5, #0]
200047ec:	b110      	cbz	r0, 200047f4 <__swsetup_r+0x18>
200047ee:	6983      	ldr	r3, [r0, #24]
200047f0:	2b00      	cmp	r3, #0
200047f2:	d036      	beq.n	20004862 <__swsetup_r+0x86>
200047f4:	f648 436c 	movw	r3, #35948	; 0x8c6c
200047f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047fc:	429c      	cmp	r4, r3
200047fe:	d038      	beq.n	20004872 <__swsetup_r+0x96>
20004800:	f648 438c 	movw	r3, #35980	; 0x8c8c
20004804:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004808:	429c      	cmp	r4, r3
2000480a:	d041      	beq.n	20004890 <__swsetup_r+0xb4>
2000480c:	f648 43ac 	movw	r3, #36012	; 0x8cac
20004810:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004814:	429c      	cmp	r4, r3
20004816:	bf04      	itt	eq
20004818:	682b      	ldreq	r3, [r5, #0]
2000481a:	68dc      	ldreq	r4, [r3, #12]
2000481c:	89a2      	ldrh	r2, [r4, #12]
2000481e:	4611      	mov	r1, r2
20004820:	b293      	uxth	r3, r2
20004822:	f013 0f08 	tst.w	r3, #8
20004826:	4618      	mov	r0, r3
20004828:	bf18      	it	ne
2000482a:	6922      	ldrne	r2, [r4, #16]
2000482c:	d033      	beq.n	20004896 <__swsetup_r+0xba>
2000482e:	b31a      	cbz	r2, 20004878 <__swsetup_r+0x9c>
20004830:	f013 0101 	ands.w	r1, r3, #1
20004834:	d007      	beq.n	20004846 <__swsetup_r+0x6a>
20004836:	6963      	ldr	r3, [r4, #20]
20004838:	2100      	movs	r1, #0
2000483a:	60a1      	str	r1, [r4, #8]
2000483c:	425b      	negs	r3, r3
2000483e:	61a3      	str	r3, [r4, #24]
20004840:	b142      	cbz	r2, 20004854 <__swsetup_r+0x78>
20004842:	2000      	movs	r0, #0
20004844:	bd70      	pop	{r4, r5, r6, pc}
20004846:	f013 0f02 	tst.w	r3, #2
2000484a:	bf08      	it	eq
2000484c:	6961      	ldreq	r1, [r4, #20]
2000484e:	60a1      	str	r1, [r4, #8]
20004850:	2a00      	cmp	r2, #0
20004852:	d1f6      	bne.n	20004842 <__swsetup_r+0x66>
20004854:	89a3      	ldrh	r3, [r4, #12]
20004856:	f013 0f80 	tst.w	r3, #128	; 0x80
2000485a:	d0f2      	beq.n	20004842 <__swsetup_r+0x66>
2000485c:	f04f 30ff 	mov.w	r0, #4294967295
20004860:	bd70      	pop	{r4, r5, r6, pc}
20004862:	f001 f989 	bl	20005b78 <__sinit>
20004866:	f648 436c 	movw	r3, #35948	; 0x8c6c
2000486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000486e:	429c      	cmp	r4, r3
20004870:	d1c6      	bne.n	20004800 <__swsetup_r+0x24>
20004872:	682b      	ldr	r3, [r5, #0]
20004874:	685c      	ldr	r4, [r3, #4]
20004876:	e7d1      	b.n	2000481c <__swsetup_r+0x40>
20004878:	f403 7120 	and.w	r1, r3, #640	; 0x280
2000487c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004880:	d0d6      	beq.n	20004830 <__swsetup_r+0x54>
20004882:	4630      	mov	r0, r6
20004884:	4621      	mov	r1, r4
20004886:	f001 fcff 	bl	20006288 <__smakebuf_r>
2000488a:	89a3      	ldrh	r3, [r4, #12]
2000488c:	6922      	ldr	r2, [r4, #16]
2000488e:	e7cf      	b.n	20004830 <__swsetup_r+0x54>
20004890:	682b      	ldr	r3, [r5, #0]
20004892:	689c      	ldr	r4, [r3, #8]
20004894:	e7c2      	b.n	2000481c <__swsetup_r+0x40>
20004896:	f013 0f10 	tst.w	r3, #16
2000489a:	d0df      	beq.n	2000485c <__swsetup_r+0x80>
2000489c:	f013 0f04 	tst.w	r3, #4
200048a0:	bf08      	it	eq
200048a2:	6922      	ldreq	r2, [r4, #16]
200048a4:	d017      	beq.n	200048d6 <__swsetup_r+0xfa>
200048a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200048a8:	b151      	cbz	r1, 200048c0 <__swsetup_r+0xe4>
200048aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
200048ae:	4299      	cmp	r1, r3
200048b0:	d003      	beq.n	200048ba <__swsetup_r+0xde>
200048b2:	4630      	mov	r0, r6
200048b4:	f001 f9e4 	bl	20005c80 <_free_r>
200048b8:	89a2      	ldrh	r2, [r4, #12]
200048ba:	b290      	uxth	r0, r2
200048bc:	2300      	movs	r3, #0
200048be:	6363      	str	r3, [r4, #52]	; 0x34
200048c0:	6922      	ldr	r2, [r4, #16]
200048c2:	f64f 71db 	movw	r1, #65499	; 0xffdb
200048c6:	f2c0 0100 	movt	r1, #0
200048ca:	2300      	movs	r3, #0
200048cc:	ea00 0101 	and.w	r1, r0, r1
200048d0:	6063      	str	r3, [r4, #4]
200048d2:	81a1      	strh	r1, [r4, #12]
200048d4:	6022      	str	r2, [r4, #0]
200048d6:	f041 0308 	orr.w	r3, r1, #8
200048da:	81a3      	strh	r3, [r4, #12]
200048dc:	b29b      	uxth	r3, r3
200048de:	e7a6      	b.n	2000482e <__swsetup_r+0x52>

200048e0 <quorem>:
200048e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200048e4:	6903      	ldr	r3, [r0, #16]
200048e6:	690e      	ldr	r6, [r1, #16]
200048e8:	4682      	mov	sl, r0
200048ea:	4689      	mov	r9, r1
200048ec:	429e      	cmp	r6, r3
200048ee:	f300 8083 	bgt.w	200049f8 <quorem+0x118>
200048f2:	1cf2      	adds	r2, r6, #3
200048f4:	f101 0514 	add.w	r5, r1, #20
200048f8:	f100 0414 	add.w	r4, r0, #20
200048fc:	3e01      	subs	r6, #1
200048fe:	0092      	lsls	r2, r2, #2
20004900:	188b      	adds	r3, r1, r2
20004902:	1812      	adds	r2, r2, r0
20004904:	f103 0804 	add.w	r8, r3, #4
20004908:	6859      	ldr	r1, [r3, #4]
2000490a:	6850      	ldr	r0, [r2, #4]
2000490c:	3101      	adds	r1, #1
2000490e:	f003 f993 	bl	20007c38 <__aeabi_uidiv>
20004912:	4607      	mov	r7, r0
20004914:	2800      	cmp	r0, #0
20004916:	d039      	beq.n	2000498c <quorem+0xac>
20004918:	2300      	movs	r3, #0
2000491a:	469c      	mov	ip, r3
2000491c:	461a      	mov	r2, r3
2000491e:	58e9      	ldr	r1, [r5, r3]
20004920:	58e0      	ldr	r0, [r4, r3]
20004922:	fa1f fe81 	uxth.w	lr, r1
20004926:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000492a:	b281      	uxth	r1, r0
2000492c:	fb0e ce07 	mla	lr, lr, r7, ip
20004930:	1851      	adds	r1, r2, r1
20004932:	fb0b fc07 	mul.w	ip, fp, r7
20004936:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000493a:	fa1f fe8e 	uxth.w	lr, lr
2000493e:	ebce 0101 	rsb	r1, lr, r1
20004942:	fa1f f28c 	uxth.w	r2, ip
20004946:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000494a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000494e:	fa1f fe81 	uxth.w	lr, r1
20004952:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004956:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000495a:	50e1      	str	r1, [r4, r3]
2000495c:	3304      	adds	r3, #4
2000495e:	1412      	asrs	r2, r2, #16
20004960:	1959      	adds	r1, r3, r5
20004962:	4588      	cmp	r8, r1
20004964:	d2db      	bcs.n	2000491e <quorem+0x3e>
20004966:	1d32      	adds	r2, r6, #4
20004968:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000496c:	6859      	ldr	r1, [r3, #4]
2000496e:	b969      	cbnz	r1, 2000498c <quorem+0xac>
20004970:	429c      	cmp	r4, r3
20004972:	d209      	bcs.n	20004988 <quorem+0xa8>
20004974:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004978:	b112      	cbz	r2, 20004980 <quorem+0xa0>
2000497a:	e005      	b.n	20004988 <quorem+0xa8>
2000497c:	681a      	ldr	r2, [r3, #0]
2000497e:	b91a      	cbnz	r2, 20004988 <quorem+0xa8>
20004980:	3b04      	subs	r3, #4
20004982:	3e01      	subs	r6, #1
20004984:	429c      	cmp	r4, r3
20004986:	d3f9      	bcc.n	2000497c <quorem+0x9c>
20004988:	f8ca 6010 	str.w	r6, [sl, #16]
2000498c:	4649      	mov	r1, r9
2000498e:	4650      	mov	r0, sl
20004990:	f002 f8b6 	bl	20006b00 <__mcmp>
20004994:	2800      	cmp	r0, #0
20004996:	db2c      	blt.n	200049f2 <quorem+0x112>
20004998:	2300      	movs	r3, #0
2000499a:	3701      	adds	r7, #1
2000499c:	469c      	mov	ip, r3
2000499e:	58ea      	ldr	r2, [r5, r3]
200049a0:	58e0      	ldr	r0, [r4, r3]
200049a2:	b291      	uxth	r1, r2
200049a4:	0c12      	lsrs	r2, r2, #16
200049a6:	fa1f f980 	uxth.w	r9, r0
200049aa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200049ae:	ebc1 0109 	rsb	r1, r1, r9
200049b2:	4461      	add	r1, ip
200049b4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200049b8:	b289      	uxth	r1, r1
200049ba:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200049be:	50e1      	str	r1, [r4, r3]
200049c0:	3304      	adds	r3, #4
200049c2:	ea4f 4c22 	mov.w	ip, r2, asr #16
200049c6:	195a      	adds	r2, r3, r5
200049c8:	4590      	cmp	r8, r2
200049ca:	d2e8      	bcs.n	2000499e <quorem+0xbe>
200049cc:	1d32      	adds	r2, r6, #4
200049ce:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200049d2:	6859      	ldr	r1, [r3, #4]
200049d4:	b969      	cbnz	r1, 200049f2 <quorem+0x112>
200049d6:	429c      	cmp	r4, r3
200049d8:	d209      	bcs.n	200049ee <quorem+0x10e>
200049da:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200049de:	b112      	cbz	r2, 200049e6 <quorem+0x106>
200049e0:	e005      	b.n	200049ee <quorem+0x10e>
200049e2:	681a      	ldr	r2, [r3, #0]
200049e4:	b91a      	cbnz	r2, 200049ee <quorem+0x10e>
200049e6:	3b04      	subs	r3, #4
200049e8:	3e01      	subs	r6, #1
200049ea:	429c      	cmp	r4, r3
200049ec:	d3f9      	bcc.n	200049e2 <quorem+0x102>
200049ee:	f8ca 6010 	str.w	r6, [sl, #16]
200049f2:	4638      	mov	r0, r7
200049f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200049f8:	2000      	movs	r0, #0
200049fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200049fe:	bf00      	nop

20004a00 <_dtoa_r>:
20004a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004a04:	6a46      	ldr	r6, [r0, #36]	; 0x24
20004a06:	b0a1      	sub	sp, #132	; 0x84
20004a08:	4604      	mov	r4, r0
20004a0a:	4690      	mov	r8, r2
20004a0c:	4699      	mov	r9, r3
20004a0e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004a10:	2e00      	cmp	r6, #0
20004a12:	f000 8423 	beq.w	2000525c <_dtoa_r+0x85c>
20004a16:	6832      	ldr	r2, [r6, #0]
20004a18:	b182      	cbz	r2, 20004a3c <_dtoa_r+0x3c>
20004a1a:	6a61      	ldr	r1, [r4, #36]	; 0x24
20004a1c:	f04f 0c01 	mov.w	ip, #1
20004a20:	6876      	ldr	r6, [r6, #4]
20004a22:	4620      	mov	r0, r4
20004a24:	680b      	ldr	r3, [r1, #0]
20004a26:	6056      	str	r6, [r2, #4]
20004a28:	684a      	ldr	r2, [r1, #4]
20004a2a:	4619      	mov	r1, r3
20004a2c:	fa0c f202 	lsl.w	r2, ip, r2
20004a30:	609a      	str	r2, [r3, #8]
20004a32:	f002 f99f 	bl	20006d74 <_Bfree>
20004a36:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004a38:	2200      	movs	r2, #0
20004a3a:	601a      	str	r2, [r3, #0]
20004a3c:	f1b9 0600 	subs.w	r6, r9, #0
20004a40:	db38      	blt.n	20004ab4 <_dtoa_r+0xb4>
20004a42:	2300      	movs	r3, #0
20004a44:	602b      	str	r3, [r5, #0]
20004a46:	f240 0300 	movw	r3, #0
20004a4a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004a4e:	461a      	mov	r2, r3
20004a50:	ea06 0303 	and.w	r3, r6, r3
20004a54:	4293      	cmp	r3, r2
20004a56:	d017      	beq.n	20004a88 <_dtoa_r+0x88>
20004a58:	2200      	movs	r2, #0
20004a5a:	2300      	movs	r3, #0
20004a5c:	4640      	mov	r0, r8
20004a5e:	4649      	mov	r1, r9
20004a60:	e9cd 8906 	strd	r8, r9, [sp, #24]
20004a64:	f003 fc34 	bl	200082d0 <__aeabi_dcmpeq>
20004a68:	2800      	cmp	r0, #0
20004a6a:	d029      	beq.n	20004ac0 <_dtoa_r+0xc0>
20004a6c:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004a6e:	2301      	movs	r3, #1
20004a70:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004a72:	6003      	str	r3, [r0, #0]
20004a74:	2900      	cmp	r1, #0
20004a76:	f000 80d0 	beq.w	20004c1a <_dtoa_r+0x21a>
20004a7a:	4b79      	ldr	r3, [pc, #484]	; (20004c60 <_dtoa_r+0x260>)
20004a7c:	1e58      	subs	r0, r3, #1
20004a7e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004a80:	6013      	str	r3, [r2, #0]
20004a82:	b021      	add	sp, #132	; 0x84
20004a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004a88:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004a8a:	f242 730f 	movw	r3, #9999	; 0x270f
20004a8e:	6003      	str	r3, [r0, #0]
20004a90:	f1b8 0f00 	cmp.w	r8, #0
20004a94:	f000 8095 	beq.w	20004bc2 <_dtoa_r+0x1c2>
20004a98:	f648 4068 	movw	r0, #35944	; 0x8c68
20004a9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004aa0:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004aa2:	2900      	cmp	r1, #0
20004aa4:	d0ed      	beq.n	20004a82 <_dtoa_r+0x82>
20004aa6:	78c2      	ldrb	r2, [r0, #3]
20004aa8:	1cc3      	adds	r3, r0, #3
20004aaa:	2a00      	cmp	r2, #0
20004aac:	d0e7      	beq.n	20004a7e <_dtoa_r+0x7e>
20004aae:	f100 0308 	add.w	r3, r0, #8
20004ab2:	e7e4      	b.n	20004a7e <_dtoa_r+0x7e>
20004ab4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004ab8:	2301      	movs	r3, #1
20004aba:	46b1      	mov	r9, r6
20004abc:	602b      	str	r3, [r5, #0]
20004abe:	e7c2      	b.n	20004a46 <_dtoa_r+0x46>
20004ac0:	4620      	mov	r0, r4
20004ac2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004ac6:	a91e      	add	r1, sp, #120	; 0x78
20004ac8:	9100      	str	r1, [sp, #0]
20004aca:	a91f      	add	r1, sp, #124	; 0x7c
20004acc:	9101      	str	r1, [sp, #4]
20004ace:	f002 f9a3 	bl	20006e18 <__d2b>
20004ad2:	f3c6 550a 	ubfx	r5, r6, #20, #11
20004ad6:	4683      	mov	fp, r0
20004ad8:	2d00      	cmp	r5, #0
20004ada:	d07e      	beq.n	20004bda <_dtoa_r+0x1da>
20004adc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004ae0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20004ae4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004ae6:	3d07      	subs	r5, #7
20004ae8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20004aec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004af0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20004af4:	2300      	movs	r3, #0
20004af6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20004afa:	9319      	str	r3, [sp, #100]	; 0x64
20004afc:	f240 0300 	movw	r3, #0
20004b00:	2200      	movs	r2, #0
20004b02:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20004b06:	f003 f9d9 	bl	20007ebc <__aeabi_dsub>
20004b0a:	a34f      	add	r3, pc, #316	; (adr r3, 20004c48 <_dtoa_r+0x248>)
20004b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
20004b10:	f7fd fd92 	bl	20002638 <__aeabi_dmul>
20004b14:	a34e      	add	r3, pc, #312	; (adr r3, 20004c50 <_dtoa_r+0x250>)
20004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
20004b1a:	f003 f9d1 	bl	20007ec0 <__adddf3>
20004b1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004b22:	4628      	mov	r0, r5
20004b24:	f003 fb18 	bl	20008158 <__aeabi_i2d>
20004b28:	a34b      	add	r3, pc, #300	; (adr r3, 20004c58 <_dtoa_r+0x258>)
20004b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
20004b2e:	f7fd fd83 	bl	20002638 <__aeabi_dmul>
20004b32:	4602      	mov	r2, r0
20004b34:	460b      	mov	r3, r1
20004b36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004b3a:	f003 f9c1 	bl	20007ec0 <__adddf3>
20004b3e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004b42:	f003 fbf7 	bl	20008334 <__aeabi_d2iz>
20004b46:	2200      	movs	r2, #0
20004b48:	2300      	movs	r3, #0
20004b4a:	4606      	mov	r6, r0
20004b4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004b50:	f003 fbc8 	bl	200082e4 <__aeabi_dcmplt>
20004b54:	b140      	cbz	r0, 20004b68 <_dtoa_r+0x168>
20004b56:	4630      	mov	r0, r6
20004b58:	f003 fafe 	bl	20008158 <__aeabi_i2d>
20004b5c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20004b60:	f003 fbb6 	bl	200082d0 <__aeabi_dcmpeq>
20004b64:	b900      	cbnz	r0, 20004b68 <_dtoa_r+0x168>
20004b66:	3e01      	subs	r6, #1
20004b68:	2e16      	cmp	r6, #22
20004b6a:	d95b      	bls.n	20004c24 <_dtoa_r+0x224>
20004b6c:	2301      	movs	r3, #1
20004b6e:	9318      	str	r3, [sp, #96]	; 0x60
20004b70:	3f01      	subs	r7, #1
20004b72:	ebb7 0a05 	subs.w	sl, r7, r5
20004b76:	bf42      	ittt	mi
20004b78:	f1ca 0a00 	rsbmi	sl, sl, #0
20004b7c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004b80:	f04f 0a00 	movmi.w	sl, #0
20004b84:	d401      	bmi.n	20004b8a <_dtoa_r+0x18a>
20004b86:	2200      	movs	r2, #0
20004b88:	920f      	str	r2, [sp, #60]	; 0x3c
20004b8a:	2e00      	cmp	r6, #0
20004b8c:	f2c0 8371 	blt.w	20005272 <_dtoa_r+0x872>
20004b90:	44b2      	add	sl, r6
20004b92:	2300      	movs	r3, #0
20004b94:	9617      	str	r6, [sp, #92]	; 0x5c
20004b96:	9315      	str	r3, [sp, #84]	; 0x54
20004b98:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004b9a:	2b09      	cmp	r3, #9
20004b9c:	d862      	bhi.n	20004c64 <_dtoa_r+0x264>
20004b9e:	2b05      	cmp	r3, #5
20004ba0:	f340 8677 	ble.w	20005892 <_dtoa_r+0xe92>
20004ba4:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004ba6:	2700      	movs	r7, #0
20004ba8:	3804      	subs	r0, #4
20004baa:	902a      	str	r0, [sp, #168]	; 0xa8
20004bac:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004bae:	1e8b      	subs	r3, r1, #2
20004bb0:	2b03      	cmp	r3, #3
20004bb2:	f200 83dd 	bhi.w	20005370 <_dtoa_r+0x970>
20004bb6:	e8df f013 	tbh	[pc, r3, lsl #1]
20004bba:	03a5      	.short	0x03a5
20004bbc:	03d503d8 	.word	0x03d503d8
20004bc0:	03c4      	.short	0x03c4
20004bc2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20004bc6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20004bca:	2e00      	cmp	r6, #0
20004bcc:	f47f af64 	bne.w	20004a98 <_dtoa_r+0x98>
20004bd0:	f648 405c 	movw	r0, #35932	; 0x8c5c
20004bd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004bd8:	e762      	b.n	20004aa0 <_dtoa_r+0xa0>
20004bda:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004bdc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004bde:	18fb      	adds	r3, r7, r3
20004be0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004be4:	1c9d      	adds	r5, r3, #2
20004be6:	2d20      	cmp	r5, #32
20004be8:	bfdc      	itt	le
20004bea:	f1c5 0020 	rsble	r0, r5, #32
20004bee:	fa08 f000 	lslle.w	r0, r8, r0
20004bf2:	dd08      	ble.n	20004c06 <_dtoa_r+0x206>
20004bf4:	3b1e      	subs	r3, #30
20004bf6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20004bfa:	fa16 f202 	lsls.w	r2, r6, r2
20004bfe:	fa28 f303 	lsr.w	r3, r8, r3
20004c02:	ea42 0003 	orr.w	r0, r2, r3
20004c06:	f003 fa97 	bl	20008138 <__aeabi_ui2d>
20004c0a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20004c0e:	2201      	movs	r2, #1
20004c10:	3d03      	subs	r5, #3
20004c12:	9219      	str	r2, [sp, #100]	; 0x64
20004c14:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20004c18:	e770      	b.n	20004afc <_dtoa_r+0xfc>
20004c1a:	f648 4058 	movw	r0, #35928	; 0x8c58
20004c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004c22:	e72e      	b.n	20004a82 <_dtoa_r+0x82>
20004c24:	f648 5310 	movw	r3, #36112	; 0x8d10
20004c28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c30:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004c34:	e9d3 2300 	ldrd	r2, r3, [r3]
20004c38:	f003 fb54 	bl	200082e4 <__aeabi_dcmplt>
20004c3c:	2800      	cmp	r0, #0
20004c3e:	f040 8320 	bne.w	20005282 <_dtoa_r+0x882>
20004c42:	9018      	str	r0, [sp, #96]	; 0x60
20004c44:	e794      	b.n	20004b70 <_dtoa_r+0x170>
20004c46:	bf00      	nop
20004c48:	636f4361 	.word	0x636f4361
20004c4c:	3fd287a7 	.word	0x3fd287a7
20004c50:	8b60c8b3 	.word	0x8b60c8b3
20004c54:	3fc68a28 	.word	0x3fc68a28
20004c58:	509f79fb 	.word	0x509f79fb
20004c5c:	3fd34413 	.word	0x3fd34413
20004c60:	20008c59 	.word	0x20008c59
20004c64:	2300      	movs	r3, #0
20004c66:	f04f 30ff 	mov.w	r0, #4294967295
20004c6a:	461f      	mov	r7, r3
20004c6c:	2101      	movs	r1, #1
20004c6e:	932a      	str	r3, [sp, #168]	; 0xa8
20004c70:	9011      	str	r0, [sp, #68]	; 0x44
20004c72:	9116      	str	r1, [sp, #88]	; 0x58
20004c74:	9008      	str	r0, [sp, #32]
20004c76:	932b      	str	r3, [sp, #172]	; 0xac
20004c78:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004c7a:	2300      	movs	r3, #0
20004c7c:	606b      	str	r3, [r5, #4]
20004c7e:	4620      	mov	r0, r4
20004c80:	6869      	ldr	r1, [r5, #4]
20004c82:	f002 f893 	bl	20006dac <_Balloc>
20004c86:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004c88:	6028      	str	r0, [r5, #0]
20004c8a:	681b      	ldr	r3, [r3, #0]
20004c8c:	9310      	str	r3, [sp, #64]	; 0x40
20004c8e:	2f00      	cmp	r7, #0
20004c90:	f000 815b 	beq.w	20004f4a <_dtoa_r+0x54a>
20004c94:	2e00      	cmp	r6, #0
20004c96:	f340 842a 	ble.w	200054ee <_dtoa_r+0xaee>
20004c9a:	f648 5310 	movw	r3, #36112	; 0x8d10
20004c9e:	f006 020f 	and.w	r2, r6, #15
20004ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ca6:	1135      	asrs	r5, r6, #4
20004ca8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004cac:	f015 0f10 	tst.w	r5, #16
20004cb0:	e9d3 0100 	ldrd	r0, r1, [r3]
20004cb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004cb8:	f000 82e7 	beq.w	2000528a <_dtoa_r+0x88a>
20004cbc:	f648 53e8 	movw	r3, #36328	; 0x8de8
20004cc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cc8:	f005 050f 	and.w	r5, r5, #15
20004ccc:	f04f 0803 	mov.w	r8, #3
20004cd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004cd4:	f7fd fdda 	bl	2000288c <__aeabi_ddiv>
20004cd8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004cdc:	b1bd      	cbz	r5, 20004d0e <_dtoa_r+0x30e>
20004cde:	f648 57e8 	movw	r7, #36328	; 0x8de8
20004ce2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004ce6:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004cea:	f015 0f01 	tst.w	r5, #1
20004cee:	4610      	mov	r0, r2
20004cf0:	4619      	mov	r1, r3
20004cf2:	d007      	beq.n	20004d04 <_dtoa_r+0x304>
20004cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
20004cf8:	f108 0801 	add.w	r8, r8, #1
20004cfc:	f7fd fc9c 	bl	20002638 <__aeabi_dmul>
20004d00:	4602      	mov	r2, r0
20004d02:	460b      	mov	r3, r1
20004d04:	3708      	adds	r7, #8
20004d06:	106d      	asrs	r5, r5, #1
20004d08:	d1ef      	bne.n	20004cea <_dtoa_r+0x2ea>
20004d0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004d0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004d12:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004d16:	f7fd fdb9 	bl	2000288c <__aeabi_ddiv>
20004d1a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004d1e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004d20:	2900      	cmp	r1, #0
20004d22:	f000 80de 	beq.w	20004ee2 <_dtoa_r+0x4e2>
20004d26:	f240 0300 	movw	r3, #0
20004d2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d2e:	2200      	movs	r2, #0
20004d30:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004d34:	f04f 0500 	mov.w	r5, #0
20004d38:	f003 fad4 	bl	200082e4 <__aeabi_dcmplt>
20004d3c:	b108      	cbz	r0, 20004d42 <_dtoa_r+0x342>
20004d3e:	f04f 0501 	mov.w	r5, #1
20004d42:	9a08      	ldr	r2, [sp, #32]
20004d44:	2a00      	cmp	r2, #0
20004d46:	bfd4      	ite	le
20004d48:	2500      	movle	r5, #0
20004d4a:	f005 0501 	andgt.w	r5, r5, #1
20004d4e:	2d00      	cmp	r5, #0
20004d50:	f000 80c7 	beq.w	20004ee2 <_dtoa_r+0x4e2>
20004d54:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004d56:	2b00      	cmp	r3, #0
20004d58:	f340 80f5 	ble.w	20004f46 <_dtoa_r+0x546>
20004d5c:	f240 0300 	movw	r3, #0
20004d60:	2200      	movs	r2, #0
20004d62:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d6a:	f7fd fc65 	bl	20002638 <__aeabi_dmul>
20004d6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004d72:	f108 0001 	add.w	r0, r8, #1
20004d76:	1e71      	subs	r1, r6, #1
20004d78:	9112      	str	r1, [sp, #72]	; 0x48
20004d7a:	f003 f9ed 	bl	20008158 <__aeabi_i2d>
20004d7e:	4602      	mov	r2, r0
20004d80:	460b      	mov	r3, r1
20004d82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d86:	f7fd fc57 	bl	20002638 <__aeabi_dmul>
20004d8a:	f240 0300 	movw	r3, #0
20004d8e:	2200      	movs	r2, #0
20004d90:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004d94:	f003 f894 	bl	20007ec0 <__adddf3>
20004d98:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004d9c:	4680      	mov	r8, r0
20004d9e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20004da2:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004da4:	2b00      	cmp	r3, #0
20004da6:	f000 83ad 	beq.w	20005504 <_dtoa_r+0xb04>
20004daa:	f648 5310 	movw	r3, #36112	; 0x8d10
20004dae:	f240 0100 	movw	r1, #0
20004db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004db6:	2000      	movs	r0, #0
20004db8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004dbc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004dc0:	f8cd c00c 	str.w	ip, [sp, #12]
20004dc4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004dc8:	f7fd fd60 	bl	2000288c <__aeabi_ddiv>
20004dcc:	4642      	mov	r2, r8
20004dce:	464b      	mov	r3, r9
20004dd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004dd2:	f003 f873 	bl	20007ebc <__aeabi_dsub>
20004dd6:	4680      	mov	r8, r0
20004dd8:	4689      	mov	r9, r1
20004dda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004dde:	f003 faa9 	bl	20008334 <__aeabi_d2iz>
20004de2:	4607      	mov	r7, r0
20004de4:	f003 f9b8 	bl	20008158 <__aeabi_i2d>
20004de8:	4602      	mov	r2, r0
20004dea:	460b      	mov	r3, r1
20004dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004df0:	f003 f864 	bl	20007ebc <__aeabi_dsub>
20004df4:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004df8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004dfc:	4640      	mov	r0, r8
20004dfe:	f805 3b01 	strb.w	r3, [r5], #1
20004e02:	4649      	mov	r1, r9
20004e04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004e08:	f003 fa8a 	bl	20008320 <__aeabi_dcmpgt>
20004e0c:	2800      	cmp	r0, #0
20004e0e:	f040 8213 	bne.w	20005238 <_dtoa_r+0x838>
20004e12:	f240 0100 	movw	r1, #0
20004e16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004e1a:	2000      	movs	r0, #0
20004e1c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004e20:	f003 f84c 	bl	20007ebc <__aeabi_dsub>
20004e24:	4602      	mov	r2, r0
20004e26:	460b      	mov	r3, r1
20004e28:	4640      	mov	r0, r8
20004e2a:	4649      	mov	r1, r9
20004e2c:	f003 fa78 	bl	20008320 <__aeabi_dcmpgt>
20004e30:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004e34:	2800      	cmp	r0, #0
20004e36:	f040 83e7 	bne.w	20005608 <_dtoa_r+0xc08>
20004e3a:	f1bc 0f01 	cmp.w	ip, #1
20004e3e:	f340 8082 	ble.w	20004f46 <_dtoa_r+0x546>
20004e42:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004e46:	2701      	movs	r7, #1
20004e48:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20004e4c:	961d      	str	r6, [sp, #116]	; 0x74
20004e4e:	4666      	mov	r6, ip
20004e50:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004e54:	940c      	str	r4, [sp, #48]	; 0x30
20004e56:	e010      	b.n	20004e7a <_dtoa_r+0x47a>
20004e58:	f240 0100 	movw	r1, #0
20004e5c:	2000      	movs	r0, #0
20004e5e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004e62:	f003 f82b 	bl	20007ebc <__aeabi_dsub>
20004e66:	4642      	mov	r2, r8
20004e68:	464b      	mov	r3, r9
20004e6a:	f003 fa3b 	bl	200082e4 <__aeabi_dcmplt>
20004e6e:	2800      	cmp	r0, #0
20004e70:	f040 83c7 	bne.w	20005602 <_dtoa_r+0xc02>
20004e74:	42b7      	cmp	r7, r6
20004e76:	f280 848b 	bge.w	20005790 <_dtoa_r+0xd90>
20004e7a:	f240 0300 	movw	r3, #0
20004e7e:	4640      	mov	r0, r8
20004e80:	4649      	mov	r1, r9
20004e82:	2200      	movs	r2, #0
20004e84:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004e88:	3501      	adds	r5, #1
20004e8a:	f7fd fbd5 	bl	20002638 <__aeabi_dmul>
20004e8e:	f240 0300 	movw	r3, #0
20004e92:	2200      	movs	r2, #0
20004e94:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004e98:	4680      	mov	r8, r0
20004e9a:	4689      	mov	r9, r1
20004e9c:	4650      	mov	r0, sl
20004e9e:	4659      	mov	r1, fp
20004ea0:	f7fd fbca 	bl	20002638 <__aeabi_dmul>
20004ea4:	468b      	mov	fp, r1
20004ea6:	4682      	mov	sl, r0
20004ea8:	f003 fa44 	bl	20008334 <__aeabi_d2iz>
20004eac:	4604      	mov	r4, r0
20004eae:	f003 f953 	bl	20008158 <__aeabi_i2d>
20004eb2:	3430      	adds	r4, #48	; 0x30
20004eb4:	4602      	mov	r2, r0
20004eb6:	460b      	mov	r3, r1
20004eb8:	4650      	mov	r0, sl
20004eba:	4659      	mov	r1, fp
20004ebc:	f002 fffe 	bl	20007ebc <__aeabi_dsub>
20004ec0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004ec2:	464b      	mov	r3, r9
20004ec4:	55d4      	strb	r4, [r2, r7]
20004ec6:	4642      	mov	r2, r8
20004ec8:	3701      	adds	r7, #1
20004eca:	4682      	mov	sl, r0
20004ecc:	468b      	mov	fp, r1
20004ece:	f003 fa09 	bl	200082e4 <__aeabi_dcmplt>
20004ed2:	4652      	mov	r2, sl
20004ed4:	465b      	mov	r3, fp
20004ed6:	2800      	cmp	r0, #0
20004ed8:	d0be      	beq.n	20004e58 <_dtoa_r+0x458>
20004eda:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004ede:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004ee0:	e1aa      	b.n	20005238 <_dtoa_r+0x838>
20004ee2:	4640      	mov	r0, r8
20004ee4:	f003 f938 	bl	20008158 <__aeabi_i2d>
20004ee8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004eec:	f7fd fba4 	bl	20002638 <__aeabi_dmul>
20004ef0:	f240 0300 	movw	r3, #0
20004ef4:	2200      	movs	r2, #0
20004ef6:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004efa:	f002 ffe1 	bl	20007ec0 <__adddf3>
20004efe:	9a08      	ldr	r2, [sp, #32]
20004f00:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004f04:	4680      	mov	r8, r0
20004f06:	46a9      	mov	r9, r5
20004f08:	2a00      	cmp	r2, #0
20004f0a:	f040 82ec 	bne.w	200054e6 <_dtoa_r+0xae6>
20004f0e:	f240 0300 	movw	r3, #0
20004f12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004f16:	2200      	movs	r2, #0
20004f18:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004f1c:	f002 ffce 	bl	20007ebc <__aeabi_dsub>
20004f20:	4642      	mov	r2, r8
20004f22:	462b      	mov	r3, r5
20004f24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004f28:	f003 f9fa 	bl	20008320 <__aeabi_dcmpgt>
20004f2c:	2800      	cmp	r0, #0
20004f2e:	f040 824a 	bne.w	200053c6 <_dtoa_r+0x9c6>
20004f32:	4642      	mov	r2, r8
20004f34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004f38:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004f3c:	f003 f9d2 	bl	200082e4 <__aeabi_dcmplt>
20004f40:	2800      	cmp	r0, #0
20004f42:	f040 81d5 	bne.w	200052f0 <_dtoa_r+0x8f0>
20004f46:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004f4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004f4c:	ea6f 0703 	mvn.w	r7, r3
20004f50:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004f54:	2e0e      	cmp	r6, #14
20004f56:	bfcc      	ite	gt
20004f58:	2700      	movgt	r7, #0
20004f5a:	f007 0701 	andle.w	r7, r7, #1
20004f5e:	2f00      	cmp	r7, #0
20004f60:	f000 80b7 	beq.w	200050d2 <_dtoa_r+0x6d2>
20004f64:	982b      	ldr	r0, [sp, #172]	; 0xac
20004f66:	f648 5310 	movw	r3, #36112	; 0x8d10
20004f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f6e:	9908      	ldr	r1, [sp, #32]
20004f70:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004f74:	0fc2      	lsrs	r2, r0, #31
20004f76:	2900      	cmp	r1, #0
20004f78:	bfcc      	ite	gt
20004f7a:	2200      	movgt	r2, #0
20004f7c:	f002 0201 	andle.w	r2, r2, #1
20004f80:	e9d3 0100 	ldrd	r0, r1, [r3]
20004f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004f88:	2a00      	cmp	r2, #0
20004f8a:	f040 81a0 	bne.w	200052ce <_dtoa_r+0x8ce>
20004f8e:	4602      	mov	r2, r0
20004f90:	460b      	mov	r3, r1
20004f92:	4640      	mov	r0, r8
20004f94:	4649      	mov	r1, r9
20004f96:	f7fd fc79 	bl	2000288c <__aeabi_ddiv>
20004f9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004f9c:	f003 f9ca 	bl	20008334 <__aeabi_d2iz>
20004fa0:	4682      	mov	sl, r0
20004fa2:	f003 f8d9 	bl	20008158 <__aeabi_i2d>
20004fa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004faa:	f7fd fb45 	bl	20002638 <__aeabi_dmul>
20004fae:	4602      	mov	r2, r0
20004fb0:	460b      	mov	r3, r1
20004fb2:	4640      	mov	r0, r8
20004fb4:	4649      	mov	r1, r9
20004fb6:	f002 ff81 	bl	20007ebc <__aeabi_dsub>
20004fba:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004fbe:	f805 3b01 	strb.w	r3, [r5], #1
20004fc2:	9a08      	ldr	r2, [sp, #32]
20004fc4:	2a01      	cmp	r2, #1
20004fc6:	4680      	mov	r8, r0
20004fc8:	4689      	mov	r9, r1
20004fca:	d052      	beq.n	20005072 <_dtoa_r+0x672>
20004fcc:	f240 0300 	movw	r3, #0
20004fd0:	2200      	movs	r2, #0
20004fd2:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004fd6:	f7fd fb2f 	bl	20002638 <__aeabi_dmul>
20004fda:	2200      	movs	r2, #0
20004fdc:	2300      	movs	r3, #0
20004fde:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004fe2:	f003 f975 	bl	200082d0 <__aeabi_dcmpeq>
20004fe6:	2800      	cmp	r0, #0
20004fe8:	f040 81eb 	bne.w	200053c2 <_dtoa_r+0x9c2>
20004fec:	9810      	ldr	r0, [sp, #64]	; 0x40
20004fee:	f04f 0801 	mov.w	r8, #1
20004ff2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004ff6:	46a3      	mov	fp, r4
20004ff8:	1c87      	adds	r7, r0, #2
20004ffa:	960f      	str	r6, [sp, #60]	; 0x3c
20004ffc:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005000:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005004:	e00a      	b.n	2000501c <_dtoa_r+0x61c>
20005006:	f7fd fb17 	bl	20002638 <__aeabi_dmul>
2000500a:	2200      	movs	r2, #0
2000500c:	2300      	movs	r3, #0
2000500e:	4604      	mov	r4, r0
20005010:	460d      	mov	r5, r1
20005012:	f003 f95d 	bl	200082d0 <__aeabi_dcmpeq>
20005016:	2800      	cmp	r0, #0
20005018:	f040 81ce 	bne.w	200053b8 <_dtoa_r+0x9b8>
2000501c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005020:	4620      	mov	r0, r4
20005022:	4629      	mov	r1, r5
20005024:	f108 0801 	add.w	r8, r8, #1
20005028:	f7fd fc30 	bl	2000288c <__aeabi_ddiv>
2000502c:	463e      	mov	r6, r7
2000502e:	f003 f981 	bl	20008334 <__aeabi_d2iz>
20005032:	4682      	mov	sl, r0
20005034:	f003 f890 	bl	20008158 <__aeabi_i2d>
20005038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000503c:	f7fd fafc 	bl	20002638 <__aeabi_dmul>
20005040:	4602      	mov	r2, r0
20005042:	460b      	mov	r3, r1
20005044:	4620      	mov	r0, r4
20005046:	4629      	mov	r1, r5
20005048:	f002 ff38 	bl	20007ebc <__aeabi_dsub>
2000504c:	2200      	movs	r2, #0
2000504e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005052:	f807 cc01 	strb.w	ip, [r7, #-1]
20005056:	3701      	adds	r7, #1
20005058:	45c1      	cmp	r9, r8
2000505a:	f240 0300 	movw	r3, #0
2000505e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005062:	d1d0      	bne.n	20005006 <_dtoa_r+0x606>
20005064:	4635      	mov	r5, r6
20005066:	465c      	mov	r4, fp
20005068:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000506a:	4680      	mov	r8, r0
2000506c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005070:	4689      	mov	r9, r1
20005072:	4642      	mov	r2, r8
20005074:	464b      	mov	r3, r9
20005076:	4640      	mov	r0, r8
20005078:	4649      	mov	r1, r9
2000507a:	f002 ff21 	bl	20007ec0 <__adddf3>
2000507e:	4680      	mov	r8, r0
20005080:	4689      	mov	r9, r1
20005082:	4642      	mov	r2, r8
20005084:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005088:	464b      	mov	r3, r9
2000508a:	f003 f92b 	bl	200082e4 <__aeabi_dcmplt>
2000508e:	b960      	cbnz	r0, 200050aa <_dtoa_r+0x6aa>
20005090:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005094:	4642      	mov	r2, r8
20005096:	464b      	mov	r3, r9
20005098:	f003 f91a 	bl	200082d0 <__aeabi_dcmpeq>
2000509c:	2800      	cmp	r0, #0
2000509e:	f000 8190 	beq.w	200053c2 <_dtoa_r+0x9c2>
200050a2:	f01a 0f01 	tst.w	sl, #1
200050a6:	f000 818c 	beq.w	200053c2 <_dtoa_r+0x9c2>
200050aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200050ac:	e000      	b.n	200050b0 <_dtoa_r+0x6b0>
200050ae:	461d      	mov	r5, r3
200050b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200050b4:	1e6b      	subs	r3, r5, #1
200050b6:	2a39      	cmp	r2, #57	; 0x39
200050b8:	f040 8367 	bne.w	2000578a <_dtoa_r+0xd8a>
200050bc:	428b      	cmp	r3, r1
200050be:	d1f6      	bne.n	200050ae <_dtoa_r+0x6ae>
200050c0:	9910      	ldr	r1, [sp, #64]	; 0x40
200050c2:	2330      	movs	r3, #48	; 0x30
200050c4:	3601      	adds	r6, #1
200050c6:	2231      	movs	r2, #49	; 0x31
200050c8:	700b      	strb	r3, [r1, #0]
200050ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
200050cc:	701a      	strb	r2, [r3, #0]
200050ce:	9612      	str	r6, [sp, #72]	; 0x48
200050d0:	e0b2      	b.n	20005238 <_dtoa_r+0x838>
200050d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200050d4:	2a00      	cmp	r2, #0
200050d6:	f040 80df 	bne.w	20005298 <_dtoa_r+0x898>
200050da:	9f15      	ldr	r7, [sp, #84]	; 0x54
200050dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200050de:	920c      	str	r2, [sp, #48]	; 0x30
200050e0:	2d00      	cmp	r5, #0
200050e2:	bfd4      	ite	le
200050e4:	2300      	movle	r3, #0
200050e6:	2301      	movgt	r3, #1
200050e8:	f1ba 0f00 	cmp.w	sl, #0
200050ec:	bfd4      	ite	le
200050ee:	2300      	movle	r3, #0
200050f0:	f003 0301 	andgt.w	r3, r3, #1
200050f4:	b14b      	cbz	r3, 2000510a <_dtoa_r+0x70a>
200050f6:	45aa      	cmp	sl, r5
200050f8:	bfb4      	ite	lt
200050fa:	4653      	movlt	r3, sl
200050fc:	462b      	movge	r3, r5
200050fe:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005100:	ebc3 0a0a 	rsb	sl, r3, sl
20005104:	1aed      	subs	r5, r5, r3
20005106:	1ac0      	subs	r0, r0, r3
20005108:	900f      	str	r0, [sp, #60]	; 0x3c
2000510a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000510c:	2900      	cmp	r1, #0
2000510e:	dd1c      	ble.n	2000514a <_dtoa_r+0x74a>
20005110:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005112:	2a00      	cmp	r2, #0
20005114:	f000 82e9 	beq.w	200056ea <_dtoa_r+0xcea>
20005118:	2f00      	cmp	r7, #0
2000511a:	dd12      	ble.n	20005142 <_dtoa_r+0x742>
2000511c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000511e:	463a      	mov	r2, r7
20005120:	4620      	mov	r0, r4
20005122:	f002 f8a3 	bl	2000726c <__pow5mult>
20005126:	465a      	mov	r2, fp
20005128:	900c      	str	r0, [sp, #48]	; 0x30
2000512a:	4620      	mov	r0, r4
2000512c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000512e:	f001 ffb5 	bl	2000709c <__multiply>
20005132:	4659      	mov	r1, fp
20005134:	4603      	mov	r3, r0
20005136:	4620      	mov	r0, r4
20005138:	9303      	str	r3, [sp, #12]
2000513a:	f001 fe1b 	bl	20006d74 <_Bfree>
2000513e:	9b03      	ldr	r3, [sp, #12]
20005140:	469b      	mov	fp, r3
20005142:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005144:	1bda      	subs	r2, r3, r7
20005146:	f040 8311 	bne.w	2000576c <_dtoa_r+0xd6c>
2000514a:	2101      	movs	r1, #1
2000514c:	4620      	mov	r0, r4
2000514e:	f002 f83f 	bl	200071d0 <__i2b>
20005152:	9006      	str	r0, [sp, #24]
20005154:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005156:	2800      	cmp	r0, #0
20005158:	dd05      	ble.n	20005166 <_dtoa_r+0x766>
2000515a:	9906      	ldr	r1, [sp, #24]
2000515c:	4620      	mov	r0, r4
2000515e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005160:	f002 f884 	bl	2000726c <__pow5mult>
20005164:	9006      	str	r0, [sp, #24]
20005166:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005168:	2901      	cmp	r1, #1
2000516a:	f340 810a 	ble.w	20005382 <_dtoa_r+0x982>
2000516e:	2700      	movs	r7, #0
20005170:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20005172:	2b00      	cmp	r3, #0
20005174:	f040 8261 	bne.w	2000563a <_dtoa_r+0xc3a>
20005178:	2301      	movs	r3, #1
2000517a:	4453      	add	r3, sl
2000517c:	f013 031f 	ands.w	r3, r3, #31
20005180:	f040 812a 	bne.w	200053d8 <_dtoa_r+0x9d8>
20005184:	231c      	movs	r3, #28
20005186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005188:	449a      	add	sl, r3
2000518a:	18ed      	adds	r5, r5, r3
2000518c:	18d2      	adds	r2, r2, r3
2000518e:	920f      	str	r2, [sp, #60]	; 0x3c
20005190:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20005192:	2b00      	cmp	r3, #0
20005194:	dd05      	ble.n	200051a2 <_dtoa_r+0x7a2>
20005196:	4659      	mov	r1, fp
20005198:	461a      	mov	r2, r3
2000519a:	4620      	mov	r0, r4
2000519c:	f001 ff20 	bl	20006fe0 <__lshift>
200051a0:	4683      	mov	fp, r0
200051a2:	f1ba 0f00 	cmp.w	sl, #0
200051a6:	dd05      	ble.n	200051b4 <_dtoa_r+0x7b4>
200051a8:	9906      	ldr	r1, [sp, #24]
200051aa:	4652      	mov	r2, sl
200051ac:	4620      	mov	r0, r4
200051ae:	f001 ff17 	bl	20006fe0 <__lshift>
200051b2:	9006      	str	r0, [sp, #24]
200051b4:	9818      	ldr	r0, [sp, #96]	; 0x60
200051b6:	2800      	cmp	r0, #0
200051b8:	f040 8229 	bne.w	2000560e <_dtoa_r+0xc0e>
200051bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200051be:	9908      	ldr	r1, [sp, #32]
200051c0:	2802      	cmp	r0, #2
200051c2:	bfd4      	ite	le
200051c4:	2300      	movle	r3, #0
200051c6:	2301      	movgt	r3, #1
200051c8:	2900      	cmp	r1, #0
200051ca:	bfcc      	ite	gt
200051cc:	2300      	movgt	r3, #0
200051ce:	f003 0301 	andle.w	r3, r3, #1
200051d2:	2b00      	cmp	r3, #0
200051d4:	f000 810c 	beq.w	200053f0 <_dtoa_r+0x9f0>
200051d8:	2900      	cmp	r1, #0
200051da:	f040 808c 	bne.w	200052f6 <_dtoa_r+0x8f6>
200051de:	2205      	movs	r2, #5
200051e0:	9906      	ldr	r1, [sp, #24]
200051e2:	9b08      	ldr	r3, [sp, #32]
200051e4:	4620      	mov	r0, r4
200051e6:	f001 fffd 	bl	200071e4 <__multadd>
200051ea:	9006      	str	r0, [sp, #24]
200051ec:	4658      	mov	r0, fp
200051ee:	9906      	ldr	r1, [sp, #24]
200051f0:	f001 fc86 	bl	20006b00 <__mcmp>
200051f4:	2800      	cmp	r0, #0
200051f6:	dd7e      	ble.n	200052f6 <_dtoa_r+0x8f6>
200051f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200051fa:	3601      	adds	r6, #1
200051fc:	2700      	movs	r7, #0
200051fe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005202:	2331      	movs	r3, #49	; 0x31
20005204:	f805 3b01 	strb.w	r3, [r5], #1
20005208:	9906      	ldr	r1, [sp, #24]
2000520a:	4620      	mov	r0, r4
2000520c:	f001 fdb2 	bl	20006d74 <_Bfree>
20005210:	f1ba 0f00 	cmp.w	sl, #0
20005214:	f000 80d5 	beq.w	200053c2 <_dtoa_r+0x9c2>
20005218:	1e3b      	subs	r3, r7, #0
2000521a:	bf18      	it	ne
2000521c:	2301      	movne	r3, #1
2000521e:	4557      	cmp	r7, sl
20005220:	bf0c      	ite	eq
20005222:	2300      	moveq	r3, #0
20005224:	f003 0301 	andne.w	r3, r3, #1
20005228:	2b00      	cmp	r3, #0
2000522a:	f040 80d0 	bne.w	200053ce <_dtoa_r+0x9ce>
2000522e:	4651      	mov	r1, sl
20005230:	4620      	mov	r0, r4
20005232:	f001 fd9f 	bl	20006d74 <_Bfree>
20005236:	9612      	str	r6, [sp, #72]	; 0x48
20005238:	4620      	mov	r0, r4
2000523a:	4659      	mov	r1, fp
2000523c:	f001 fd9a 	bl	20006d74 <_Bfree>
20005240:	9a12      	ldr	r2, [sp, #72]	; 0x48
20005242:	1c53      	adds	r3, r2, #1
20005244:	2200      	movs	r2, #0
20005246:	702a      	strb	r2, [r5, #0]
20005248:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000524a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000524c:	6003      	str	r3, [r0, #0]
2000524e:	2900      	cmp	r1, #0
20005250:	f000 81d4 	beq.w	200055fc <_dtoa_r+0xbfc>
20005254:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005256:	9810      	ldr	r0, [sp, #64]	; 0x40
20005258:	6015      	str	r5, [r2, #0]
2000525a:	e412      	b.n	20004a82 <_dtoa_r+0x82>
2000525c:	2010      	movs	r0, #16
2000525e:	f001 f889 	bl	20006374 <malloc>
20005262:	60c6      	str	r6, [r0, #12]
20005264:	6046      	str	r6, [r0, #4]
20005266:	6086      	str	r6, [r0, #8]
20005268:	6006      	str	r6, [r0, #0]
2000526a:	4606      	mov	r6, r0
2000526c:	6260      	str	r0, [r4, #36]	; 0x24
2000526e:	f7ff bbd2 	b.w	20004a16 <_dtoa_r+0x16>
20005272:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005274:	4271      	negs	r1, r6
20005276:	2200      	movs	r2, #0
20005278:	9115      	str	r1, [sp, #84]	; 0x54
2000527a:	1b80      	subs	r0, r0, r6
2000527c:	9217      	str	r2, [sp, #92]	; 0x5c
2000527e:	900f      	str	r0, [sp, #60]	; 0x3c
20005280:	e48a      	b.n	20004b98 <_dtoa_r+0x198>
20005282:	2100      	movs	r1, #0
20005284:	3e01      	subs	r6, #1
20005286:	9118      	str	r1, [sp, #96]	; 0x60
20005288:	e472      	b.n	20004b70 <_dtoa_r+0x170>
2000528a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000528e:	f04f 0802 	mov.w	r8, #2
20005292:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20005296:	e521      	b.n	20004cdc <_dtoa_r+0x2dc>
20005298:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000529a:	2801      	cmp	r0, #1
2000529c:	f340 826c 	ble.w	20005778 <_dtoa_r+0xd78>
200052a0:	9a08      	ldr	r2, [sp, #32]
200052a2:	9815      	ldr	r0, [sp, #84]	; 0x54
200052a4:	1e53      	subs	r3, r2, #1
200052a6:	4298      	cmp	r0, r3
200052a8:	f2c0 8258 	blt.w	2000575c <_dtoa_r+0xd5c>
200052ac:	1ac7      	subs	r7, r0, r3
200052ae:	9b08      	ldr	r3, [sp, #32]
200052b0:	2b00      	cmp	r3, #0
200052b2:	bfa8      	it	ge
200052b4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200052b6:	f2c0 8273 	blt.w	200057a0 <_dtoa_r+0xda0>
200052ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200052bc:	4620      	mov	r0, r4
200052be:	2101      	movs	r1, #1
200052c0:	449a      	add	sl, r3
200052c2:	18d2      	adds	r2, r2, r3
200052c4:	920f      	str	r2, [sp, #60]	; 0x3c
200052c6:	f001 ff83 	bl	200071d0 <__i2b>
200052ca:	900c      	str	r0, [sp, #48]	; 0x30
200052cc:	e708      	b.n	200050e0 <_dtoa_r+0x6e0>
200052ce:	9b08      	ldr	r3, [sp, #32]
200052d0:	b973      	cbnz	r3, 200052f0 <_dtoa_r+0x8f0>
200052d2:	f240 0300 	movw	r3, #0
200052d6:	2200      	movs	r2, #0
200052d8:	f2c4 0314 	movt	r3, #16404	; 0x4014
200052dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200052e0:	f7fd f9aa 	bl	20002638 <__aeabi_dmul>
200052e4:	4642      	mov	r2, r8
200052e6:	464b      	mov	r3, r9
200052e8:	f003 f810 	bl	2000830c <__aeabi_dcmpge>
200052ec:	2800      	cmp	r0, #0
200052ee:	d06a      	beq.n	200053c6 <_dtoa_r+0x9c6>
200052f0:	2200      	movs	r2, #0
200052f2:	9206      	str	r2, [sp, #24]
200052f4:	920c      	str	r2, [sp, #48]	; 0x30
200052f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200052f8:	2700      	movs	r7, #0
200052fa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200052fe:	43de      	mvns	r6, r3
20005300:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005302:	e781      	b.n	20005208 <_dtoa_r+0x808>
20005304:	2100      	movs	r1, #0
20005306:	9116      	str	r1, [sp, #88]	; 0x58
20005308:	982b      	ldr	r0, [sp, #172]	; 0xac
2000530a:	2800      	cmp	r0, #0
2000530c:	f340 819f 	ble.w	2000564e <_dtoa_r+0xc4e>
20005310:	982b      	ldr	r0, [sp, #172]	; 0xac
20005312:	4601      	mov	r1, r0
20005314:	9011      	str	r0, [sp, #68]	; 0x44
20005316:	9008      	str	r0, [sp, #32]
20005318:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000531a:	2200      	movs	r2, #0
2000531c:	2917      	cmp	r1, #23
2000531e:	606a      	str	r2, [r5, #4]
20005320:	f240 82ab 	bls.w	2000587a <_dtoa_r+0xe7a>
20005324:	2304      	movs	r3, #4
20005326:	005b      	lsls	r3, r3, #1
20005328:	3201      	adds	r2, #1
2000532a:	f103 0014 	add.w	r0, r3, #20
2000532e:	4288      	cmp	r0, r1
20005330:	d9f9      	bls.n	20005326 <_dtoa_r+0x926>
20005332:	9b08      	ldr	r3, [sp, #32]
20005334:	606a      	str	r2, [r5, #4]
20005336:	2b0e      	cmp	r3, #14
20005338:	bf8c      	ite	hi
2000533a:	2700      	movhi	r7, #0
2000533c:	f007 0701 	andls.w	r7, r7, #1
20005340:	e49d      	b.n	20004c7e <_dtoa_r+0x27e>
20005342:	2201      	movs	r2, #1
20005344:	9216      	str	r2, [sp, #88]	; 0x58
20005346:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005348:	18f3      	adds	r3, r6, r3
2000534a:	9311      	str	r3, [sp, #68]	; 0x44
2000534c:	1c59      	adds	r1, r3, #1
2000534e:	2900      	cmp	r1, #0
20005350:	bfc8      	it	gt
20005352:	9108      	strgt	r1, [sp, #32]
20005354:	dce0      	bgt.n	20005318 <_dtoa_r+0x918>
20005356:	290e      	cmp	r1, #14
20005358:	bf8c      	ite	hi
2000535a:	2700      	movhi	r7, #0
2000535c:	f007 0701 	andls.w	r7, r7, #1
20005360:	9108      	str	r1, [sp, #32]
20005362:	e489      	b.n	20004c78 <_dtoa_r+0x278>
20005364:	2301      	movs	r3, #1
20005366:	9316      	str	r3, [sp, #88]	; 0x58
20005368:	e7ce      	b.n	20005308 <_dtoa_r+0x908>
2000536a:	2200      	movs	r2, #0
2000536c:	9216      	str	r2, [sp, #88]	; 0x58
2000536e:	e7ea      	b.n	20005346 <_dtoa_r+0x946>
20005370:	f04f 33ff 	mov.w	r3, #4294967295
20005374:	2700      	movs	r7, #0
20005376:	2001      	movs	r0, #1
20005378:	9311      	str	r3, [sp, #68]	; 0x44
2000537a:	9016      	str	r0, [sp, #88]	; 0x58
2000537c:	9308      	str	r3, [sp, #32]
2000537e:	972b      	str	r7, [sp, #172]	; 0xac
20005380:	e47a      	b.n	20004c78 <_dtoa_r+0x278>
20005382:	f1b8 0f00 	cmp.w	r8, #0
20005386:	f47f aef2 	bne.w	2000516e <_dtoa_r+0x76e>
2000538a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
2000538e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005392:	2b00      	cmp	r3, #0
20005394:	f47f aeeb 	bne.w	2000516e <_dtoa_r+0x76e>
20005398:	f240 0300 	movw	r3, #0
2000539c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200053a0:	ea09 0303 	and.w	r3, r9, r3
200053a4:	2b00      	cmp	r3, #0
200053a6:	f43f aee2 	beq.w	2000516e <_dtoa_r+0x76e>
200053aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200053ac:	f10a 0a01 	add.w	sl, sl, #1
200053b0:	2701      	movs	r7, #1
200053b2:	3201      	adds	r2, #1
200053b4:	920f      	str	r2, [sp, #60]	; 0x3c
200053b6:	e6db      	b.n	20005170 <_dtoa_r+0x770>
200053b8:	4635      	mov	r5, r6
200053ba:	465c      	mov	r4, fp
200053bc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200053be:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200053c2:	9612      	str	r6, [sp, #72]	; 0x48
200053c4:	e738      	b.n	20005238 <_dtoa_r+0x838>
200053c6:	2000      	movs	r0, #0
200053c8:	9006      	str	r0, [sp, #24]
200053ca:	900c      	str	r0, [sp, #48]	; 0x30
200053cc:	e714      	b.n	200051f8 <_dtoa_r+0x7f8>
200053ce:	4639      	mov	r1, r7
200053d0:	4620      	mov	r0, r4
200053d2:	f001 fccf 	bl	20006d74 <_Bfree>
200053d6:	e72a      	b.n	2000522e <_dtoa_r+0x82e>
200053d8:	f1c3 0320 	rsb	r3, r3, #32
200053dc:	2b04      	cmp	r3, #4
200053de:	f340 8254 	ble.w	2000588a <_dtoa_r+0xe8a>
200053e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200053e4:	3b04      	subs	r3, #4
200053e6:	449a      	add	sl, r3
200053e8:	18ed      	adds	r5, r5, r3
200053ea:	18c9      	adds	r1, r1, r3
200053ec:	910f      	str	r1, [sp, #60]	; 0x3c
200053ee:	e6cf      	b.n	20005190 <_dtoa_r+0x790>
200053f0:	9916      	ldr	r1, [sp, #88]	; 0x58
200053f2:	2900      	cmp	r1, #0
200053f4:	f000 8131 	beq.w	2000565a <_dtoa_r+0xc5a>
200053f8:	2d00      	cmp	r5, #0
200053fa:	dd05      	ble.n	20005408 <_dtoa_r+0xa08>
200053fc:	990c      	ldr	r1, [sp, #48]	; 0x30
200053fe:	462a      	mov	r2, r5
20005400:	4620      	mov	r0, r4
20005402:	f001 fded 	bl	20006fe0 <__lshift>
20005406:	900c      	str	r0, [sp, #48]	; 0x30
20005408:	2f00      	cmp	r7, #0
2000540a:	f040 81ea 	bne.w	200057e2 <_dtoa_r+0xde2>
2000540e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005412:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005414:	2301      	movs	r3, #1
20005416:	f008 0001 	and.w	r0, r8, #1
2000541a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000541c:	9011      	str	r0, [sp, #68]	; 0x44
2000541e:	950f      	str	r5, [sp, #60]	; 0x3c
20005420:	461d      	mov	r5, r3
20005422:	960c      	str	r6, [sp, #48]	; 0x30
20005424:	9906      	ldr	r1, [sp, #24]
20005426:	4658      	mov	r0, fp
20005428:	f7ff fa5a 	bl	200048e0 <quorem>
2000542c:	4639      	mov	r1, r7
2000542e:	3030      	adds	r0, #48	; 0x30
20005430:	900b      	str	r0, [sp, #44]	; 0x2c
20005432:	4658      	mov	r0, fp
20005434:	f001 fb64 	bl	20006b00 <__mcmp>
20005438:	9906      	ldr	r1, [sp, #24]
2000543a:	4652      	mov	r2, sl
2000543c:	4606      	mov	r6, r0
2000543e:	4620      	mov	r0, r4
20005440:	f001 fd52 	bl	20006ee8 <__mdiff>
20005444:	68c3      	ldr	r3, [r0, #12]
20005446:	4680      	mov	r8, r0
20005448:	2b00      	cmp	r3, #0
2000544a:	d03d      	beq.n	200054c8 <_dtoa_r+0xac8>
2000544c:	f04f 0901 	mov.w	r9, #1
20005450:	4641      	mov	r1, r8
20005452:	4620      	mov	r0, r4
20005454:	f001 fc8e 	bl	20006d74 <_Bfree>
20005458:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000545a:	ea59 0101 	orrs.w	r1, r9, r1
2000545e:	d103      	bne.n	20005468 <_dtoa_r+0xa68>
20005460:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005462:	2a00      	cmp	r2, #0
20005464:	f000 81eb 	beq.w	2000583e <_dtoa_r+0xe3e>
20005468:	2e00      	cmp	r6, #0
2000546a:	f2c0 819e 	blt.w	200057aa <_dtoa_r+0xdaa>
2000546e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20005470:	4332      	orrs	r2, r6
20005472:	d103      	bne.n	2000547c <_dtoa_r+0xa7c>
20005474:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005476:	2b00      	cmp	r3, #0
20005478:	f000 8197 	beq.w	200057aa <_dtoa_r+0xdaa>
2000547c:	f1b9 0f00 	cmp.w	r9, #0
20005480:	f300 81ce 	bgt.w	20005820 <_dtoa_r+0xe20>
20005484:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005486:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005488:	f801 2b01 	strb.w	r2, [r1], #1
2000548c:	9b08      	ldr	r3, [sp, #32]
2000548e:	910f      	str	r1, [sp, #60]	; 0x3c
20005490:	429d      	cmp	r5, r3
20005492:	f000 81c2 	beq.w	2000581a <_dtoa_r+0xe1a>
20005496:	4659      	mov	r1, fp
20005498:	220a      	movs	r2, #10
2000549a:	2300      	movs	r3, #0
2000549c:	4620      	mov	r0, r4
2000549e:	f001 fea1 	bl	200071e4 <__multadd>
200054a2:	4557      	cmp	r7, sl
200054a4:	4639      	mov	r1, r7
200054a6:	4683      	mov	fp, r0
200054a8:	d014      	beq.n	200054d4 <_dtoa_r+0xad4>
200054aa:	220a      	movs	r2, #10
200054ac:	2300      	movs	r3, #0
200054ae:	4620      	mov	r0, r4
200054b0:	3501      	adds	r5, #1
200054b2:	f001 fe97 	bl	200071e4 <__multadd>
200054b6:	4651      	mov	r1, sl
200054b8:	220a      	movs	r2, #10
200054ba:	2300      	movs	r3, #0
200054bc:	4607      	mov	r7, r0
200054be:	4620      	mov	r0, r4
200054c0:	f001 fe90 	bl	200071e4 <__multadd>
200054c4:	4682      	mov	sl, r0
200054c6:	e7ad      	b.n	20005424 <_dtoa_r+0xa24>
200054c8:	4658      	mov	r0, fp
200054ca:	4641      	mov	r1, r8
200054cc:	f001 fb18 	bl	20006b00 <__mcmp>
200054d0:	4681      	mov	r9, r0
200054d2:	e7bd      	b.n	20005450 <_dtoa_r+0xa50>
200054d4:	4620      	mov	r0, r4
200054d6:	220a      	movs	r2, #10
200054d8:	2300      	movs	r3, #0
200054da:	3501      	adds	r5, #1
200054dc:	f001 fe82 	bl	200071e4 <__multadd>
200054e0:	4607      	mov	r7, r0
200054e2:	4682      	mov	sl, r0
200054e4:	e79e      	b.n	20005424 <_dtoa_r+0xa24>
200054e6:	9612      	str	r6, [sp, #72]	; 0x48
200054e8:	f8dd c020 	ldr.w	ip, [sp, #32]
200054ec:	e459      	b.n	20004da2 <_dtoa_r+0x3a2>
200054ee:	4275      	negs	r5, r6
200054f0:	2d00      	cmp	r5, #0
200054f2:	f040 8101 	bne.w	200056f8 <_dtoa_r+0xcf8>
200054f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200054fa:	f04f 0802 	mov.w	r8, #2
200054fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005502:	e40c      	b.n	20004d1e <_dtoa_r+0x31e>
20005504:	f648 5110 	movw	r1, #36112	; 0x8d10
20005508:	4642      	mov	r2, r8
2000550a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000550e:	464b      	mov	r3, r9
20005510:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20005514:	f8cd c00c 	str.w	ip, [sp, #12]
20005518:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000551a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000551e:	f7fd f88b 	bl	20002638 <__aeabi_dmul>
20005522:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20005526:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000552a:	f002 ff03 	bl	20008334 <__aeabi_d2iz>
2000552e:	4607      	mov	r7, r0
20005530:	f002 fe12 	bl	20008158 <__aeabi_i2d>
20005534:	460b      	mov	r3, r1
20005536:	4602      	mov	r2, r0
20005538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000553c:	f002 fcbe 	bl	20007ebc <__aeabi_dsub>
20005540:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005544:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005548:	f805 3b01 	strb.w	r3, [r5], #1
2000554c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005550:	f1bc 0f01 	cmp.w	ip, #1
20005554:	d029      	beq.n	200055aa <_dtoa_r+0xbaa>
20005556:	46d1      	mov	r9, sl
20005558:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000555c:	46b2      	mov	sl, r6
2000555e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20005560:	951c      	str	r5, [sp, #112]	; 0x70
20005562:	2701      	movs	r7, #1
20005564:	4665      	mov	r5, ip
20005566:	46a0      	mov	r8, r4
20005568:	f240 0300 	movw	r3, #0
2000556c:	2200      	movs	r2, #0
2000556e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005572:	f7fd f861 	bl	20002638 <__aeabi_dmul>
20005576:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000557a:	f002 fedb 	bl	20008334 <__aeabi_d2iz>
2000557e:	4604      	mov	r4, r0
20005580:	f002 fdea 	bl	20008158 <__aeabi_i2d>
20005584:	3430      	adds	r4, #48	; 0x30
20005586:	4602      	mov	r2, r0
20005588:	460b      	mov	r3, r1
2000558a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000558e:	f002 fc95 	bl	20007ebc <__aeabi_dsub>
20005592:	55f4      	strb	r4, [r6, r7]
20005594:	3701      	adds	r7, #1
20005596:	42af      	cmp	r7, r5
20005598:	d1e6      	bne.n	20005568 <_dtoa_r+0xb68>
2000559a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000559c:	3f01      	subs	r7, #1
2000559e:	4656      	mov	r6, sl
200055a0:	4644      	mov	r4, r8
200055a2:	46ca      	mov	sl, r9
200055a4:	19ed      	adds	r5, r5, r7
200055a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200055aa:	f240 0300 	movw	r3, #0
200055ae:	2200      	movs	r2, #0
200055b0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200055b4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200055b8:	f002 fc82 	bl	20007ec0 <__adddf3>
200055bc:	4602      	mov	r2, r0
200055be:	460b      	mov	r3, r1
200055c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200055c4:	f002 feac 	bl	20008320 <__aeabi_dcmpgt>
200055c8:	b9f0      	cbnz	r0, 20005608 <_dtoa_r+0xc08>
200055ca:	f240 0100 	movw	r1, #0
200055ce:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200055d2:	2000      	movs	r0, #0
200055d4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200055d8:	f002 fc70 	bl	20007ebc <__aeabi_dsub>
200055dc:	4602      	mov	r2, r0
200055de:	460b      	mov	r3, r1
200055e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200055e4:	f002 fe7e 	bl	200082e4 <__aeabi_dcmplt>
200055e8:	2800      	cmp	r0, #0
200055ea:	f43f acac 	beq.w	20004f46 <_dtoa_r+0x546>
200055ee:	462b      	mov	r3, r5
200055f0:	461d      	mov	r5, r3
200055f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200055f6:	2a30      	cmp	r2, #48	; 0x30
200055f8:	d0fa      	beq.n	200055f0 <_dtoa_r+0xbf0>
200055fa:	e61d      	b.n	20005238 <_dtoa_r+0x838>
200055fc:	9810      	ldr	r0, [sp, #64]	; 0x40
200055fe:	f7ff ba40 	b.w	20004a82 <_dtoa_r+0x82>
20005602:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005606:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005608:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000560a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000560c:	e550      	b.n	200050b0 <_dtoa_r+0x6b0>
2000560e:	4658      	mov	r0, fp
20005610:	9906      	ldr	r1, [sp, #24]
20005612:	f001 fa75 	bl	20006b00 <__mcmp>
20005616:	2800      	cmp	r0, #0
20005618:	f6bf add0 	bge.w	200051bc <_dtoa_r+0x7bc>
2000561c:	4659      	mov	r1, fp
2000561e:	4620      	mov	r0, r4
20005620:	220a      	movs	r2, #10
20005622:	2300      	movs	r3, #0
20005624:	f001 fdde 	bl	200071e4 <__multadd>
20005628:	9916      	ldr	r1, [sp, #88]	; 0x58
2000562a:	3e01      	subs	r6, #1
2000562c:	4683      	mov	fp, r0
2000562e:	2900      	cmp	r1, #0
20005630:	f040 8119 	bne.w	20005866 <_dtoa_r+0xe66>
20005634:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005636:	9208      	str	r2, [sp, #32]
20005638:	e5c0      	b.n	200051bc <_dtoa_r+0x7bc>
2000563a:	9806      	ldr	r0, [sp, #24]
2000563c:	6903      	ldr	r3, [r0, #16]
2000563e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20005642:	6918      	ldr	r0, [r3, #16]
20005644:	f001 fa0a 	bl	20006a5c <__hi0bits>
20005648:	f1c0 0320 	rsb	r3, r0, #32
2000564c:	e595      	b.n	2000517a <_dtoa_r+0x77a>
2000564e:	2101      	movs	r1, #1
20005650:	9111      	str	r1, [sp, #68]	; 0x44
20005652:	9108      	str	r1, [sp, #32]
20005654:	912b      	str	r1, [sp, #172]	; 0xac
20005656:	f7ff bb0f 	b.w	20004c78 <_dtoa_r+0x278>
2000565a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000565c:	46b1      	mov	r9, r6
2000565e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20005660:	46aa      	mov	sl, r5
20005662:	f8dd 8018 	ldr.w	r8, [sp, #24]
20005666:	9e08      	ldr	r6, [sp, #32]
20005668:	e002      	b.n	20005670 <_dtoa_r+0xc70>
2000566a:	f001 fdbb 	bl	200071e4 <__multadd>
2000566e:	4683      	mov	fp, r0
20005670:	4641      	mov	r1, r8
20005672:	4658      	mov	r0, fp
20005674:	f7ff f934 	bl	200048e0 <quorem>
20005678:	3501      	adds	r5, #1
2000567a:	220a      	movs	r2, #10
2000567c:	2300      	movs	r3, #0
2000567e:	4659      	mov	r1, fp
20005680:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20005684:	f80a c007 	strb.w	ip, [sl, r7]
20005688:	3701      	adds	r7, #1
2000568a:	4620      	mov	r0, r4
2000568c:	42be      	cmp	r6, r7
2000568e:	dcec      	bgt.n	2000566a <_dtoa_r+0xc6a>
20005690:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005694:	464e      	mov	r6, r9
20005696:	2700      	movs	r7, #0
20005698:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000569c:	4659      	mov	r1, fp
2000569e:	2201      	movs	r2, #1
200056a0:	4620      	mov	r0, r4
200056a2:	f001 fc9d 	bl	20006fe0 <__lshift>
200056a6:	9906      	ldr	r1, [sp, #24]
200056a8:	4683      	mov	fp, r0
200056aa:	f001 fa29 	bl	20006b00 <__mcmp>
200056ae:	2800      	cmp	r0, #0
200056b0:	dd0f      	ble.n	200056d2 <_dtoa_r+0xcd2>
200056b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200056b4:	e000      	b.n	200056b8 <_dtoa_r+0xcb8>
200056b6:	461d      	mov	r5, r3
200056b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200056bc:	1e6b      	subs	r3, r5, #1
200056be:	2a39      	cmp	r2, #57	; 0x39
200056c0:	f040 808c 	bne.w	200057dc <_dtoa_r+0xddc>
200056c4:	428b      	cmp	r3, r1
200056c6:	d1f6      	bne.n	200056b6 <_dtoa_r+0xcb6>
200056c8:	9910      	ldr	r1, [sp, #64]	; 0x40
200056ca:	2331      	movs	r3, #49	; 0x31
200056cc:	3601      	adds	r6, #1
200056ce:	700b      	strb	r3, [r1, #0]
200056d0:	e59a      	b.n	20005208 <_dtoa_r+0x808>
200056d2:	d103      	bne.n	200056dc <_dtoa_r+0xcdc>
200056d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200056d6:	f010 0f01 	tst.w	r0, #1
200056da:	d1ea      	bne.n	200056b2 <_dtoa_r+0xcb2>
200056dc:	462b      	mov	r3, r5
200056de:	461d      	mov	r5, r3
200056e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200056e4:	2a30      	cmp	r2, #48	; 0x30
200056e6:	d0fa      	beq.n	200056de <_dtoa_r+0xcde>
200056e8:	e58e      	b.n	20005208 <_dtoa_r+0x808>
200056ea:	4659      	mov	r1, fp
200056ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
200056ee:	4620      	mov	r0, r4
200056f0:	f001 fdbc 	bl	2000726c <__pow5mult>
200056f4:	4683      	mov	fp, r0
200056f6:	e528      	b.n	2000514a <_dtoa_r+0x74a>
200056f8:	f005 030f 	and.w	r3, r5, #15
200056fc:	f648 5210 	movw	r2, #36112	; 0x8d10
20005700:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005704:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005708:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000570c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005710:	f7fc ff92 	bl	20002638 <__aeabi_dmul>
20005714:	112d      	asrs	r5, r5, #4
20005716:	bf08      	it	eq
20005718:	f04f 0802 	moveq.w	r8, #2
2000571c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005720:	f43f aafd 	beq.w	20004d1e <_dtoa_r+0x31e>
20005724:	f648 57e8 	movw	r7, #36328	; 0x8de8
20005728:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000572c:	f04f 0802 	mov.w	r8, #2
20005730:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005734:	f015 0f01 	tst.w	r5, #1
20005738:	4610      	mov	r0, r2
2000573a:	4619      	mov	r1, r3
2000573c:	d007      	beq.n	2000574e <_dtoa_r+0xd4e>
2000573e:	e9d7 2300 	ldrd	r2, r3, [r7]
20005742:	f108 0801 	add.w	r8, r8, #1
20005746:	f7fc ff77 	bl	20002638 <__aeabi_dmul>
2000574a:	4602      	mov	r2, r0
2000574c:	460b      	mov	r3, r1
2000574e:	3708      	adds	r7, #8
20005750:	106d      	asrs	r5, r5, #1
20005752:	d1ef      	bne.n	20005734 <_dtoa_r+0xd34>
20005754:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005758:	f7ff bae1 	b.w	20004d1e <_dtoa_r+0x31e>
2000575c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000575e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005760:	1a5b      	subs	r3, r3, r1
20005762:	18c9      	adds	r1, r1, r3
20005764:	18d2      	adds	r2, r2, r3
20005766:	9115      	str	r1, [sp, #84]	; 0x54
20005768:	9217      	str	r2, [sp, #92]	; 0x5c
2000576a:	e5a0      	b.n	200052ae <_dtoa_r+0x8ae>
2000576c:	4659      	mov	r1, fp
2000576e:	4620      	mov	r0, r4
20005770:	f001 fd7c 	bl	2000726c <__pow5mult>
20005774:	4683      	mov	fp, r0
20005776:	e4e8      	b.n	2000514a <_dtoa_r+0x74a>
20005778:	9919      	ldr	r1, [sp, #100]	; 0x64
2000577a:	2900      	cmp	r1, #0
2000577c:	d047      	beq.n	2000580e <_dtoa_r+0xe0e>
2000577e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005782:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005784:	3303      	adds	r3, #3
20005786:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005788:	e597      	b.n	200052ba <_dtoa_r+0x8ba>
2000578a:	3201      	adds	r2, #1
2000578c:	b2d2      	uxtb	r2, r2
2000578e:	e49d      	b.n	200050cc <_dtoa_r+0x6cc>
20005790:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005794:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20005798:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000579a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000579c:	f7ff bbd3 	b.w	20004f46 <_dtoa_r+0x546>
200057a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200057a2:	2300      	movs	r3, #0
200057a4:	9808      	ldr	r0, [sp, #32]
200057a6:	1a0d      	subs	r5, r1, r0
200057a8:	e587      	b.n	200052ba <_dtoa_r+0x8ba>
200057aa:	f1b9 0f00 	cmp.w	r9, #0
200057ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200057b0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200057b2:	dd0f      	ble.n	200057d4 <_dtoa_r+0xdd4>
200057b4:	4659      	mov	r1, fp
200057b6:	2201      	movs	r2, #1
200057b8:	4620      	mov	r0, r4
200057ba:	f001 fc11 	bl	20006fe0 <__lshift>
200057be:	9906      	ldr	r1, [sp, #24]
200057c0:	4683      	mov	fp, r0
200057c2:	f001 f99d 	bl	20006b00 <__mcmp>
200057c6:	2800      	cmp	r0, #0
200057c8:	dd47      	ble.n	2000585a <_dtoa_r+0xe5a>
200057ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
200057cc:	2939      	cmp	r1, #57	; 0x39
200057ce:	d031      	beq.n	20005834 <_dtoa_r+0xe34>
200057d0:	3101      	adds	r1, #1
200057d2:	910b      	str	r1, [sp, #44]	; 0x2c
200057d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200057d6:	f805 2b01 	strb.w	r2, [r5], #1
200057da:	e515      	b.n	20005208 <_dtoa_r+0x808>
200057dc:	3201      	adds	r2, #1
200057de:	701a      	strb	r2, [r3, #0]
200057e0:	e512      	b.n	20005208 <_dtoa_r+0x808>
200057e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200057e4:	4620      	mov	r0, r4
200057e6:	6851      	ldr	r1, [r2, #4]
200057e8:	f001 fae0 	bl	20006dac <_Balloc>
200057ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200057ee:	f103 010c 	add.w	r1, r3, #12
200057f2:	691a      	ldr	r2, [r3, #16]
200057f4:	3202      	adds	r2, #2
200057f6:	0092      	lsls	r2, r2, #2
200057f8:	4605      	mov	r5, r0
200057fa:	300c      	adds	r0, #12
200057fc:	f7fd f976 	bl	20002aec <memcpy>
20005800:	4620      	mov	r0, r4
20005802:	4629      	mov	r1, r5
20005804:	2201      	movs	r2, #1
20005806:	f001 fbeb 	bl	20006fe0 <__lshift>
2000580a:	4682      	mov	sl, r0
2000580c:	e601      	b.n	20005412 <_dtoa_r+0xa12>
2000580e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005810:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005812:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005814:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005818:	e54f      	b.n	200052ba <_dtoa_r+0x8ba>
2000581a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000581c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000581e:	e73d      	b.n	2000569c <_dtoa_r+0xc9c>
20005820:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005822:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005824:	2b39      	cmp	r3, #57	; 0x39
20005826:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005828:	d004      	beq.n	20005834 <_dtoa_r+0xe34>
2000582a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000582c:	1c43      	adds	r3, r0, #1
2000582e:	f805 3b01 	strb.w	r3, [r5], #1
20005832:	e4e9      	b.n	20005208 <_dtoa_r+0x808>
20005834:	2339      	movs	r3, #57	; 0x39
20005836:	f805 3b01 	strb.w	r3, [r5], #1
2000583a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000583c:	e73c      	b.n	200056b8 <_dtoa_r+0xcb8>
2000583e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005840:	4633      	mov	r3, r6
20005842:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005844:	2839      	cmp	r0, #57	; 0x39
20005846:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005848:	d0f4      	beq.n	20005834 <_dtoa_r+0xe34>
2000584a:	2b00      	cmp	r3, #0
2000584c:	dd01      	ble.n	20005852 <_dtoa_r+0xe52>
2000584e:	3001      	adds	r0, #1
20005850:	900b      	str	r0, [sp, #44]	; 0x2c
20005852:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005854:	f805 1b01 	strb.w	r1, [r5], #1
20005858:	e4d6      	b.n	20005208 <_dtoa_r+0x808>
2000585a:	d1bb      	bne.n	200057d4 <_dtoa_r+0xdd4>
2000585c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000585e:	f010 0f01 	tst.w	r0, #1
20005862:	d0b7      	beq.n	200057d4 <_dtoa_r+0xdd4>
20005864:	e7b1      	b.n	200057ca <_dtoa_r+0xdca>
20005866:	2300      	movs	r3, #0
20005868:	990c      	ldr	r1, [sp, #48]	; 0x30
2000586a:	4620      	mov	r0, r4
2000586c:	220a      	movs	r2, #10
2000586e:	f001 fcb9 	bl	200071e4 <__multadd>
20005872:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005874:	9308      	str	r3, [sp, #32]
20005876:	900c      	str	r0, [sp, #48]	; 0x30
20005878:	e4a0      	b.n	200051bc <_dtoa_r+0x7bc>
2000587a:	9908      	ldr	r1, [sp, #32]
2000587c:	290e      	cmp	r1, #14
2000587e:	bf8c      	ite	hi
20005880:	2700      	movhi	r7, #0
20005882:	f007 0701 	andls.w	r7, r7, #1
20005886:	f7ff b9fa 	b.w	20004c7e <_dtoa_r+0x27e>
2000588a:	f43f ac81 	beq.w	20005190 <_dtoa_r+0x790>
2000588e:	331c      	adds	r3, #28
20005890:	e479      	b.n	20005186 <_dtoa_r+0x786>
20005892:	2701      	movs	r7, #1
20005894:	f7ff b98a 	b.w	20004bac <_dtoa_r+0x1ac>

20005898 <_fflush_r>:
20005898:	690b      	ldr	r3, [r1, #16]
2000589a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000589e:	460c      	mov	r4, r1
200058a0:	4680      	mov	r8, r0
200058a2:	2b00      	cmp	r3, #0
200058a4:	d071      	beq.n	2000598a <_fflush_r+0xf2>
200058a6:	b110      	cbz	r0, 200058ae <_fflush_r+0x16>
200058a8:	6983      	ldr	r3, [r0, #24]
200058aa:	2b00      	cmp	r3, #0
200058ac:	d078      	beq.n	200059a0 <_fflush_r+0x108>
200058ae:	f648 436c 	movw	r3, #35948	; 0x8c6c
200058b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058b6:	429c      	cmp	r4, r3
200058b8:	bf08      	it	eq
200058ba:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200058be:	d010      	beq.n	200058e2 <_fflush_r+0x4a>
200058c0:	f648 438c 	movw	r3, #35980	; 0x8c8c
200058c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058c8:	429c      	cmp	r4, r3
200058ca:	bf08      	it	eq
200058cc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200058d0:	d007      	beq.n	200058e2 <_fflush_r+0x4a>
200058d2:	f648 43ac 	movw	r3, #36012	; 0x8cac
200058d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058da:	429c      	cmp	r4, r3
200058dc:	bf08      	it	eq
200058de:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200058e2:	89a3      	ldrh	r3, [r4, #12]
200058e4:	b21a      	sxth	r2, r3
200058e6:	f012 0f08 	tst.w	r2, #8
200058ea:	d135      	bne.n	20005958 <_fflush_r+0xc0>
200058ec:	6862      	ldr	r2, [r4, #4]
200058ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200058f2:	81a3      	strh	r3, [r4, #12]
200058f4:	2a00      	cmp	r2, #0
200058f6:	dd5e      	ble.n	200059b6 <_fflush_r+0x11e>
200058f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200058fa:	2e00      	cmp	r6, #0
200058fc:	d045      	beq.n	2000598a <_fflush_r+0xf2>
200058fe:	b29b      	uxth	r3, r3
20005900:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20005904:	bf18      	it	ne
20005906:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005908:	d059      	beq.n	200059be <_fflush_r+0x126>
2000590a:	f013 0f04 	tst.w	r3, #4
2000590e:	d14a      	bne.n	200059a6 <_fflush_r+0x10e>
20005910:	2300      	movs	r3, #0
20005912:	4640      	mov	r0, r8
20005914:	6a21      	ldr	r1, [r4, #32]
20005916:	462a      	mov	r2, r5
20005918:	47b0      	blx	r6
2000591a:	4285      	cmp	r5, r0
2000591c:	d138      	bne.n	20005990 <_fflush_r+0xf8>
2000591e:	89a1      	ldrh	r1, [r4, #12]
20005920:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005924:	6922      	ldr	r2, [r4, #16]
20005926:	f2c0 0300 	movt	r3, #0
2000592a:	ea01 0303 	and.w	r3, r1, r3
2000592e:	2100      	movs	r1, #0
20005930:	6061      	str	r1, [r4, #4]
20005932:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005936:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005938:	81a3      	strh	r3, [r4, #12]
2000593a:	6022      	str	r2, [r4, #0]
2000593c:	bf18      	it	ne
2000593e:	6565      	strne	r5, [r4, #84]	; 0x54
20005940:	b319      	cbz	r1, 2000598a <_fflush_r+0xf2>
20005942:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005946:	4299      	cmp	r1, r3
20005948:	d002      	beq.n	20005950 <_fflush_r+0xb8>
2000594a:	4640      	mov	r0, r8
2000594c:	f000 f998 	bl	20005c80 <_free_r>
20005950:	2000      	movs	r0, #0
20005952:	6360      	str	r0, [r4, #52]	; 0x34
20005954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005958:	6926      	ldr	r6, [r4, #16]
2000595a:	b1b6      	cbz	r6, 2000598a <_fflush_r+0xf2>
2000595c:	6825      	ldr	r5, [r4, #0]
2000595e:	6026      	str	r6, [r4, #0]
20005960:	1bad      	subs	r5, r5, r6
20005962:	f012 0f03 	tst.w	r2, #3
20005966:	bf0c      	ite	eq
20005968:	6963      	ldreq	r3, [r4, #20]
2000596a:	2300      	movne	r3, #0
2000596c:	60a3      	str	r3, [r4, #8]
2000596e:	e00a      	b.n	20005986 <_fflush_r+0xee>
20005970:	4632      	mov	r2, r6
20005972:	462b      	mov	r3, r5
20005974:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005976:	4640      	mov	r0, r8
20005978:	6a21      	ldr	r1, [r4, #32]
2000597a:	47b8      	blx	r7
2000597c:	2800      	cmp	r0, #0
2000597e:	ebc0 0505 	rsb	r5, r0, r5
20005982:	4406      	add	r6, r0
20005984:	dd04      	ble.n	20005990 <_fflush_r+0xf8>
20005986:	2d00      	cmp	r5, #0
20005988:	dcf2      	bgt.n	20005970 <_fflush_r+0xd8>
2000598a:	2000      	movs	r0, #0
2000598c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005990:	89a3      	ldrh	r3, [r4, #12]
20005992:	f04f 30ff 	mov.w	r0, #4294967295
20005996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000599a:	81a3      	strh	r3, [r4, #12]
2000599c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200059a0:	f000 f8ea 	bl	20005b78 <__sinit>
200059a4:	e783      	b.n	200058ae <_fflush_r+0x16>
200059a6:	6862      	ldr	r2, [r4, #4]
200059a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200059aa:	1aad      	subs	r5, r5, r2
200059ac:	2b00      	cmp	r3, #0
200059ae:	d0af      	beq.n	20005910 <_fflush_r+0x78>
200059b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200059b2:	1aed      	subs	r5, r5, r3
200059b4:	e7ac      	b.n	20005910 <_fflush_r+0x78>
200059b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200059b8:	2a00      	cmp	r2, #0
200059ba:	dc9d      	bgt.n	200058f8 <_fflush_r+0x60>
200059bc:	e7e5      	b.n	2000598a <_fflush_r+0xf2>
200059be:	2301      	movs	r3, #1
200059c0:	4640      	mov	r0, r8
200059c2:	6a21      	ldr	r1, [r4, #32]
200059c4:	47b0      	blx	r6
200059c6:	f1b0 3fff 	cmp.w	r0, #4294967295
200059ca:	4605      	mov	r5, r0
200059cc:	d002      	beq.n	200059d4 <_fflush_r+0x13c>
200059ce:	89a3      	ldrh	r3, [r4, #12]
200059d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200059d2:	e79a      	b.n	2000590a <_fflush_r+0x72>
200059d4:	f8d8 3000 	ldr.w	r3, [r8]
200059d8:	2b1d      	cmp	r3, #29
200059da:	d0d6      	beq.n	2000598a <_fflush_r+0xf2>
200059dc:	89a3      	ldrh	r3, [r4, #12]
200059de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200059e2:	81a3      	strh	r3, [r4, #12]
200059e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200059e8 <fflush>:
200059e8:	4601      	mov	r1, r0
200059ea:	b128      	cbz	r0, 200059f8 <fflush+0x10>
200059ec:	f648 6380 	movw	r3, #36480	; 0x8e80
200059f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059f4:	6818      	ldr	r0, [r3, #0]
200059f6:	e74f      	b.n	20005898 <_fflush_r>
200059f8:	f648 33f0 	movw	r3, #35824	; 0x8bf0
200059fc:	f645 0199 	movw	r1, #22681	; 0x5899
20005a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a04:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a08:	6818      	ldr	r0, [r3, #0]
20005a0a:	f000 bbb3 	b.w	20006174 <_fwalk_reent>
20005a0e:	bf00      	nop

20005a10 <__sfp_lock_acquire>:
20005a10:	4770      	bx	lr
20005a12:	bf00      	nop

20005a14 <__sfp_lock_release>:
20005a14:	4770      	bx	lr
20005a16:	bf00      	nop

20005a18 <__sinit_lock_acquire>:
20005a18:	4770      	bx	lr
20005a1a:	bf00      	nop

20005a1c <__sinit_lock_release>:
20005a1c:	4770      	bx	lr
20005a1e:	bf00      	nop

20005a20 <__fp_lock>:
20005a20:	2000      	movs	r0, #0
20005a22:	4770      	bx	lr

20005a24 <__fp_unlock>:
20005a24:	2000      	movs	r0, #0
20005a26:	4770      	bx	lr

20005a28 <__fp_unlock_all>:
20005a28:	f648 6380 	movw	r3, #36480	; 0x8e80
20005a2c:	f645 2125 	movw	r1, #23077	; 0x5a25
20005a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a38:	6818      	ldr	r0, [r3, #0]
20005a3a:	f000 bbc5 	b.w	200061c8 <_fwalk>
20005a3e:	bf00      	nop

20005a40 <__fp_lock_all>:
20005a40:	f648 6380 	movw	r3, #36480	; 0x8e80
20005a44:	f645 2121 	movw	r1, #23073	; 0x5a21
20005a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a50:	6818      	ldr	r0, [r3, #0]
20005a52:	f000 bbb9 	b.w	200061c8 <_fwalk>
20005a56:	bf00      	nop

20005a58 <_cleanup_r>:
20005a58:	f647 317d 	movw	r1, #31613	; 0x7b7d
20005a5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a60:	f000 bbb2 	b.w	200061c8 <_fwalk>

20005a64 <_cleanup>:
20005a64:	f648 33f0 	movw	r3, #35824	; 0x8bf0
20005a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a6c:	6818      	ldr	r0, [r3, #0]
20005a6e:	e7f3      	b.n	20005a58 <_cleanup_r>

20005a70 <std>:
20005a70:	b510      	push	{r4, lr}
20005a72:	4604      	mov	r4, r0
20005a74:	2300      	movs	r3, #0
20005a76:	305c      	adds	r0, #92	; 0x5c
20005a78:	81a1      	strh	r1, [r4, #12]
20005a7a:	4619      	mov	r1, r3
20005a7c:	81e2      	strh	r2, [r4, #14]
20005a7e:	2208      	movs	r2, #8
20005a80:	6023      	str	r3, [r4, #0]
20005a82:	6063      	str	r3, [r4, #4]
20005a84:	60a3      	str	r3, [r4, #8]
20005a86:	6663      	str	r3, [r4, #100]	; 0x64
20005a88:	6123      	str	r3, [r4, #16]
20005a8a:	6163      	str	r3, [r4, #20]
20005a8c:	61a3      	str	r3, [r4, #24]
20005a8e:	f7fd f8f5 	bl	20002c7c <memset>
20005a92:	f647 003d 	movw	r0, #30781	; 0x783d
20005a96:	f647 0101 	movw	r1, #30721	; 0x7801
20005a9a:	f247 72d9 	movw	r2, #30681	; 0x77d9
20005a9e:	f247 73d1 	movw	r3, #30673	; 0x77d1
20005aa2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005aa6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005aaa:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ab2:	6260      	str	r0, [r4, #36]	; 0x24
20005ab4:	62a1      	str	r1, [r4, #40]	; 0x28
20005ab6:	62e2      	str	r2, [r4, #44]	; 0x2c
20005ab8:	6323      	str	r3, [r4, #48]	; 0x30
20005aba:	6224      	str	r4, [r4, #32]
20005abc:	bd10      	pop	{r4, pc}
20005abe:	bf00      	nop

20005ac0 <__sfmoreglue>:
20005ac0:	b570      	push	{r4, r5, r6, lr}
20005ac2:	2568      	movs	r5, #104	; 0x68
20005ac4:	460e      	mov	r6, r1
20005ac6:	fb05 f501 	mul.w	r5, r5, r1
20005aca:	f105 010c 	add.w	r1, r5, #12
20005ace:	f000 fc59 	bl	20006384 <_malloc_r>
20005ad2:	4604      	mov	r4, r0
20005ad4:	b148      	cbz	r0, 20005aea <__sfmoreglue+0x2a>
20005ad6:	f100 030c 	add.w	r3, r0, #12
20005ada:	2100      	movs	r1, #0
20005adc:	6046      	str	r6, [r0, #4]
20005ade:	462a      	mov	r2, r5
20005ae0:	4618      	mov	r0, r3
20005ae2:	6021      	str	r1, [r4, #0]
20005ae4:	60a3      	str	r3, [r4, #8]
20005ae6:	f7fd f8c9 	bl	20002c7c <memset>
20005aea:	4620      	mov	r0, r4
20005aec:	bd70      	pop	{r4, r5, r6, pc}
20005aee:	bf00      	nop

20005af0 <__sfp>:
20005af0:	f648 33f0 	movw	r3, #35824	; 0x8bf0
20005af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005af8:	b570      	push	{r4, r5, r6, lr}
20005afa:	681d      	ldr	r5, [r3, #0]
20005afc:	4606      	mov	r6, r0
20005afe:	69ab      	ldr	r3, [r5, #24]
20005b00:	2b00      	cmp	r3, #0
20005b02:	d02a      	beq.n	20005b5a <__sfp+0x6a>
20005b04:	35d8      	adds	r5, #216	; 0xd8
20005b06:	686b      	ldr	r3, [r5, #4]
20005b08:	68ac      	ldr	r4, [r5, #8]
20005b0a:	3b01      	subs	r3, #1
20005b0c:	d503      	bpl.n	20005b16 <__sfp+0x26>
20005b0e:	e020      	b.n	20005b52 <__sfp+0x62>
20005b10:	3468      	adds	r4, #104	; 0x68
20005b12:	3b01      	subs	r3, #1
20005b14:	d41d      	bmi.n	20005b52 <__sfp+0x62>
20005b16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20005b1a:	2a00      	cmp	r2, #0
20005b1c:	d1f8      	bne.n	20005b10 <__sfp+0x20>
20005b1e:	2500      	movs	r5, #0
20005b20:	f04f 33ff 	mov.w	r3, #4294967295
20005b24:	6665      	str	r5, [r4, #100]	; 0x64
20005b26:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20005b2a:	81e3      	strh	r3, [r4, #14]
20005b2c:	4629      	mov	r1, r5
20005b2e:	f04f 0301 	mov.w	r3, #1
20005b32:	6025      	str	r5, [r4, #0]
20005b34:	81a3      	strh	r3, [r4, #12]
20005b36:	2208      	movs	r2, #8
20005b38:	60a5      	str	r5, [r4, #8]
20005b3a:	6065      	str	r5, [r4, #4]
20005b3c:	6125      	str	r5, [r4, #16]
20005b3e:	6165      	str	r5, [r4, #20]
20005b40:	61a5      	str	r5, [r4, #24]
20005b42:	f7fd f89b 	bl	20002c7c <memset>
20005b46:	64e5      	str	r5, [r4, #76]	; 0x4c
20005b48:	6365      	str	r5, [r4, #52]	; 0x34
20005b4a:	63a5      	str	r5, [r4, #56]	; 0x38
20005b4c:	64a5      	str	r5, [r4, #72]	; 0x48
20005b4e:	4620      	mov	r0, r4
20005b50:	bd70      	pop	{r4, r5, r6, pc}
20005b52:	6828      	ldr	r0, [r5, #0]
20005b54:	b128      	cbz	r0, 20005b62 <__sfp+0x72>
20005b56:	4605      	mov	r5, r0
20005b58:	e7d5      	b.n	20005b06 <__sfp+0x16>
20005b5a:	4628      	mov	r0, r5
20005b5c:	f000 f80c 	bl	20005b78 <__sinit>
20005b60:	e7d0      	b.n	20005b04 <__sfp+0x14>
20005b62:	4630      	mov	r0, r6
20005b64:	2104      	movs	r1, #4
20005b66:	f7ff ffab 	bl	20005ac0 <__sfmoreglue>
20005b6a:	6028      	str	r0, [r5, #0]
20005b6c:	2800      	cmp	r0, #0
20005b6e:	d1f2      	bne.n	20005b56 <__sfp+0x66>
20005b70:	230c      	movs	r3, #12
20005b72:	4604      	mov	r4, r0
20005b74:	6033      	str	r3, [r6, #0]
20005b76:	e7ea      	b.n	20005b4e <__sfp+0x5e>

20005b78 <__sinit>:
20005b78:	b570      	push	{r4, r5, r6, lr}
20005b7a:	6986      	ldr	r6, [r0, #24]
20005b7c:	4604      	mov	r4, r0
20005b7e:	b106      	cbz	r6, 20005b82 <__sinit+0xa>
20005b80:	bd70      	pop	{r4, r5, r6, pc}
20005b82:	f645 2359 	movw	r3, #23129	; 0x5a59
20005b86:	2501      	movs	r5, #1
20005b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b8c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005b90:	6283      	str	r3, [r0, #40]	; 0x28
20005b92:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20005b96:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005b9a:	6185      	str	r5, [r0, #24]
20005b9c:	f7ff ffa8 	bl	20005af0 <__sfp>
20005ba0:	6060      	str	r0, [r4, #4]
20005ba2:	4620      	mov	r0, r4
20005ba4:	f7ff ffa4 	bl	20005af0 <__sfp>
20005ba8:	60a0      	str	r0, [r4, #8]
20005baa:	4620      	mov	r0, r4
20005bac:	f7ff ffa0 	bl	20005af0 <__sfp>
20005bb0:	4632      	mov	r2, r6
20005bb2:	2104      	movs	r1, #4
20005bb4:	4623      	mov	r3, r4
20005bb6:	60e0      	str	r0, [r4, #12]
20005bb8:	6860      	ldr	r0, [r4, #4]
20005bba:	f7ff ff59 	bl	20005a70 <std>
20005bbe:	462a      	mov	r2, r5
20005bc0:	68a0      	ldr	r0, [r4, #8]
20005bc2:	2109      	movs	r1, #9
20005bc4:	4623      	mov	r3, r4
20005bc6:	f7ff ff53 	bl	20005a70 <std>
20005bca:	4623      	mov	r3, r4
20005bcc:	68e0      	ldr	r0, [r4, #12]
20005bce:	2112      	movs	r1, #18
20005bd0:	2202      	movs	r2, #2
20005bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005bd6:	e74b      	b.n	20005a70 <std>

20005bd8 <_malloc_trim_r>:
20005bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005bda:	f648 7474 	movw	r4, #36724	; 0x8f74
20005bde:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005be2:	460f      	mov	r7, r1
20005be4:	4605      	mov	r5, r0
20005be6:	f000 ff35 	bl	20006a54 <__malloc_lock>
20005bea:	68a3      	ldr	r3, [r4, #8]
20005bec:	685e      	ldr	r6, [r3, #4]
20005bee:	f026 0603 	bic.w	r6, r6, #3
20005bf2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20005bf6:	330f      	adds	r3, #15
20005bf8:	1bdf      	subs	r7, r3, r7
20005bfa:	0b3f      	lsrs	r7, r7, #12
20005bfc:	3f01      	subs	r7, #1
20005bfe:	033f      	lsls	r7, r7, #12
20005c00:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20005c04:	db07      	blt.n	20005c16 <_malloc_trim_r+0x3e>
20005c06:	2100      	movs	r1, #0
20005c08:	4628      	mov	r0, r5
20005c0a:	f001 fdcd 	bl	200077a8 <_sbrk_r>
20005c0e:	68a3      	ldr	r3, [r4, #8]
20005c10:	18f3      	adds	r3, r6, r3
20005c12:	4283      	cmp	r3, r0
20005c14:	d004      	beq.n	20005c20 <_malloc_trim_r+0x48>
20005c16:	4628      	mov	r0, r5
20005c18:	f000 ff1e 	bl	20006a58 <__malloc_unlock>
20005c1c:	2000      	movs	r0, #0
20005c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005c20:	4279      	negs	r1, r7
20005c22:	4628      	mov	r0, r5
20005c24:	f001 fdc0 	bl	200077a8 <_sbrk_r>
20005c28:	f1b0 3fff 	cmp.w	r0, #4294967295
20005c2c:	d010      	beq.n	20005c50 <_malloc_trim_r+0x78>
20005c2e:	68a2      	ldr	r2, [r4, #8]
20005c30:	f249 3394 	movw	r3, #37780	; 0x9394
20005c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c38:	1bf6      	subs	r6, r6, r7
20005c3a:	f046 0601 	orr.w	r6, r6, #1
20005c3e:	4628      	mov	r0, r5
20005c40:	6056      	str	r6, [r2, #4]
20005c42:	681a      	ldr	r2, [r3, #0]
20005c44:	1bd7      	subs	r7, r2, r7
20005c46:	601f      	str	r7, [r3, #0]
20005c48:	f000 ff06 	bl	20006a58 <__malloc_unlock>
20005c4c:	2001      	movs	r0, #1
20005c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005c50:	2100      	movs	r1, #0
20005c52:	4628      	mov	r0, r5
20005c54:	f001 fda8 	bl	200077a8 <_sbrk_r>
20005c58:	68a3      	ldr	r3, [r4, #8]
20005c5a:	1ac2      	subs	r2, r0, r3
20005c5c:	2a0f      	cmp	r2, #15
20005c5e:	ddda      	ble.n	20005c16 <_malloc_trim_r+0x3e>
20005c60:	f249 347c 	movw	r4, #37756	; 0x937c
20005c64:	f249 3194 	movw	r1, #37780	; 0x9394
20005c68:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005c6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005c70:	f042 0201 	orr.w	r2, r2, #1
20005c74:	6824      	ldr	r4, [r4, #0]
20005c76:	1b00      	subs	r0, r0, r4
20005c78:	6008      	str	r0, [r1, #0]
20005c7a:	605a      	str	r2, [r3, #4]
20005c7c:	e7cb      	b.n	20005c16 <_malloc_trim_r+0x3e>
20005c7e:	bf00      	nop

20005c80 <_free_r>:
20005c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005c84:	4605      	mov	r5, r0
20005c86:	460c      	mov	r4, r1
20005c88:	2900      	cmp	r1, #0
20005c8a:	f000 8088 	beq.w	20005d9e <_free_r+0x11e>
20005c8e:	f000 fee1 	bl	20006a54 <__malloc_lock>
20005c92:	f1a4 0208 	sub.w	r2, r4, #8
20005c96:	f648 7074 	movw	r0, #36724	; 0x8f74
20005c9a:	6856      	ldr	r6, [r2, #4]
20005c9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005ca0:	f026 0301 	bic.w	r3, r6, #1
20005ca4:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005ca8:	18d1      	adds	r1, r2, r3
20005caa:	458c      	cmp	ip, r1
20005cac:	684f      	ldr	r7, [r1, #4]
20005cae:	f027 0703 	bic.w	r7, r7, #3
20005cb2:	f000 8095 	beq.w	20005de0 <_free_r+0x160>
20005cb6:	f016 0601 	ands.w	r6, r6, #1
20005cba:	604f      	str	r7, [r1, #4]
20005cbc:	d05f      	beq.n	20005d7e <_free_r+0xfe>
20005cbe:	2600      	movs	r6, #0
20005cc0:	19cc      	adds	r4, r1, r7
20005cc2:	6864      	ldr	r4, [r4, #4]
20005cc4:	f014 0f01 	tst.w	r4, #1
20005cc8:	d106      	bne.n	20005cd8 <_free_r+0x58>
20005cca:	19db      	adds	r3, r3, r7
20005ccc:	2e00      	cmp	r6, #0
20005cce:	d07a      	beq.n	20005dc6 <_free_r+0x146>
20005cd0:	688c      	ldr	r4, [r1, #8]
20005cd2:	68c9      	ldr	r1, [r1, #12]
20005cd4:	608c      	str	r4, [r1, #8]
20005cd6:	60e1      	str	r1, [r4, #12]
20005cd8:	f043 0101 	orr.w	r1, r3, #1
20005cdc:	50d3      	str	r3, [r2, r3]
20005cde:	6051      	str	r1, [r2, #4]
20005ce0:	2e00      	cmp	r6, #0
20005ce2:	d147      	bne.n	20005d74 <_free_r+0xf4>
20005ce4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005ce8:	d35b      	bcc.n	20005da2 <_free_r+0x122>
20005cea:	0a59      	lsrs	r1, r3, #9
20005cec:	2904      	cmp	r1, #4
20005cee:	bf9e      	ittt	ls
20005cf0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005cf4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005cf8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005cfc:	d928      	bls.n	20005d50 <_free_r+0xd0>
20005cfe:	2914      	cmp	r1, #20
20005d00:	bf9c      	itt	ls
20005d02:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005d06:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005d0a:	d921      	bls.n	20005d50 <_free_r+0xd0>
20005d0c:	2954      	cmp	r1, #84	; 0x54
20005d0e:	bf9e      	ittt	ls
20005d10:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005d14:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005d18:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005d1c:	d918      	bls.n	20005d50 <_free_r+0xd0>
20005d1e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005d22:	bf9e      	ittt	ls
20005d24:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005d28:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20005d2c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005d30:	d90e      	bls.n	20005d50 <_free_r+0xd0>
20005d32:	f240 5c54 	movw	ip, #1364	; 0x554
20005d36:	4561      	cmp	r1, ip
20005d38:	bf95      	itete	ls
20005d3a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20005d3e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005d42:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005d46:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20005d4a:	bf98      	it	ls
20005d4c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005d50:	1904      	adds	r4, r0, r4
20005d52:	68a1      	ldr	r1, [r4, #8]
20005d54:	42a1      	cmp	r1, r4
20005d56:	d103      	bne.n	20005d60 <_free_r+0xe0>
20005d58:	e064      	b.n	20005e24 <_free_r+0x1a4>
20005d5a:	6889      	ldr	r1, [r1, #8]
20005d5c:	428c      	cmp	r4, r1
20005d5e:	d004      	beq.n	20005d6a <_free_r+0xea>
20005d60:	6848      	ldr	r0, [r1, #4]
20005d62:	f020 0003 	bic.w	r0, r0, #3
20005d66:	4283      	cmp	r3, r0
20005d68:	d3f7      	bcc.n	20005d5a <_free_r+0xda>
20005d6a:	68cb      	ldr	r3, [r1, #12]
20005d6c:	60d3      	str	r3, [r2, #12]
20005d6e:	6091      	str	r1, [r2, #8]
20005d70:	60ca      	str	r2, [r1, #12]
20005d72:	609a      	str	r2, [r3, #8]
20005d74:	4628      	mov	r0, r5
20005d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005d7a:	f000 be6d 	b.w	20006a58 <__malloc_unlock>
20005d7e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20005d82:	f100 0c08 	add.w	ip, r0, #8
20005d86:	1b12      	subs	r2, r2, r4
20005d88:	191b      	adds	r3, r3, r4
20005d8a:	6894      	ldr	r4, [r2, #8]
20005d8c:	4564      	cmp	r4, ip
20005d8e:	d047      	beq.n	20005e20 <_free_r+0x1a0>
20005d90:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20005d94:	f8cc 4008 	str.w	r4, [ip, #8]
20005d98:	f8c4 c00c 	str.w	ip, [r4, #12]
20005d9c:	e790      	b.n	20005cc0 <_free_r+0x40>
20005d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005da2:	08db      	lsrs	r3, r3, #3
20005da4:	f04f 0c01 	mov.w	ip, #1
20005da8:	6846      	ldr	r6, [r0, #4]
20005daa:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005dae:	109b      	asrs	r3, r3, #2
20005db0:	fa0c f303 	lsl.w	r3, ip, r3
20005db4:	60d1      	str	r1, [r2, #12]
20005db6:	688c      	ldr	r4, [r1, #8]
20005db8:	ea46 0303 	orr.w	r3, r6, r3
20005dbc:	6043      	str	r3, [r0, #4]
20005dbe:	6094      	str	r4, [r2, #8]
20005dc0:	60e2      	str	r2, [r4, #12]
20005dc2:	608a      	str	r2, [r1, #8]
20005dc4:	e7d6      	b.n	20005d74 <_free_r+0xf4>
20005dc6:	688c      	ldr	r4, [r1, #8]
20005dc8:	4f1c      	ldr	r7, [pc, #112]	; (20005e3c <_free_r+0x1bc>)
20005dca:	42bc      	cmp	r4, r7
20005dcc:	d181      	bne.n	20005cd2 <_free_r+0x52>
20005dce:	50d3      	str	r3, [r2, r3]
20005dd0:	f043 0301 	orr.w	r3, r3, #1
20005dd4:	60e2      	str	r2, [r4, #12]
20005dd6:	60a2      	str	r2, [r4, #8]
20005dd8:	6053      	str	r3, [r2, #4]
20005dda:	6094      	str	r4, [r2, #8]
20005ddc:	60d4      	str	r4, [r2, #12]
20005dde:	e7c9      	b.n	20005d74 <_free_r+0xf4>
20005de0:	18fb      	adds	r3, r7, r3
20005de2:	f016 0f01 	tst.w	r6, #1
20005de6:	d107      	bne.n	20005df8 <_free_r+0x178>
20005de8:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005dec:	1a52      	subs	r2, r2, r1
20005dee:	185b      	adds	r3, r3, r1
20005df0:	68d4      	ldr	r4, [r2, #12]
20005df2:	6891      	ldr	r1, [r2, #8]
20005df4:	60a1      	str	r1, [r4, #8]
20005df6:	60cc      	str	r4, [r1, #12]
20005df8:	f249 3180 	movw	r1, #37760	; 0x9380
20005dfc:	6082      	str	r2, [r0, #8]
20005dfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005e02:	f043 0001 	orr.w	r0, r3, #1
20005e06:	6050      	str	r0, [r2, #4]
20005e08:	680a      	ldr	r2, [r1, #0]
20005e0a:	4293      	cmp	r3, r2
20005e0c:	d3b2      	bcc.n	20005d74 <_free_r+0xf4>
20005e0e:	f249 3390 	movw	r3, #37776	; 0x9390
20005e12:	4628      	mov	r0, r5
20005e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e18:	6819      	ldr	r1, [r3, #0]
20005e1a:	f7ff fedd 	bl	20005bd8 <_malloc_trim_r>
20005e1e:	e7a9      	b.n	20005d74 <_free_r+0xf4>
20005e20:	2601      	movs	r6, #1
20005e22:	e74d      	b.n	20005cc0 <_free_r+0x40>
20005e24:	2601      	movs	r6, #1
20005e26:	6844      	ldr	r4, [r0, #4]
20005e28:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005e2c:	460b      	mov	r3, r1
20005e2e:	fa06 fc0c 	lsl.w	ip, r6, ip
20005e32:	ea44 040c 	orr.w	r4, r4, ip
20005e36:	6044      	str	r4, [r0, #4]
20005e38:	e798      	b.n	20005d6c <_free_r+0xec>
20005e3a:	bf00      	nop
20005e3c:	20008f7c 	.word	0x20008f7c

20005e40 <__sfvwrite_r>:
20005e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005e44:	6893      	ldr	r3, [r2, #8]
20005e46:	b085      	sub	sp, #20
20005e48:	4690      	mov	r8, r2
20005e4a:	460c      	mov	r4, r1
20005e4c:	9003      	str	r0, [sp, #12]
20005e4e:	2b00      	cmp	r3, #0
20005e50:	d064      	beq.n	20005f1c <__sfvwrite_r+0xdc>
20005e52:	8988      	ldrh	r0, [r1, #12]
20005e54:	fa1f fa80 	uxth.w	sl, r0
20005e58:	f01a 0f08 	tst.w	sl, #8
20005e5c:	f000 80a0 	beq.w	20005fa0 <__sfvwrite_r+0x160>
20005e60:	690b      	ldr	r3, [r1, #16]
20005e62:	2b00      	cmp	r3, #0
20005e64:	f000 809c 	beq.w	20005fa0 <__sfvwrite_r+0x160>
20005e68:	f01a 0b02 	ands.w	fp, sl, #2
20005e6c:	f8d8 5000 	ldr.w	r5, [r8]
20005e70:	bf1c      	itt	ne
20005e72:	f04f 0a00 	movne.w	sl, #0
20005e76:	4657      	movne	r7, sl
20005e78:	d136      	bne.n	20005ee8 <__sfvwrite_r+0xa8>
20005e7a:	f01a 0a01 	ands.w	sl, sl, #1
20005e7e:	bf1d      	ittte	ne
20005e80:	46dc      	movne	ip, fp
20005e82:	46d9      	movne	r9, fp
20005e84:	465f      	movne	r7, fp
20005e86:	4656      	moveq	r6, sl
20005e88:	d152      	bne.n	20005f30 <__sfvwrite_r+0xf0>
20005e8a:	b326      	cbz	r6, 20005ed6 <__sfvwrite_r+0x96>
20005e8c:	b280      	uxth	r0, r0
20005e8e:	68a7      	ldr	r7, [r4, #8]
20005e90:	f410 7f00 	tst.w	r0, #512	; 0x200
20005e94:	f000 808f 	beq.w	20005fb6 <__sfvwrite_r+0x176>
20005e98:	42be      	cmp	r6, r7
20005e9a:	46bb      	mov	fp, r7
20005e9c:	f080 80a7 	bcs.w	20005fee <__sfvwrite_r+0x1ae>
20005ea0:	6820      	ldr	r0, [r4, #0]
20005ea2:	4637      	mov	r7, r6
20005ea4:	46b3      	mov	fp, r6
20005ea6:	465a      	mov	r2, fp
20005ea8:	4651      	mov	r1, sl
20005eaa:	f000 fd77 	bl	2000699c <memmove>
20005eae:	68a2      	ldr	r2, [r4, #8]
20005eb0:	6823      	ldr	r3, [r4, #0]
20005eb2:	46b1      	mov	r9, r6
20005eb4:	1bd7      	subs	r7, r2, r7
20005eb6:	60a7      	str	r7, [r4, #8]
20005eb8:	4637      	mov	r7, r6
20005eba:	445b      	add	r3, fp
20005ebc:	6023      	str	r3, [r4, #0]
20005ebe:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005ec2:	ebc9 0606 	rsb	r6, r9, r6
20005ec6:	44ca      	add	sl, r9
20005ec8:	1bdf      	subs	r7, r3, r7
20005eca:	f8c8 7008 	str.w	r7, [r8, #8]
20005ece:	b32f      	cbz	r7, 20005f1c <__sfvwrite_r+0xdc>
20005ed0:	89a0      	ldrh	r0, [r4, #12]
20005ed2:	2e00      	cmp	r6, #0
20005ed4:	d1da      	bne.n	20005e8c <__sfvwrite_r+0x4c>
20005ed6:	f8d5 a000 	ldr.w	sl, [r5]
20005eda:	686e      	ldr	r6, [r5, #4]
20005edc:	3508      	adds	r5, #8
20005ede:	e7d4      	b.n	20005e8a <__sfvwrite_r+0x4a>
20005ee0:	f8d5 a000 	ldr.w	sl, [r5]
20005ee4:	686f      	ldr	r7, [r5, #4]
20005ee6:	3508      	adds	r5, #8
20005ee8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005eec:	bf34      	ite	cc
20005eee:	463b      	movcc	r3, r7
20005ef0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005ef4:	4652      	mov	r2, sl
20005ef6:	9803      	ldr	r0, [sp, #12]
20005ef8:	2f00      	cmp	r7, #0
20005efa:	d0f1      	beq.n	20005ee0 <__sfvwrite_r+0xa0>
20005efc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005efe:	6a21      	ldr	r1, [r4, #32]
20005f00:	47b0      	blx	r6
20005f02:	2800      	cmp	r0, #0
20005f04:	4482      	add	sl, r0
20005f06:	ebc0 0707 	rsb	r7, r0, r7
20005f0a:	f340 80ec 	ble.w	200060e6 <__sfvwrite_r+0x2a6>
20005f0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005f12:	1a18      	subs	r0, r3, r0
20005f14:	f8c8 0008 	str.w	r0, [r8, #8]
20005f18:	2800      	cmp	r0, #0
20005f1a:	d1e5      	bne.n	20005ee8 <__sfvwrite_r+0xa8>
20005f1c:	2000      	movs	r0, #0
20005f1e:	b005      	add	sp, #20
20005f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005f24:	f8d5 9000 	ldr.w	r9, [r5]
20005f28:	f04f 0c00 	mov.w	ip, #0
20005f2c:	686f      	ldr	r7, [r5, #4]
20005f2e:	3508      	adds	r5, #8
20005f30:	2f00      	cmp	r7, #0
20005f32:	d0f7      	beq.n	20005f24 <__sfvwrite_r+0xe4>
20005f34:	f1bc 0f00 	cmp.w	ip, #0
20005f38:	f000 80b5 	beq.w	200060a6 <__sfvwrite_r+0x266>
20005f3c:	6963      	ldr	r3, [r4, #20]
20005f3e:	45bb      	cmp	fp, r7
20005f40:	bf34      	ite	cc
20005f42:	46da      	movcc	sl, fp
20005f44:	46ba      	movcs	sl, r7
20005f46:	68a6      	ldr	r6, [r4, #8]
20005f48:	6820      	ldr	r0, [r4, #0]
20005f4a:	6922      	ldr	r2, [r4, #16]
20005f4c:	199e      	adds	r6, r3, r6
20005f4e:	4290      	cmp	r0, r2
20005f50:	bf94      	ite	ls
20005f52:	2200      	movls	r2, #0
20005f54:	2201      	movhi	r2, #1
20005f56:	45b2      	cmp	sl, r6
20005f58:	bfd4      	ite	le
20005f5a:	2200      	movle	r2, #0
20005f5c:	f002 0201 	andgt.w	r2, r2, #1
20005f60:	2a00      	cmp	r2, #0
20005f62:	f040 80ae 	bne.w	200060c2 <__sfvwrite_r+0x282>
20005f66:	459a      	cmp	sl, r3
20005f68:	f2c0 8082 	blt.w	20006070 <__sfvwrite_r+0x230>
20005f6c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005f6e:	464a      	mov	r2, r9
20005f70:	f8cd c004 	str.w	ip, [sp, #4]
20005f74:	9803      	ldr	r0, [sp, #12]
20005f76:	6a21      	ldr	r1, [r4, #32]
20005f78:	47b0      	blx	r6
20005f7a:	f8dd c004 	ldr.w	ip, [sp, #4]
20005f7e:	1e06      	subs	r6, r0, #0
20005f80:	f340 80b1 	ble.w	200060e6 <__sfvwrite_r+0x2a6>
20005f84:	ebbb 0b06 	subs.w	fp, fp, r6
20005f88:	f000 8086 	beq.w	20006098 <__sfvwrite_r+0x258>
20005f8c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005f90:	44b1      	add	r9, r6
20005f92:	1bbf      	subs	r7, r7, r6
20005f94:	1b9e      	subs	r6, r3, r6
20005f96:	f8c8 6008 	str.w	r6, [r8, #8]
20005f9a:	2e00      	cmp	r6, #0
20005f9c:	d1c8      	bne.n	20005f30 <__sfvwrite_r+0xf0>
20005f9e:	e7bd      	b.n	20005f1c <__sfvwrite_r+0xdc>
20005fa0:	9803      	ldr	r0, [sp, #12]
20005fa2:	4621      	mov	r1, r4
20005fa4:	f7fe fc1a 	bl	200047dc <__swsetup_r>
20005fa8:	2800      	cmp	r0, #0
20005faa:	f040 80d4 	bne.w	20006156 <__sfvwrite_r+0x316>
20005fae:	89a0      	ldrh	r0, [r4, #12]
20005fb0:	fa1f fa80 	uxth.w	sl, r0
20005fb4:	e758      	b.n	20005e68 <__sfvwrite_r+0x28>
20005fb6:	6820      	ldr	r0, [r4, #0]
20005fb8:	46b9      	mov	r9, r7
20005fba:	6923      	ldr	r3, [r4, #16]
20005fbc:	4298      	cmp	r0, r3
20005fbe:	bf94      	ite	ls
20005fc0:	2300      	movls	r3, #0
20005fc2:	2301      	movhi	r3, #1
20005fc4:	42b7      	cmp	r7, r6
20005fc6:	bf2c      	ite	cs
20005fc8:	2300      	movcs	r3, #0
20005fca:	f003 0301 	andcc.w	r3, r3, #1
20005fce:	2b00      	cmp	r3, #0
20005fd0:	f040 809d 	bne.w	2000610e <__sfvwrite_r+0x2ce>
20005fd4:	6963      	ldr	r3, [r4, #20]
20005fd6:	429e      	cmp	r6, r3
20005fd8:	f0c0 808c 	bcc.w	200060f4 <__sfvwrite_r+0x2b4>
20005fdc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005fde:	4652      	mov	r2, sl
20005fe0:	9803      	ldr	r0, [sp, #12]
20005fe2:	6a21      	ldr	r1, [r4, #32]
20005fe4:	47b8      	blx	r7
20005fe6:	1e07      	subs	r7, r0, #0
20005fe8:	dd7d      	ble.n	200060e6 <__sfvwrite_r+0x2a6>
20005fea:	46b9      	mov	r9, r7
20005fec:	e767      	b.n	20005ebe <__sfvwrite_r+0x7e>
20005fee:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005ff2:	bf08      	it	eq
20005ff4:	6820      	ldreq	r0, [r4, #0]
20005ff6:	f43f af56 	beq.w	20005ea6 <__sfvwrite_r+0x66>
20005ffa:	6962      	ldr	r2, [r4, #20]
20005ffc:	6921      	ldr	r1, [r4, #16]
20005ffe:	6823      	ldr	r3, [r4, #0]
20006000:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006004:	1a5b      	subs	r3, r3, r1
20006006:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000600a:	f103 0c01 	add.w	ip, r3, #1
2000600e:	44b4      	add	ip, r6
20006010:	ea4f 0969 	mov.w	r9, r9, asr #1
20006014:	45e1      	cmp	r9, ip
20006016:	464a      	mov	r2, r9
20006018:	bf3c      	itt	cc
2000601a:	46e1      	movcc	r9, ip
2000601c:	464a      	movcc	r2, r9
2000601e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006022:	f000 8083 	beq.w	2000612c <__sfvwrite_r+0x2ec>
20006026:	4611      	mov	r1, r2
20006028:	9803      	ldr	r0, [sp, #12]
2000602a:	9302      	str	r3, [sp, #8]
2000602c:	f000 f9aa 	bl	20006384 <_malloc_r>
20006030:	9b02      	ldr	r3, [sp, #8]
20006032:	2800      	cmp	r0, #0
20006034:	f000 8099 	beq.w	2000616a <__sfvwrite_r+0x32a>
20006038:	461a      	mov	r2, r3
2000603a:	6921      	ldr	r1, [r4, #16]
2000603c:	9302      	str	r3, [sp, #8]
2000603e:	9001      	str	r0, [sp, #4]
20006040:	f7fc fd54 	bl	20002aec <memcpy>
20006044:	89a2      	ldrh	r2, [r4, #12]
20006046:	9b02      	ldr	r3, [sp, #8]
20006048:	f8dd c004 	ldr.w	ip, [sp, #4]
2000604c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006050:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006054:	81a2      	strh	r2, [r4, #12]
20006056:	ebc3 0209 	rsb	r2, r3, r9
2000605a:	eb0c 0003 	add.w	r0, ip, r3
2000605e:	4637      	mov	r7, r6
20006060:	46b3      	mov	fp, r6
20006062:	60a2      	str	r2, [r4, #8]
20006064:	f8c4 c010 	str.w	ip, [r4, #16]
20006068:	6020      	str	r0, [r4, #0]
2000606a:	f8c4 9014 	str.w	r9, [r4, #20]
2000606e:	e71a      	b.n	20005ea6 <__sfvwrite_r+0x66>
20006070:	4652      	mov	r2, sl
20006072:	4649      	mov	r1, r9
20006074:	4656      	mov	r6, sl
20006076:	f8cd c004 	str.w	ip, [sp, #4]
2000607a:	f000 fc8f 	bl	2000699c <memmove>
2000607e:	68a2      	ldr	r2, [r4, #8]
20006080:	6823      	ldr	r3, [r4, #0]
20006082:	ebbb 0b06 	subs.w	fp, fp, r6
20006086:	ebca 0202 	rsb	r2, sl, r2
2000608a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000608e:	4453      	add	r3, sl
20006090:	60a2      	str	r2, [r4, #8]
20006092:	6023      	str	r3, [r4, #0]
20006094:	f47f af7a 	bne.w	20005f8c <__sfvwrite_r+0x14c>
20006098:	9803      	ldr	r0, [sp, #12]
2000609a:	4621      	mov	r1, r4
2000609c:	f7ff fbfc 	bl	20005898 <_fflush_r>
200060a0:	bb08      	cbnz	r0, 200060e6 <__sfvwrite_r+0x2a6>
200060a2:	46dc      	mov	ip, fp
200060a4:	e772      	b.n	20005f8c <__sfvwrite_r+0x14c>
200060a6:	4648      	mov	r0, r9
200060a8:	210a      	movs	r1, #10
200060aa:	463a      	mov	r2, r7
200060ac:	f000 fc3c 	bl	20006928 <memchr>
200060b0:	2800      	cmp	r0, #0
200060b2:	d04b      	beq.n	2000614c <__sfvwrite_r+0x30c>
200060b4:	f100 0b01 	add.w	fp, r0, #1
200060b8:	f04f 0c01 	mov.w	ip, #1
200060bc:	ebc9 0b0b 	rsb	fp, r9, fp
200060c0:	e73c      	b.n	20005f3c <__sfvwrite_r+0xfc>
200060c2:	4649      	mov	r1, r9
200060c4:	4632      	mov	r2, r6
200060c6:	f8cd c004 	str.w	ip, [sp, #4]
200060ca:	f000 fc67 	bl	2000699c <memmove>
200060ce:	6823      	ldr	r3, [r4, #0]
200060d0:	4621      	mov	r1, r4
200060d2:	9803      	ldr	r0, [sp, #12]
200060d4:	199b      	adds	r3, r3, r6
200060d6:	6023      	str	r3, [r4, #0]
200060d8:	f7ff fbde 	bl	20005898 <_fflush_r>
200060dc:	f8dd c004 	ldr.w	ip, [sp, #4]
200060e0:	2800      	cmp	r0, #0
200060e2:	f43f af4f 	beq.w	20005f84 <__sfvwrite_r+0x144>
200060e6:	89a3      	ldrh	r3, [r4, #12]
200060e8:	f04f 30ff 	mov.w	r0, #4294967295
200060ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200060f0:	81a3      	strh	r3, [r4, #12]
200060f2:	e714      	b.n	20005f1e <__sfvwrite_r+0xde>
200060f4:	4632      	mov	r2, r6
200060f6:	4651      	mov	r1, sl
200060f8:	f000 fc50 	bl	2000699c <memmove>
200060fc:	68a2      	ldr	r2, [r4, #8]
200060fe:	6823      	ldr	r3, [r4, #0]
20006100:	4637      	mov	r7, r6
20006102:	1b92      	subs	r2, r2, r6
20006104:	46b1      	mov	r9, r6
20006106:	199b      	adds	r3, r3, r6
20006108:	60a2      	str	r2, [r4, #8]
2000610a:	6023      	str	r3, [r4, #0]
2000610c:	e6d7      	b.n	20005ebe <__sfvwrite_r+0x7e>
2000610e:	4651      	mov	r1, sl
20006110:	463a      	mov	r2, r7
20006112:	f000 fc43 	bl	2000699c <memmove>
20006116:	6823      	ldr	r3, [r4, #0]
20006118:	9803      	ldr	r0, [sp, #12]
2000611a:	4621      	mov	r1, r4
2000611c:	19db      	adds	r3, r3, r7
2000611e:	6023      	str	r3, [r4, #0]
20006120:	f7ff fbba 	bl	20005898 <_fflush_r>
20006124:	2800      	cmp	r0, #0
20006126:	f43f aeca 	beq.w	20005ebe <__sfvwrite_r+0x7e>
2000612a:	e7dc      	b.n	200060e6 <__sfvwrite_r+0x2a6>
2000612c:	9803      	ldr	r0, [sp, #12]
2000612e:	9302      	str	r3, [sp, #8]
20006130:	f001 f940 	bl	200073b4 <_realloc_r>
20006134:	9b02      	ldr	r3, [sp, #8]
20006136:	4684      	mov	ip, r0
20006138:	2800      	cmp	r0, #0
2000613a:	d18c      	bne.n	20006056 <__sfvwrite_r+0x216>
2000613c:	6921      	ldr	r1, [r4, #16]
2000613e:	9803      	ldr	r0, [sp, #12]
20006140:	f7ff fd9e 	bl	20005c80 <_free_r>
20006144:	9903      	ldr	r1, [sp, #12]
20006146:	230c      	movs	r3, #12
20006148:	600b      	str	r3, [r1, #0]
2000614a:	e7cc      	b.n	200060e6 <__sfvwrite_r+0x2a6>
2000614c:	f107 0b01 	add.w	fp, r7, #1
20006150:	f04f 0c01 	mov.w	ip, #1
20006154:	e6f2      	b.n	20005f3c <__sfvwrite_r+0xfc>
20006156:	9903      	ldr	r1, [sp, #12]
20006158:	2209      	movs	r2, #9
2000615a:	89a3      	ldrh	r3, [r4, #12]
2000615c:	f04f 30ff 	mov.w	r0, #4294967295
20006160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006164:	600a      	str	r2, [r1, #0]
20006166:	81a3      	strh	r3, [r4, #12]
20006168:	e6d9      	b.n	20005f1e <__sfvwrite_r+0xde>
2000616a:	9a03      	ldr	r2, [sp, #12]
2000616c:	230c      	movs	r3, #12
2000616e:	6013      	str	r3, [r2, #0]
20006170:	e7b9      	b.n	200060e6 <__sfvwrite_r+0x2a6>
20006172:	bf00      	nop

20006174 <_fwalk_reent>:
20006174:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006178:	4607      	mov	r7, r0
2000617a:	468a      	mov	sl, r1
2000617c:	f7ff fc48 	bl	20005a10 <__sfp_lock_acquire>
20006180:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20006184:	bf08      	it	eq
20006186:	46b0      	moveq	r8, r6
20006188:	d018      	beq.n	200061bc <_fwalk_reent+0x48>
2000618a:	f04f 0800 	mov.w	r8, #0
2000618e:	6875      	ldr	r5, [r6, #4]
20006190:	68b4      	ldr	r4, [r6, #8]
20006192:	3d01      	subs	r5, #1
20006194:	d40f      	bmi.n	200061b6 <_fwalk_reent+0x42>
20006196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000619a:	b14b      	cbz	r3, 200061b0 <_fwalk_reent+0x3c>
2000619c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200061a0:	4621      	mov	r1, r4
200061a2:	4638      	mov	r0, r7
200061a4:	f1b3 3fff 	cmp.w	r3, #4294967295
200061a8:	d002      	beq.n	200061b0 <_fwalk_reent+0x3c>
200061aa:	47d0      	blx	sl
200061ac:	ea48 0800 	orr.w	r8, r8, r0
200061b0:	3468      	adds	r4, #104	; 0x68
200061b2:	3d01      	subs	r5, #1
200061b4:	d5ef      	bpl.n	20006196 <_fwalk_reent+0x22>
200061b6:	6836      	ldr	r6, [r6, #0]
200061b8:	2e00      	cmp	r6, #0
200061ba:	d1e8      	bne.n	2000618e <_fwalk_reent+0x1a>
200061bc:	f7ff fc2a 	bl	20005a14 <__sfp_lock_release>
200061c0:	4640      	mov	r0, r8
200061c2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200061c6:	bf00      	nop

200061c8 <_fwalk>:
200061c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200061cc:	4606      	mov	r6, r0
200061ce:	4688      	mov	r8, r1
200061d0:	f7ff fc1e 	bl	20005a10 <__sfp_lock_acquire>
200061d4:	36d8      	adds	r6, #216	; 0xd8
200061d6:	bf08      	it	eq
200061d8:	4637      	moveq	r7, r6
200061da:	d015      	beq.n	20006208 <_fwalk+0x40>
200061dc:	2700      	movs	r7, #0
200061de:	6875      	ldr	r5, [r6, #4]
200061e0:	68b4      	ldr	r4, [r6, #8]
200061e2:	3d01      	subs	r5, #1
200061e4:	d40d      	bmi.n	20006202 <_fwalk+0x3a>
200061e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200061ea:	b13b      	cbz	r3, 200061fc <_fwalk+0x34>
200061ec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200061f0:	4620      	mov	r0, r4
200061f2:	f1b3 3fff 	cmp.w	r3, #4294967295
200061f6:	d001      	beq.n	200061fc <_fwalk+0x34>
200061f8:	47c0      	blx	r8
200061fa:	4307      	orrs	r7, r0
200061fc:	3468      	adds	r4, #104	; 0x68
200061fe:	3d01      	subs	r5, #1
20006200:	d5f1      	bpl.n	200061e6 <_fwalk+0x1e>
20006202:	6836      	ldr	r6, [r6, #0]
20006204:	2e00      	cmp	r6, #0
20006206:	d1ea      	bne.n	200061de <_fwalk+0x16>
20006208:	f7ff fc04 	bl	20005a14 <__sfp_lock_release>
2000620c:	4638      	mov	r0, r7
2000620e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006212:	bf00      	nop

20006214 <__locale_charset>:
20006214:	f648 43cc 	movw	r3, #36044	; 0x8ccc
20006218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000621c:	6818      	ldr	r0, [r3, #0]
2000621e:	4770      	bx	lr

20006220 <_localeconv_r>:
20006220:	4800      	ldr	r0, [pc, #0]	; (20006224 <_localeconv_r+0x4>)
20006222:	4770      	bx	lr
20006224:	20008cd0 	.word	0x20008cd0

20006228 <localeconv>:
20006228:	4800      	ldr	r0, [pc, #0]	; (2000622c <localeconv+0x4>)
2000622a:	4770      	bx	lr
2000622c:	20008cd0 	.word	0x20008cd0

20006230 <_setlocale_r>:
20006230:	b570      	push	{r4, r5, r6, lr}
20006232:	4605      	mov	r5, r0
20006234:	460e      	mov	r6, r1
20006236:	4614      	mov	r4, r2
20006238:	b172      	cbz	r2, 20006258 <_setlocale_r+0x28>
2000623a:	f648 31f4 	movw	r1, #35828	; 0x8bf4
2000623e:	4610      	mov	r0, r2
20006240:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006244:	f001 fb0c 	bl	20007860 <strcmp>
20006248:	b958      	cbnz	r0, 20006262 <_setlocale_r+0x32>
2000624a:	f648 30f4 	movw	r0, #35828	; 0x8bf4
2000624e:	622c      	str	r4, [r5, #32]
20006250:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006254:	61ee      	str	r6, [r5, #28]
20006256:	bd70      	pop	{r4, r5, r6, pc}
20006258:	f648 30f4 	movw	r0, #35828	; 0x8bf4
2000625c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006260:	bd70      	pop	{r4, r5, r6, pc}
20006262:	f648 4128 	movw	r1, #35880	; 0x8c28
20006266:	4620      	mov	r0, r4
20006268:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000626c:	f001 faf8 	bl	20007860 <strcmp>
20006270:	2800      	cmp	r0, #0
20006272:	d0ea      	beq.n	2000624a <_setlocale_r+0x1a>
20006274:	2000      	movs	r0, #0
20006276:	bd70      	pop	{r4, r5, r6, pc}

20006278 <setlocale>:
20006278:	f648 6380 	movw	r3, #36480	; 0x8e80
2000627c:	460a      	mov	r2, r1
2000627e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006282:	4601      	mov	r1, r0
20006284:	6818      	ldr	r0, [r3, #0]
20006286:	e7d3      	b.n	20006230 <_setlocale_r>

20006288 <__smakebuf_r>:
20006288:	898b      	ldrh	r3, [r1, #12]
2000628a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000628c:	460c      	mov	r4, r1
2000628e:	b29a      	uxth	r2, r3
20006290:	b091      	sub	sp, #68	; 0x44
20006292:	f012 0f02 	tst.w	r2, #2
20006296:	4605      	mov	r5, r0
20006298:	d141      	bne.n	2000631e <__smakebuf_r+0x96>
2000629a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000629e:	2900      	cmp	r1, #0
200062a0:	db18      	blt.n	200062d4 <__smakebuf_r+0x4c>
200062a2:	aa01      	add	r2, sp, #4
200062a4:	f001 fc72 	bl	20007b8c <_fstat_r>
200062a8:	2800      	cmp	r0, #0
200062aa:	db11      	blt.n	200062d0 <__smakebuf_r+0x48>
200062ac:	9b02      	ldr	r3, [sp, #8]
200062ae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200062b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200062b6:	bf14      	ite	ne
200062b8:	2700      	movne	r7, #0
200062ba:	2701      	moveq	r7, #1
200062bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200062c0:	d040      	beq.n	20006344 <__smakebuf_r+0xbc>
200062c2:	89a3      	ldrh	r3, [r4, #12]
200062c4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200062c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200062cc:	81a3      	strh	r3, [r4, #12]
200062ce:	e00b      	b.n	200062e8 <__smakebuf_r+0x60>
200062d0:	89a3      	ldrh	r3, [r4, #12]
200062d2:	b29a      	uxth	r2, r3
200062d4:	f012 0f80 	tst.w	r2, #128	; 0x80
200062d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200062dc:	bf0c      	ite	eq
200062de:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200062e2:	2640      	movne	r6, #64	; 0x40
200062e4:	2700      	movs	r7, #0
200062e6:	81a3      	strh	r3, [r4, #12]
200062e8:	4628      	mov	r0, r5
200062ea:	4631      	mov	r1, r6
200062ec:	f000 f84a 	bl	20006384 <_malloc_r>
200062f0:	b170      	cbz	r0, 20006310 <__smakebuf_r+0x88>
200062f2:	89a1      	ldrh	r1, [r4, #12]
200062f4:	f645 2259 	movw	r2, #23129	; 0x5a59
200062f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200062fc:	6120      	str	r0, [r4, #16]
200062fe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006302:	6166      	str	r6, [r4, #20]
20006304:	62aa      	str	r2, [r5, #40]	; 0x28
20006306:	81a1      	strh	r1, [r4, #12]
20006308:	6020      	str	r0, [r4, #0]
2000630a:	b97f      	cbnz	r7, 2000632c <__smakebuf_r+0xa4>
2000630c:	b011      	add	sp, #68	; 0x44
2000630e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006310:	89a3      	ldrh	r3, [r4, #12]
20006312:	f413 7f00 	tst.w	r3, #512	; 0x200
20006316:	d1f9      	bne.n	2000630c <__smakebuf_r+0x84>
20006318:	f043 0302 	orr.w	r3, r3, #2
2000631c:	81a3      	strh	r3, [r4, #12]
2000631e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006322:	6123      	str	r3, [r4, #16]
20006324:	6023      	str	r3, [r4, #0]
20006326:	2301      	movs	r3, #1
20006328:	6163      	str	r3, [r4, #20]
2000632a:	e7ef      	b.n	2000630c <__smakebuf_r+0x84>
2000632c:	4628      	mov	r0, r5
2000632e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006332:	f001 fc41 	bl	20007bb8 <_isatty_r>
20006336:	2800      	cmp	r0, #0
20006338:	d0e8      	beq.n	2000630c <__smakebuf_r+0x84>
2000633a:	89a3      	ldrh	r3, [r4, #12]
2000633c:	f043 0301 	orr.w	r3, r3, #1
20006340:	81a3      	strh	r3, [r4, #12]
20006342:	e7e3      	b.n	2000630c <__smakebuf_r+0x84>
20006344:	f247 73d9 	movw	r3, #30681	; 0x77d9
20006348:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000634a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000634e:	429a      	cmp	r2, r3
20006350:	d1b7      	bne.n	200062c2 <__smakebuf_r+0x3a>
20006352:	89a2      	ldrh	r2, [r4, #12]
20006354:	f44f 6380 	mov.w	r3, #1024	; 0x400
20006358:	461e      	mov	r6, r3
2000635a:	6523      	str	r3, [r4, #80]	; 0x50
2000635c:	ea42 0303 	orr.w	r3, r2, r3
20006360:	81a3      	strh	r3, [r4, #12]
20006362:	e7c1      	b.n	200062e8 <__smakebuf_r+0x60>

20006364 <free>:
20006364:	f648 6380 	movw	r3, #36480	; 0x8e80
20006368:	4601      	mov	r1, r0
2000636a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000636e:	6818      	ldr	r0, [r3, #0]
20006370:	f7ff bc86 	b.w	20005c80 <_free_r>

20006374 <malloc>:
20006374:	f648 6380 	movw	r3, #36480	; 0x8e80
20006378:	4601      	mov	r1, r0
2000637a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000637e:	6818      	ldr	r0, [r3, #0]
20006380:	f000 b800 	b.w	20006384 <_malloc_r>

20006384 <_malloc_r>:
20006384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006388:	f101 040b 	add.w	r4, r1, #11
2000638c:	2c16      	cmp	r4, #22
2000638e:	b083      	sub	sp, #12
20006390:	4606      	mov	r6, r0
20006392:	d82f      	bhi.n	200063f4 <_malloc_r+0x70>
20006394:	2300      	movs	r3, #0
20006396:	2410      	movs	r4, #16
20006398:	428c      	cmp	r4, r1
2000639a:	bf2c      	ite	cs
2000639c:	4619      	movcs	r1, r3
2000639e:	f043 0101 	orrcc.w	r1, r3, #1
200063a2:	2900      	cmp	r1, #0
200063a4:	d130      	bne.n	20006408 <_malloc_r+0x84>
200063a6:	4630      	mov	r0, r6
200063a8:	f000 fb54 	bl	20006a54 <__malloc_lock>
200063ac:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200063b0:	d22e      	bcs.n	20006410 <_malloc_r+0x8c>
200063b2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200063b6:	f648 7574 	movw	r5, #36724	; 0x8f74
200063ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
200063be:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200063c2:	68d3      	ldr	r3, [r2, #12]
200063c4:	4293      	cmp	r3, r2
200063c6:	f000 8206 	beq.w	200067d6 <_malloc_r+0x452>
200063ca:	685a      	ldr	r2, [r3, #4]
200063cc:	f103 0508 	add.w	r5, r3, #8
200063d0:	68d9      	ldr	r1, [r3, #12]
200063d2:	4630      	mov	r0, r6
200063d4:	f022 0c03 	bic.w	ip, r2, #3
200063d8:	689a      	ldr	r2, [r3, #8]
200063da:	4463      	add	r3, ip
200063dc:	685c      	ldr	r4, [r3, #4]
200063de:	608a      	str	r2, [r1, #8]
200063e0:	f044 0401 	orr.w	r4, r4, #1
200063e4:	60d1      	str	r1, [r2, #12]
200063e6:	605c      	str	r4, [r3, #4]
200063e8:	f000 fb36 	bl	20006a58 <__malloc_unlock>
200063ec:	4628      	mov	r0, r5
200063ee:	b003      	add	sp, #12
200063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200063f4:	f024 0407 	bic.w	r4, r4, #7
200063f8:	0fe3      	lsrs	r3, r4, #31
200063fa:	428c      	cmp	r4, r1
200063fc:	bf2c      	ite	cs
200063fe:	4619      	movcs	r1, r3
20006400:	f043 0101 	orrcc.w	r1, r3, #1
20006404:	2900      	cmp	r1, #0
20006406:	d0ce      	beq.n	200063a6 <_malloc_r+0x22>
20006408:	230c      	movs	r3, #12
2000640a:	2500      	movs	r5, #0
2000640c:	6033      	str	r3, [r6, #0]
2000640e:	e7ed      	b.n	200063ec <_malloc_r+0x68>
20006410:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20006414:	bf04      	itt	eq
20006416:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000641a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000641e:	f040 8090 	bne.w	20006542 <_malloc_r+0x1be>
20006422:	f648 7574 	movw	r5, #36724	; 0x8f74
20006426:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000642a:	1828      	adds	r0, r5, r0
2000642c:	68c3      	ldr	r3, [r0, #12]
2000642e:	4298      	cmp	r0, r3
20006430:	d106      	bne.n	20006440 <_malloc_r+0xbc>
20006432:	e00d      	b.n	20006450 <_malloc_r+0xcc>
20006434:	2a00      	cmp	r2, #0
20006436:	f280 816f 	bge.w	20006718 <_malloc_r+0x394>
2000643a:	68db      	ldr	r3, [r3, #12]
2000643c:	4298      	cmp	r0, r3
2000643e:	d007      	beq.n	20006450 <_malloc_r+0xcc>
20006440:	6859      	ldr	r1, [r3, #4]
20006442:	f021 0103 	bic.w	r1, r1, #3
20006446:	1b0a      	subs	r2, r1, r4
20006448:	2a0f      	cmp	r2, #15
2000644a:	ddf3      	ble.n	20006434 <_malloc_r+0xb0>
2000644c:	f10e 3eff 	add.w	lr, lr, #4294967295
20006450:	f10e 0e01 	add.w	lr, lr, #1
20006454:	f648 7774 	movw	r7, #36724	; 0x8f74
20006458:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000645c:	f107 0108 	add.w	r1, r7, #8
20006460:	688b      	ldr	r3, [r1, #8]
20006462:	4299      	cmp	r1, r3
20006464:	bf08      	it	eq
20006466:	687a      	ldreq	r2, [r7, #4]
20006468:	d026      	beq.n	200064b8 <_malloc_r+0x134>
2000646a:	685a      	ldr	r2, [r3, #4]
2000646c:	f022 0c03 	bic.w	ip, r2, #3
20006470:	ebc4 020c 	rsb	r2, r4, ip
20006474:	2a0f      	cmp	r2, #15
20006476:	f300 8194 	bgt.w	200067a2 <_malloc_r+0x41e>
2000647a:	2a00      	cmp	r2, #0
2000647c:	60c9      	str	r1, [r1, #12]
2000647e:	6089      	str	r1, [r1, #8]
20006480:	f280 8099 	bge.w	200065b6 <_malloc_r+0x232>
20006484:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20006488:	f080 8165 	bcs.w	20006756 <_malloc_r+0x3d2>
2000648c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20006490:	f04f 0a01 	mov.w	sl, #1
20006494:	687a      	ldr	r2, [r7, #4]
20006496:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000649a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000649e:	fa0a fc0c 	lsl.w	ip, sl, ip
200064a2:	60d8      	str	r0, [r3, #12]
200064a4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200064a8:	ea4c 0202 	orr.w	r2, ip, r2
200064ac:	607a      	str	r2, [r7, #4]
200064ae:	f8c3 8008 	str.w	r8, [r3, #8]
200064b2:	f8c8 300c 	str.w	r3, [r8, #12]
200064b6:	6083      	str	r3, [r0, #8]
200064b8:	f04f 0c01 	mov.w	ip, #1
200064bc:	ea4f 03ae 	mov.w	r3, lr, asr #2
200064c0:	fa0c fc03 	lsl.w	ip, ip, r3
200064c4:	4594      	cmp	ip, r2
200064c6:	f200 8082 	bhi.w	200065ce <_malloc_r+0x24a>
200064ca:	ea12 0f0c 	tst.w	r2, ip
200064ce:	d108      	bne.n	200064e2 <_malloc_r+0x15e>
200064d0:	f02e 0e03 	bic.w	lr, lr, #3
200064d4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200064d8:	f10e 0e04 	add.w	lr, lr, #4
200064dc:	ea12 0f0c 	tst.w	r2, ip
200064e0:	d0f8      	beq.n	200064d4 <_malloc_r+0x150>
200064e2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200064e6:	46f2      	mov	sl, lr
200064e8:	46c8      	mov	r8, r9
200064ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
200064ee:	4598      	cmp	r8, r3
200064f0:	d107      	bne.n	20006502 <_malloc_r+0x17e>
200064f2:	e168      	b.n	200067c6 <_malloc_r+0x442>
200064f4:	2a00      	cmp	r2, #0
200064f6:	f280 8178 	bge.w	200067ea <_malloc_r+0x466>
200064fa:	68db      	ldr	r3, [r3, #12]
200064fc:	4598      	cmp	r8, r3
200064fe:	f000 8162 	beq.w	200067c6 <_malloc_r+0x442>
20006502:	6858      	ldr	r0, [r3, #4]
20006504:	f020 0003 	bic.w	r0, r0, #3
20006508:	1b02      	subs	r2, r0, r4
2000650a:	2a0f      	cmp	r2, #15
2000650c:	ddf2      	ble.n	200064f4 <_malloc_r+0x170>
2000650e:	461d      	mov	r5, r3
20006510:	191f      	adds	r7, r3, r4
20006512:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20006516:	f044 0e01 	orr.w	lr, r4, #1
2000651a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000651e:	4630      	mov	r0, r6
20006520:	50ba      	str	r2, [r7, r2]
20006522:	f042 0201 	orr.w	r2, r2, #1
20006526:	f8c3 e004 	str.w	lr, [r3, #4]
2000652a:	f8cc 4008 	str.w	r4, [ip, #8]
2000652e:	f8c4 c00c 	str.w	ip, [r4, #12]
20006532:	608f      	str	r7, [r1, #8]
20006534:	60cf      	str	r7, [r1, #12]
20006536:	607a      	str	r2, [r7, #4]
20006538:	60b9      	str	r1, [r7, #8]
2000653a:	60f9      	str	r1, [r7, #12]
2000653c:	f000 fa8c 	bl	20006a58 <__malloc_unlock>
20006540:	e754      	b.n	200063ec <_malloc_r+0x68>
20006542:	f1be 0f04 	cmp.w	lr, #4
20006546:	bf9e      	ittt	ls
20006548:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000654c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20006550:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006554:	f67f af65 	bls.w	20006422 <_malloc_r+0x9e>
20006558:	f1be 0f14 	cmp.w	lr, #20
2000655c:	bf9c      	itt	ls
2000655e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20006562:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006566:	f67f af5c 	bls.w	20006422 <_malloc_r+0x9e>
2000656a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000656e:	bf9e      	ittt	ls
20006570:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20006574:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20006578:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000657c:	f67f af51 	bls.w	20006422 <_malloc_r+0x9e>
20006580:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20006584:	bf9e      	ittt	ls
20006586:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000658a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000658e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006592:	f67f af46 	bls.w	20006422 <_malloc_r+0x9e>
20006596:	f240 5354 	movw	r3, #1364	; 0x554
2000659a:	459e      	cmp	lr, r3
2000659c:	bf95      	itete	ls
2000659e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200065a2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200065a6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200065aa:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200065ae:	bf98      	it	ls
200065b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200065b4:	e735      	b.n	20006422 <_malloc_r+0x9e>
200065b6:	eb03 020c 	add.w	r2, r3, ip
200065ba:	f103 0508 	add.w	r5, r3, #8
200065be:	4630      	mov	r0, r6
200065c0:	6853      	ldr	r3, [r2, #4]
200065c2:	f043 0301 	orr.w	r3, r3, #1
200065c6:	6053      	str	r3, [r2, #4]
200065c8:	f000 fa46 	bl	20006a58 <__malloc_unlock>
200065cc:	e70e      	b.n	200063ec <_malloc_r+0x68>
200065ce:	f8d7 8008 	ldr.w	r8, [r7, #8]
200065d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200065d6:	f023 0903 	bic.w	r9, r3, #3
200065da:	ebc4 0209 	rsb	r2, r4, r9
200065de:	454c      	cmp	r4, r9
200065e0:	bf94      	ite	ls
200065e2:	2300      	movls	r3, #0
200065e4:	2301      	movhi	r3, #1
200065e6:	2a0f      	cmp	r2, #15
200065e8:	bfd8      	it	le
200065ea:	f043 0301 	orrle.w	r3, r3, #1
200065ee:	2b00      	cmp	r3, #0
200065f0:	f000 80a1 	beq.w	20006736 <_malloc_r+0x3b2>
200065f4:	f249 3b90 	movw	fp, #37776	; 0x9390
200065f8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200065fc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20006600:	f8db 3000 	ldr.w	r3, [fp]
20006604:	3310      	adds	r3, #16
20006606:	191b      	adds	r3, r3, r4
20006608:	f1b2 3fff 	cmp.w	r2, #4294967295
2000660c:	d006      	beq.n	2000661c <_malloc_r+0x298>
2000660e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20006612:	331f      	adds	r3, #31
20006614:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20006618:	f023 031f 	bic.w	r3, r3, #31
2000661c:	4619      	mov	r1, r3
2000661e:	4630      	mov	r0, r6
20006620:	9301      	str	r3, [sp, #4]
20006622:	f001 f8c1 	bl	200077a8 <_sbrk_r>
20006626:	9b01      	ldr	r3, [sp, #4]
20006628:	f1b0 3fff 	cmp.w	r0, #4294967295
2000662c:	4682      	mov	sl, r0
2000662e:	f000 80f4 	beq.w	2000681a <_malloc_r+0x496>
20006632:	eb08 0109 	add.w	r1, r8, r9
20006636:	4281      	cmp	r1, r0
20006638:	f200 80ec 	bhi.w	20006814 <_malloc_r+0x490>
2000663c:	f8db 2004 	ldr.w	r2, [fp, #4]
20006640:	189a      	adds	r2, r3, r2
20006642:	4551      	cmp	r1, sl
20006644:	f8cb 2004 	str.w	r2, [fp, #4]
20006648:	f000 8145 	beq.w	200068d6 <_malloc_r+0x552>
2000664c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20006650:	f648 7074 	movw	r0, #36724	; 0x8f74
20006654:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006658:	f1b5 3fff 	cmp.w	r5, #4294967295
2000665c:	bf08      	it	eq
2000665e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20006662:	d003      	beq.n	2000666c <_malloc_r+0x2e8>
20006664:	4452      	add	r2, sl
20006666:	1a51      	subs	r1, r2, r1
20006668:	f8cb 1004 	str.w	r1, [fp, #4]
2000666c:	f01a 0507 	ands.w	r5, sl, #7
20006670:	4630      	mov	r0, r6
20006672:	bf17      	itett	ne
20006674:	f1c5 0508 	rsbne	r5, r5, #8
20006678:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000667c:	44aa      	addne	sl, r5
2000667e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20006682:	4453      	add	r3, sl
20006684:	051b      	lsls	r3, r3, #20
20006686:	0d1b      	lsrs	r3, r3, #20
20006688:	1aed      	subs	r5, r5, r3
2000668a:	4629      	mov	r1, r5
2000668c:	f001 f88c 	bl	200077a8 <_sbrk_r>
20006690:	f1b0 3fff 	cmp.w	r0, #4294967295
20006694:	f000 812c 	beq.w	200068f0 <_malloc_r+0x56c>
20006698:	ebca 0100 	rsb	r1, sl, r0
2000669c:	1949      	adds	r1, r1, r5
2000669e:	f041 0101 	orr.w	r1, r1, #1
200066a2:	f8db 2004 	ldr.w	r2, [fp, #4]
200066a6:	f249 3390 	movw	r3, #37776	; 0x9390
200066aa:	f8c7 a008 	str.w	sl, [r7, #8]
200066ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066b2:	18aa      	adds	r2, r5, r2
200066b4:	45b8      	cmp	r8, r7
200066b6:	f8cb 2004 	str.w	r2, [fp, #4]
200066ba:	f8ca 1004 	str.w	r1, [sl, #4]
200066be:	d017      	beq.n	200066f0 <_malloc_r+0x36c>
200066c0:	f1b9 0f0f 	cmp.w	r9, #15
200066c4:	f240 80df 	bls.w	20006886 <_malloc_r+0x502>
200066c8:	f1a9 010c 	sub.w	r1, r9, #12
200066cc:	2505      	movs	r5, #5
200066ce:	f021 0107 	bic.w	r1, r1, #7
200066d2:	eb08 0001 	add.w	r0, r8, r1
200066d6:	290f      	cmp	r1, #15
200066d8:	6085      	str	r5, [r0, #8]
200066da:	6045      	str	r5, [r0, #4]
200066dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
200066e0:	f000 0001 	and.w	r0, r0, #1
200066e4:	ea41 0000 	orr.w	r0, r1, r0
200066e8:	f8c8 0004 	str.w	r0, [r8, #4]
200066ec:	f200 80ac 	bhi.w	20006848 <_malloc_r+0x4c4>
200066f0:	46d0      	mov	r8, sl
200066f2:	f249 3390 	movw	r3, #37776	; 0x9390
200066f6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200066fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066fe:	428a      	cmp	r2, r1
20006700:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20006704:	bf88      	it	hi
20006706:	62da      	strhi	r2, [r3, #44]	; 0x2c
20006708:	f249 3390 	movw	r3, #37776	; 0x9390
2000670c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006710:	428a      	cmp	r2, r1
20006712:	bf88      	it	hi
20006714:	631a      	strhi	r2, [r3, #48]	; 0x30
20006716:	e082      	b.n	2000681e <_malloc_r+0x49a>
20006718:	185c      	adds	r4, r3, r1
2000671a:	689a      	ldr	r2, [r3, #8]
2000671c:	68d9      	ldr	r1, [r3, #12]
2000671e:	4630      	mov	r0, r6
20006720:	6866      	ldr	r6, [r4, #4]
20006722:	f103 0508 	add.w	r5, r3, #8
20006726:	608a      	str	r2, [r1, #8]
20006728:	f046 0301 	orr.w	r3, r6, #1
2000672c:	60d1      	str	r1, [r2, #12]
2000672e:	6063      	str	r3, [r4, #4]
20006730:	f000 f992 	bl	20006a58 <__malloc_unlock>
20006734:	e65a      	b.n	200063ec <_malloc_r+0x68>
20006736:	eb08 0304 	add.w	r3, r8, r4
2000673a:	f042 0201 	orr.w	r2, r2, #1
2000673e:	f044 0401 	orr.w	r4, r4, #1
20006742:	4630      	mov	r0, r6
20006744:	f8c8 4004 	str.w	r4, [r8, #4]
20006748:	f108 0508 	add.w	r5, r8, #8
2000674c:	605a      	str	r2, [r3, #4]
2000674e:	60bb      	str	r3, [r7, #8]
20006750:	f000 f982 	bl	20006a58 <__malloc_unlock>
20006754:	e64a      	b.n	200063ec <_malloc_r+0x68>
20006756:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000675a:	2a04      	cmp	r2, #4
2000675c:	d954      	bls.n	20006808 <_malloc_r+0x484>
2000675e:	2a14      	cmp	r2, #20
20006760:	f200 8089 	bhi.w	20006876 <_malloc_r+0x4f2>
20006764:	325b      	adds	r2, #91	; 0x5b
20006766:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000676a:	44a8      	add	r8, r5
2000676c:	f648 7774 	movw	r7, #36724	; 0x8f74
20006770:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006774:	f8d8 0008 	ldr.w	r0, [r8, #8]
20006778:	4540      	cmp	r0, r8
2000677a:	d103      	bne.n	20006784 <_malloc_r+0x400>
2000677c:	e06f      	b.n	2000685e <_malloc_r+0x4da>
2000677e:	6880      	ldr	r0, [r0, #8]
20006780:	4580      	cmp	r8, r0
20006782:	d004      	beq.n	2000678e <_malloc_r+0x40a>
20006784:	6842      	ldr	r2, [r0, #4]
20006786:	f022 0203 	bic.w	r2, r2, #3
2000678a:	4594      	cmp	ip, r2
2000678c:	d3f7      	bcc.n	2000677e <_malloc_r+0x3fa>
2000678e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20006792:	f8c3 c00c 	str.w	ip, [r3, #12]
20006796:	6098      	str	r0, [r3, #8]
20006798:	687a      	ldr	r2, [r7, #4]
2000679a:	60c3      	str	r3, [r0, #12]
2000679c:	f8cc 3008 	str.w	r3, [ip, #8]
200067a0:	e68a      	b.n	200064b8 <_malloc_r+0x134>
200067a2:	191f      	adds	r7, r3, r4
200067a4:	4630      	mov	r0, r6
200067a6:	f044 0401 	orr.w	r4, r4, #1
200067aa:	60cf      	str	r7, [r1, #12]
200067ac:	605c      	str	r4, [r3, #4]
200067ae:	f103 0508 	add.w	r5, r3, #8
200067b2:	50ba      	str	r2, [r7, r2]
200067b4:	f042 0201 	orr.w	r2, r2, #1
200067b8:	608f      	str	r7, [r1, #8]
200067ba:	607a      	str	r2, [r7, #4]
200067bc:	60b9      	str	r1, [r7, #8]
200067be:	60f9      	str	r1, [r7, #12]
200067c0:	f000 f94a 	bl	20006a58 <__malloc_unlock>
200067c4:	e612      	b.n	200063ec <_malloc_r+0x68>
200067c6:	f10a 0a01 	add.w	sl, sl, #1
200067ca:	f01a 0f03 	tst.w	sl, #3
200067ce:	d05f      	beq.n	20006890 <_malloc_r+0x50c>
200067d0:	f103 0808 	add.w	r8, r3, #8
200067d4:	e689      	b.n	200064ea <_malloc_r+0x166>
200067d6:	f103 0208 	add.w	r2, r3, #8
200067da:	68d3      	ldr	r3, [r2, #12]
200067dc:	429a      	cmp	r2, r3
200067de:	bf08      	it	eq
200067e0:	f10e 0e02 	addeq.w	lr, lr, #2
200067e4:	f43f ae36 	beq.w	20006454 <_malloc_r+0xd0>
200067e8:	e5ef      	b.n	200063ca <_malloc_r+0x46>
200067ea:	461d      	mov	r5, r3
200067ec:	1819      	adds	r1, r3, r0
200067ee:	68da      	ldr	r2, [r3, #12]
200067f0:	4630      	mov	r0, r6
200067f2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200067f6:	684c      	ldr	r4, [r1, #4]
200067f8:	6093      	str	r3, [r2, #8]
200067fa:	f044 0401 	orr.w	r4, r4, #1
200067fe:	60da      	str	r2, [r3, #12]
20006800:	604c      	str	r4, [r1, #4]
20006802:	f000 f929 	bl	20006a58 <__malloc_unlock>
20006806:	e5f1      	b.n	200063ec <_malloc_r+0x68>
20006808:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000680c:	3238      	adds	r2, #56	; 0x38
2000680e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006812:	e7aa      	b.n	2000676a <_malloc_r+0x3e6>
20006814:	45b8      	cmp	r8, r7
20006816:	f43f af11 	beq.w	2000663c <_malloc_r+0x2b8>
2000681a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000681e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20006822:	f022 0203 	bic.w	r2, r2, #3
20006826:	4294      	cmp	r4, r2
20006828:	bf94      	ite	ls
2000682a:	2300      	movls	r3, #0
2000682c:	2301      	movhi	r3, #1
2000682e:	1b12      	subs	r2, r2, r4
20006830:	2a0f      	cmp	r2, #15
20006832:	bfd8      	it	le
20006834:	f043 0301 	orrle.w	r3, r3, #1
20006838:	2b00      	cmp	r3, #0
2000683a:	f43f af7c 	beq.w	20006736 <_malloc_r+0x3b2>
2000683e:	4630      	mov	r0, r6
20006840:	2500      	movs	r5, #0
20006842:	f000 f909 	bl	20006a58 <__malloc_unlock>
20006846:	e5d1      	b.n	200063ec <_malloc_r+0x68>
20006848:	f108 0108 	add.w	r1, r8, #8
2000684c:	4630      	mov	r0, r6
2000684e:	9301      	str	r3, [sp, #4]
20006850:	f7ff fa16 	bl	20005c80 <_free_r>
20006854:	9b01      	ldr	r3, [sp, #4]
20006856:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000685a:	685a      	ldr	r2, [r3, #4]
2000685c:	e749      	b.n	200066f2 <_malloc_r+0x36e>
2000685e:	f04f 0a01 	mov.w	sl, #1
20006862:	f8d7 8004 	ldr.w	r8, [r7, #4]
20006866:	1092      	asrs	r2, r2, #2
20006868:	4684      	mov	ip, r0
2000686a:	fa0a f202 	lsl.w	r2, sl, r2
2000686e:	ea48 0202 	orr.w	r2, r8, r2
20006872:	607a      	str	r2, [r7, #4]
20006874:	e78d      	b.n	20006792 <_malloc_r+0x40e>
20006876:	2a54      	cmp	r2, #84	; 0x54
20006878:	d824      	bhi.n	200068c4 <_malloc_r+0x540>
2000687a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000687e:	326e      	adds	r2, #110	; 0x6e
20006880:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006884:	e771      	b.n	2000676a <_malloc_r+0x3e6>
20006886:	2301      	movs	r3, #1
20006888:	46d0      	mov	r8, sl
2000688a:	f8ca 3004 	str.w	r3, [sl, #4]
2000688e:	e7c6      	b.n	2000681e <_malloc_r+0x49a>
20006890:	464a      	mov	r2, r9
20006892:	f01e 0f03 	tst.w	lr, #3
20006896:	4613      	mov	r3, r2
20006898:	f10e 3eff 	add.w	lr, lr, #4294967295
2000689c:	d033      	beq.n	20006906 <_malloc_r+0x582>
2000689e:	f853 2908 	ldr.w	r2, [r3], #-8
200068a2:	429a      	cmp	r2, r3
200068a4:	d0f5      	beq.n	20006892 <_malloc_r+0x50e>
200068a6:	687b      	ldr	r3, [r7, #4]
200068a8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200068ac:	459c      	cmp	ip, r3
200068ae:	f63f ae8e 	bhi.w	200065ce <_malloc_r+0x24a>
200068b2:	f1bc 0f00 	cmp.w	ip, #0
200068b6:	f43f ae8a 	beq.w	200065ce <_malloc_r+0x24a>
200068ba:	ea1c 0f03 	tst.w	ip, r3
200068be:	d027      	beq.n	20006910 <_malloc_r+0x58c>
200068c0:	46d6      	mov	lr, sl
200068c2:	e60e      	b.n	200064e2 <_malloc_r+0x15e>
200068c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200068c8:	d815      	bhi.n	200068f6 <_malloc_r+0x572>
200068ca:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200068ce:	3277      	adds	r2, #119	; 0x77
200068d0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200068d4:	e749      	b.n	2000676a <_malloc_r+0x3e6>
200068d6:	0508      	lsls	r0, r1, #20
200068d8:	0d00      	lsrs	r0, r0, #20
200068da:	2800      	cmp	r0, #0
200068dc:	f47f aeb6 	bne.w	2000664c <_malloc_r+0x2c8>
200068e0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200068e4:	444b      	add	r3, r9
200068e6:	f043 0301 	orr.w	r3, r3, #1
200068ea:	f8c8 3004 	str.w	r3, [r8, #4]
200068ee:	e700      	b.n	200066f2 <_malloc_r+0x36e>
200068f0:	2101      	movs	r1, #1
200068f2:	2500      	movs	r5, #0
200068f4:	e6d5      	b.n	200066a2 <_malloc_r+0x31e>
200068f6:	f240 5054 	movw	r0, #1364	; 0x554
200068fa:	4282      	cmp	r2, r0
200068fc:	d90d      	bls.n	2000691a <_malloc_r+0x596>
200068fe:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20006902:	227e      	movs	r2, #126	; 0x7e
20006904:	e731      	b.n	2000676a <_malloc_r+0x3e6>
20006906:	687b      	ldr	r3, [r7, #4]
20006908:	ea23 030c 	bic.w	r3, r3, ip
2000690c:	607b      	str	r3, [r7, #4]
2000690e:	e7cb      	b.n	200068a8 <_malloc_r+0x524>
20006910:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006914:	f10a 0a04 	add.w	sl, sl, #4
20006918:	e7cf      	b.n	200068ba <_malloc_r+0x536>
2000691a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000691e:	327c      	adds	r2, #124	; 0x7c
20006920:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006924:	e721      	b.n	2000676a <_malloc_r+0x3e6>
20006926:	bf00      	nop

20006928 <memchr>:
20006928:	f010 0f03 	tst.w	r0, #3
2000692c:	b2c9      	uxtb	r1, r1
2000692e:	b410      	push	{r4}
20006930:	d010      	beq.n	20006954 <memchr+0x2c>
20006932:	2a00      	cmp	r2, #0
20006934:	d02f      	beq.n	20006996 <memchr+0x6e>
20006936:	7803      	ldrb	r3, [r0, #0]
20006938:	428b      	cmp	r3, r1
2000693a:	d02a      	beq.n	20006992 <memchr+0x6a>
2000693c:	3a01      	subs	r2, #1
2000693e:	e005      	b.n	2000694c <memchr+0x24>
20006940:	2a00      	cmp	r2, #0
20006942:	d028      	beq.n	20006996 <memchr+0x6e>
20006944:	7803      	ldrb	r3, [r0, #0]
20006946:	3a01      	subs	r2, #1
20006948:	428b      	cmp	r3, r1
2000694a:	d022      	beq.n	20006992 <memchr+0x6a>
2000694c:	3001      	adds	r0, #1
2000694e:	f010 0f03 	tst.w	r0, #3
20006952:	d1f5      	bne.n	20006940 <memchr+0x18>
20006954:	2a03      	cmp	r2, #3
20006956:	d911      	bls.n	2000697c <memchr+0x54>
20006958:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000695c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20006960:	6803      	ldr	r3, [r0, #0]
20006962:	ea84 0303 	eor.w	r3, r4, r3
20006966:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000696a:	ea2c 0303 	bic.w	r3, ip, r3
2000696e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20006972:	d103      	bne.n	2000697c <memchr+0x54>
20006974:	3a04      	subs	r2, #4
20006976:	3004      	adds	r0, #4
20006978:	2a03      	cmp	r2, #3
2000697a:	d8f1      	bhi.n	20006960 <memchr+0x38>
2000697c:	b15a      	cbz	r2, 20006996 <memchr+0x6e>
2000697e:	7803      	ldrb	r3, [r0, #0]
20006980:	428b      	cmp	r3, r1
20006982:	d006      	beq.n	20006992 <memchr+0x6a>
20006984:	3a01      	subs	r2, #1
20006986:	b132      	cbz	r2, 20006996 <memchr+0x6e>
20006988:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000698c:	3a01      	subs	r2, #1
2000698e:	428b      	cmp	r3, r1
20006990:	d1f9      	bne.n	20006986 <memchr+0x5e>
20006992:	bc10      	pop	{r4}
20006994:	4770      	bx	lr
20006996:	2000      	movs	r0, #0
20006998:	e7fb      	b.n	20006992 <memchr+0x6a>
2000699a:	bf00      	nop

2000699c <memmove>:
2000699c:	4288      	cmp	r0, r1
2000699e:	468c      	mov	ip, r1
200069a0:	b470      	push	{r4, r5, r6}
200069a2:	4605      	mov	r5, r0
200069a4:	4614      	mov	r4, r2
200069a6:	d90e      	bls.n	200069c6 <memmove+0x2a>
200069a8:	188b      	adds	r3, r1, r2
200069aa:	4298      	cmp	r0, r3
200069ac:	d20b      	bcs.n	200069c6 <memmove+0x2a>
200069ae:	b142      	cbz	r2, 200069c2 <memmove+0x26>
200069b0:	ebc2 0c03 	rsb	ip, r2, r3
200069b4:	4601      	mov	r1, r0
200069b6:	1e53      	subs	r3, r2, #1
200069b8:	f81c 2003 	ldrb.w	r2, [ip, r3]
200069bc:	54ca      	strb	r2, [r1, r3]
200069be:	3b01      	subs	r3, #1
200069c0:	d2fa      	bcs.n	200069b8 <memmove+0x1c>
200069c2:	bc70      	pop	{r4, r5, r6}
200069c4:	4770      	bx	lr
200069c6:	2a0f      	cmp	r2, #15
200069c8:	d809      	bhi.n	200069de <memmove+0x42>
200069ca:	2c00      	cmp	r4, #0
200069cc:	d0f9      	beq.n	200069c2 <memmove+0x26>
200069ce:	2300      	movs	r3, #0
200069d0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200069d4:	54ea      	strb	r2, [r5, r3]
200069d6:	3301      	adds	r3, #1
200069d8:	42a3      	cmp	r3, r4
200069da:	d1f9      	bne.n	200069d0 <memmove+0x34>
200069dc:	e7f1      	b.n	200069c2 <memmove+0x26>
200069de:	ea41 0300 	orr.w	r3, r1, r0
200069e2:	f013 0f03 	tst.w	r3, #3
200069e6:	d1f0      	bne.n	200069ca <memmove+0x2e>
200069e8:	4694      	mov	ip, r2
200069ea:	460c      	mov	r4, r1
200069ec:	4603      	mov	r3, r0
200069ee:	6825      	ldr	r5, [r4, #0]
200069f0:	f1ac 0c10 	sub.w	ip, ip, #16
200069f4:	601d      	str	r5, [r3, #0]
200069f6:	6865      	ldr	r5, [r4, #4]
200069f8:	605d      	str	r5, [r3, #4]
200069fa:	68a5      	ldr	r5, [r4, #8]
200069fc:	609d      	str	r5, [r3, #8]
200069fe:	68e5      	ldr	r5, [r4, #12]
20006a00:	3410      	adds	r4, #16
20006a02:	60dd      	str	r5, [r3, #12]
20006a04:	3310      	adds	r3, #16
20006a06:	f1bc 0f0f 	cmp.w	ip, #15
20006a0a:	d8f0      	bhi.n	200069ee <memmove+0x52>
20006a0c:	3a10      	subs	r2, #16
20006a0e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20006a12:	f10c 0501 	add.w	r5, ip, #1
20006a16:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20006a1a:	012d      	lsls	r5, r5, #4
20006a1c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20006a20:	eb01 0c05 	add.w	ip, r1, r5
20006a24:	1945      	adds	r5, r0, r5
20006a26:	2e03      	cmp	r6, #3
20006a28:	4634      	mov	r4, r6
20006a2a:	d9ce      	bls.n	200069ca <memmove+0x2e>
20006a2c:	2300      	movs	r3, #0
20006a2e:	f85c 2003 	ldr.w	r2, [ip, r3]
20006a32:	50ea      	str	r2, [r5, r3]
20006a34:	3304      	adds	r3, #4
20006a36:	1af2      	subs	r2, r6, r3
20006a38:	2a03      	cmp	r2, #3
20006a3a:	d8f8      	bhi.n	20006a2e <memmove+0x92>
20006a3c:	3e04      	subs	r6, #4
20006a3e:	08b3      	lsrs	r3, r6, #2
20006a40:	1c5a      	adds	r2, r3, #1
20006a42:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20006a46:	0092      	lsls	r2, r2, #2
20006a48:	4494      	add	ip, r2
20006a4a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20006a4e:	18ad      	adds	r5, r5, r2
20006a50:	e7bb      	b.n	200069ca <memmove+0x2e>
20006a52:	bf00      	nop

20006a54 <__malloc_lock>:
20006a54:	4770      	bx	lr
20006a56:	bf00      	nop

20006a58 <__malloc_unlock>:
20006a58:	4770      	bx	lr
20006a5a:	bf00      	nop

20006a5c <__hi0bits>:
20006a5c:	0c02      	lsrs	r2, r0, #16
20006a5e:	4603      	mov	r3, r0
20006a60:	0412      	lsls	r2, r2, #16
20006a62:	b1b2      	cbz	r2, 20006a92 <__hi0bits+0x36>
20006a64:	2000      	movs	r0, #0
20006a66:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20006a6a:	d101      	bne.n	20006a70 <__hi0bits+0x14>
20006a6c:	3008      	adds	r0, #8
20006a6e:	021b      	lsls	r3, r3, #8
20006a70:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20006a74:	d101      	bne.n	20006a7a <__hi0bits+0x1e>
20006a76:	3004      	adds	r0, #4
20006a78:	011b      	lsls	r3, r3, #4
20006a7a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20006a7e:	d101      	bne.n	20006a84 <__hi0bits+0x28>
20006a80:	3002      	adds	r0, #2
20006a82:	009b      	lsls	r3, r3, #2
20006a84:	2b00      	cmp	r3, #0
20006a86:	db03      	blt.n	20006a90 <__hi0bits+0x34>
20006a88:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20006a8c:	d004      	beq.n	20006a98 <__hi0bits+0x3c>
20006a8e:	3001      	adds	r0, #1
20006a90:	4770      	bx	lr
20006a92:	0403      	lsls	r3, r0, #16
20006a94:	2010      	movs	r0, #16
20006a96:	e7e6      	b.n	20006a66 <__hi0bits+0xa>
20006a98:	2020      	movs	r0, #32
20006a9a:	4770      	bx	lr

20006a9c <__lo0bits>:
20006a9c:	6803      	ldr	r3, [r0, #0]
20006a9e:	4602      	mov	r2, r0
20006aa0:	f013 0007 	ands.w	r0, r3, #7
20006aa4:	d009      	beq.n	20006aba <__lo0bits+0x1e>
20006aa6:	f013 0f01 	tst.w	r3, #1
20006aaa:	d121      	bne.n	20006af0 <__lo0bits+0x54>
20006aac:	f013 0f02 	tst.w	r3, #2
20006ab0:	d122      	bne.n	20006af8 <__lo0bits+0x5c>
20006ab2:	089b      	lsrs	r3, r3, #2
20006ab4:	2002      	movs	r0, #2
20006ab6:	6013      	str	r3, [r2, #0]
20006ab8:	4770      	bx	lr
20006aba:	b299      	uxth	r1, r3
20006abc:	b909      	cbnz	r1, 20006ac2 <__lo0bits+0x26>
20006abe:	0c1b      	lsrs	r3, r3, #16
20006ac0:	2010      	movs	r0, #16
20006ac2:	f013 0fff 	tst.w	r3, #255	; 0xff
20006ac6:	d101      	bne.n	20006acc <__lo0bits+0x30>
20006ac8:	3008      	adds	r0, #8
20006aca:	0a1b      	lsrs	r3, r3, #8
20006acc:	f013 0f0f 	tst.w	r3, #15
20006ad0:	d101      	bne.n	20006ad6 <__lo0bits+0x3a>
20006ad2:	3004      	adds	r0, #4
20006ad4:	091b      	lsrs	r3, r3, #4
20006ad6:	f013 0f03 	tst.w	r3, #3
20006ada:	d101      	bne.n	20006ae0 <__lo0bits+0x44>
20006adc:	3002      	adds	r0, #2
20006ade:	089b      	lsrs	r3, r3, #2
20006ae0:	f013 0f01 	tst.w	r3, #1
20006ae4:	d102      	bne.n	20006aec <__lo0bits+0x50>
20006ae6:	085b      	lsrs	r3, r3, #1
20006ae8:	d004      	beq.n	20006af4 <__lo0bits+0x58>
20006aea:	3001      	adds	r0, #1
20006aec:	6013      	str	r3, [r2, #0]
20006aee:	4770      	bx	lr
20006af0:	2000      	movs	r0, #0
20006af2:	4770      	bx	lr
20006af4:	2020      	movs	r0, #32
20006af6:	4770      	bx	lr
20006af8:	085b      	lsrs	r3, r3, #1
20006afa:	2001      	movs	r0, #1
20006afc:	6013      	str	r3, [r2, #0]
20006afe:	4770      	bx	lr

20006b00 <__mcmp>:
20006b00:	4603      	mov	r3, r0
20006b02:	690a      	ldr	r2, [r1, #16]
20006b04:	6900      	ldr	r0, [r0, #16]
20006b06:	b410      	push	{r4}
20006b08:	1a80      	subs	r0, r0, r2
20006b0a:	d111      	bne.n	20006b30 <__mcmp+0x30>
20006b0c:	3204      	adds	r2, #4
20006b0e:	f103 0c14 	add.w	ip, r3, #20
20006b12:	0092      	lsls	r2, r2, #2
20006b14:	189b      	adds	r3, r3, r2
20006b16:	1889      	adds	r1, r1, r2
20006b18:	3104      	adds	r1, #4
20006b1a:	3304      	adds	r3, #4
20006b1c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006b20:	3b04      	subs	r3, #4
20006b22:	f851 2c04 	ldr.w	r2, [r1, #-4]
20006b26:	3904      	subs	r1, #4
20006b28:	4294      	cmp	r4, r2
20006b2a:	d103      	bne.n	20006b34 <__mcmp+0x34>
20006b2c:	459c      	cmp	ip, r3
20006b2e:	d3f5      	bcc.n	20006b1c <__mcmp+0x1c>
20006b30:	bc10      	pop	{r4}
20006b32:	4770      	bx	lr
20006b34:	bf38      	it	cc
20006b36:	f04f 30ff 	movcc.w	r0, #4294967295
20006b3a:	d3f9      	bcc.n	20006b30 <__mcmp+0x30>
20006b3c:	2001      	movs	r0, #1
20006b3e:	e7f7      	b.n	20006b30 <__mcmp+0x30>

20006b40 <__ulp>:
20006b40:	f240 0300 	movw	r3, #0
20006b44:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006b48:	ea01 0303 	and.w	r3, r1, r3
20006b4c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20006b50:	2b00      	cmp	r3, #0
20006b52:	dd02      	ble.n	20006b5a <__ulp+0x1a>
20006b54:	4619      	mov	r1, r3
20006b56:	2000      	movs	r0, #0
20006b58:	4770      	bx	lr
20006b5a:	425b      	negs	r3, r3
20006b5c:	151b      	asrs	r3, r3, #20
20006b5e:	2b13      	cmp	r3, #19
20006b60:	dd0e      	ble.n	20006b80 <__ulp+0x40>
20006b62:	3b14      	subs	r3, #20
20006b64:	2b1e      	cmp	r3, #30
20006b66:	dd03      	ble.n	20006b70 <__ulp+0x30>
20006b68:	2301      	movs	r3, #1
20006b6a:	2100      	movs	r1, #0
20006b6c:	4618      	mov	r0, r3
20006b6e:	4770      	bx	lr
20006b70:	2201      	movs	r2, #1
20006b72:	f1c3 031f 	rsb	r3, r3, #31
20006b76:	2100      	movs	r1, #0
20006b78:	fa12 f303 	lsls.w	r3, r2, r3
20006b7c:	4618      	mov	r0, r3
20006b7e:	4770      	bx	lr
20006b80:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20006b84:	2000      	movs	r0, #0
20006b86:	fa52 f103 	asrs.w	r1, r2, r3
20006b8a:	4770      	bx	lr

20006b8c <__b2d>:
20006b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006b90:	6904      	ldr	r4, [r0, #16]
20006b92:	f100 0614 	add.w	r6, r0, #20
20006b96:	460f      	mov	r7, r1
20006b98:	3404      	adds	r4, #4
20006b9a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20006b9e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006ba2:	46a0      	mov	r8, r4
20006ba4:	4628      	mov	r0, r5
20006ba6:	f7ff ff59 	bl	20006a5c <__hi0bits>
20006baa:	280a      	cmp	r0, #10
20006bac:	f1c0 0320 	rsb	r3, r0, #32
20006bb0:	603b      	str	r3, [r7, #0]
20006bb2:	dc14      	bgt.n	20006bde <__b2d+0x52>
20006bb4:	42a6      	cmp	r6, r4
20006bb6:	f1c0 030b 	rsb	r3, r0, #11
20006bba:	d237      	bcs.n	20006c2c <__b2d+0xa0>
20006bbc:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006bc0:	40d9      	lsrs	r1, r3
20006bc2:	fa25 fc03 	lsr.w	ip, r5, r3
20006bc6:	3015      	adds	r0, #21
20006bc8:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006bcc:	4085      	lsls	r5, r0
20006bce:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20006bd2:	ea41 0205 	orr.w	r2, r1, r5
20006bd6:	4610      	mov	r0, r2
20006bd8:	4619      	mov	r1, r3
20006bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006bde:	42a6      	cmp	r6, r4
20006be0:	d320      	bcc.n	20006c24 <__b2d+0x98>
20006be2:	2100      	movs	r1, #0
20006be4:	380b      	subs	r0, #11
20006be6:	bf02      	ittt	eq
20006be8:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006bec:	460a      	moveq	r2, r1
20006bee:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20006bf2:	d0f0      	beq.n	20006bd6 <__b2d+0x4a>
20006bf4:	42b4      	cmp	r4, r6
20006bf6:	f1c0 0320 	rsb	r3, r0, #32
20006bfa:	d919      	bls.n	20006c30 <__b2d+0xa4>
20006bfc:	f854 4c04 	ldr.w	r4, [r4, #-4]
20006c00:	40dc      	lsrs	r4, r3
20006c02:	4085      	lsls	r5, r0
20006c04:	fa21 fc03 	lsr.w	ip, r1, r3
20006c08:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006c0c:	fa11 f000 	lsls.w	r0, r1, r0
20006c10:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006c14:	ea44 0200 	orr.w	r2, r4, r0
20006c18:	ea45 030c 	orr.w	r3, r5, ip
20006c1c:	4610      	mov	r0, r2
20006c1e:	4619      	mov	r1, r3
20006c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c24:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006c28:	3c04      	subs	r4, #4
20006c2a:	e7db      	b.n	20006be4 <__b2d+0x58>
20006c2c:	2100      	movs	r1, #0
20006c2e:	e7c8      	b.n	20006bc2 <__b2d+0x36>
20006c30:	2400      	movs	r4, #0
20006c32:	e7e6      	b.n	20006c02 <__b2d+0x76>

20006c34 <__ratio>:
20006c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20006c38:	b083      	sub	sp, #12
20006c3a:	460e      	mov	r6, r1
20006c3c:	a901      	add	r1, sp, #4
20006c3e:	4607      	mov	r7, r0
20006c40:	f7ff ffa4 	bl	20006b8c <__b2d>
20006c44:	460d      	mov	r5, r1
20006c46:	4604      	mov	r4, r0
20006c48:	4669      	mov	r1, sp
20006c4a:	4630      	mov	r0, r6
20006c4c:	f7ff ff9e 	bl	20006b8c <__b2d>
20006c50:	f8dd c004 	ldr.w	ip, [sp, #4]
20006c54:	46a9      	mov	r9, r5
20006c56:	46a0      	mov	r8, r4
20006c58:	460b      	mov	r3, r1
20006c5a:	4602      	mov	r2, r0
20006c5c:	6931      	ldr	r1, [r6, #16]
20006c5e:	4616      	mov	r6, r2
20006c60:	6938      	ldr	r0, [r7, #16]
20006c62:	461f      	mov	r7, r3
20006c64:	1a40      	subs	r0, r0, r1
20006c66:	9900      	ldr	r1, [sp, #0]
20006c68:	ebc1 010c 	rsb	r1, r1, ip
20006c6c:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006c70:	2900      	cmp	r1, #0
20006c72:	bfc9      	itett	gt
20006c74:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20006c78:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006c7c:	4624      	movgt	r4, r4
20006c7e:	464d      	movgt	r5, r9
20006c80:	bfdc      	itt	le
20006c82:	4612      	movle	r2, r2
20006c84:	463b      	movle	r3, r7
20006c86:	4620      	mov	r0, r4
20006c88:	4629      	mov	r1, r5
20006c8a:	f7fb fdff 	bl	2000288c <__aeabi_ddiv>
20006c8e:	b003      	add	sp, #12
20006c90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006c94 <_mprec_log10>:
20006c94:	2817      	cmp	r0, #23
20006c96:	b510      	push	{r4, lr}
20006c98:	4604      	mov	r4, r0
20006c9a:	dd0e      	ble.n	20006cba <_mprec_log10+0x26>
20006c9c:	f240 0100 	movw	r1, #0
20006ca0:	2000      	movs	r0, #0
20006ca2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006ca6:	f240 0300 	movw	r3, #0
20006caa:	2200      	movs	r2, #0
20006cac:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006cb0:	f7fb fcc2 	bl	20002638 <__aeabi_dmul>
20006cb4:	3c01      	subs	r4, #1
20006cb6:	d1f6      	bne.n	20006ca6 <_mprec_log10+0x12>
20006cb8:	bd10      	pop	{r4, pc}
20006cba:	f648 5310 	movw	r3, #36112	; 0x8d10
20006cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006cc2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20006cc6:	e9d3 0100 	ldrd	r0, r1, [r3]
20006cca:	bd10      	pop	{r4, pc}

20006ccc <__copybits>:
20006ccc:	6913      	ldr	r3, [r2, #16]
20006cce:	3901      	subs	r1, #1
20006cd0:	f102 0c14 	add.w	ip, r2, #20
20006cd4:	b410      	push	{r4}
20006cd6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006cda:	114c      	asrs	r4, r1, #5
20006cdc:	3214      	adds	r2, #20
20006cde:	3401      	adds	r4, #1
20006ce0:	4594      	cmp	ip, r2
20006ce2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006ce6:	d20f      	bcs.n	20006d08 <__copybits+0x3c>
20006ce8:	2300      	movs	r3, #0
20006cea:	f85c 1003 	ldr.w	r1, [ip, r3]
20006cee:	50c1      	str	r1, [r0, r3]
20006cf0:	3304      	adds	r3, #4
20006cf2:	eb03 010c 	add.w	r1, r3, ip
20006cf6:	428a      	cmp	r2, r1
20006cf8:	d8f7      	bhi.n	20006cea <__copybits+0x1e>
20006cfa:	ea6f 0c0c 	mvn.w	ip, ip
20006cfe:	4462      	add	r2, ip
20006d00:	f022 0203 	bic.w	r2, r2, #3
20006d04:	3204      	adds	r2, #4
20006d06:	1880      	adds	r0, r0, r2
20006d08:	4284      	cmp	r4, r0
20006d0a:	d904      	bls.n	20006d16 <__copybits+0x4a>
20006d0c:	2300      	movs	r3, #0
20006d0e:	f840 3b04 	str.w	r3, [r0], #4
20006d12:	4284      	cmp	r4, r0
20006d14:	d8fb      	bhi.n	20006d0e <__copybits+0x42>
20006d16:	bc10      	pop	{r4}
20006d18:	4770      	bx	lr
20006d1a:	bf00      	nop

20006d1c <__any_on>:
20006d1c:	6902      	ldr	r2, [r0, #16]
20006d1e:	114b      	asrs	r3, r1, #5
20006d20:	429a      	cmp	r2, r3
20006d22:	db10      	blt.n	20006d46 <__any_on+0x2a>
20006d24:	dd0e      	ble.n	20006d44 <__any_on+0x28>
20006d26:	f011 011f 	ands.w	r1, r1, #31
20006d2a:	d00b      	beq.n	20006d44 <__any_on+0x28>
20006d2c:	461a      	mov	r2, r3
20006d2e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006d32:	695b      	ldr	r3, [r3, #20]
20006d34:	fa23 fc01 	lsr.w	ip, r3, r1
20006d38:	fa0c f101 	lsl.w	r1, ip, r1
20006d3c:	4299      	cmp	r1, r3
20006d3e:	d002      	beq.n	20006d46 <__any_on+0x2a>
20006d40:	2001      	movs	r0, #1
20006d42:	4770      	bx	lr
20006d44:	461a      	mov	r2, r3
20006d46:	3204      	adds	r2, #4
20006d48:	f100 0114 	add.w	r1, r0, #20
20006d4c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20006d50:	f103 0c04 	add.w	ip, r3, #4
20006d54:	4561      	cmp	r1, ip
20006d56:	d20b      	bcs.n	20006d70 <__any_on+0x54>
20006d58:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006d5c:	2a00      	cmp	r2, #0
20006d5e:	d1ef      	bne.n	20006d40 <__any_on+0x24>
20006d60:	4299      	cmp	r1, r3
20006d62:	d205      	bcs.n	20006d70 <__any_on+0x54>
20006d64:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20006d68:	2a00      	cmp	r2, #0
20006d6a:	d1e9      	bne.n	20006d40 <__any_on+0x24>
20006d6c:	4299      	cmp	r1, r3
20006d6e:	d3f9      	bcc.n	20006d64 <__any_on+0x48>
20006d70:	2000      	movs	r0, #0
20006d72:	4770      	bx	lr

20006d74 <_Bfree>:
20006d74:	b530      	push	{r4, r5, lr}
20006d76:	6a45      	ldr	r5, [r0, #36]	; 0x24
20006d78:	b083      	sub	sp, #12
20006d7a:	4604      	mov	r4, r0
20006d7c:	b155      	cbz	r5, 20006d94 <_Bfree+0x20>
20006d7e:	b139      	cbz	r1, 20006d90 <_Bfree+0x1c>
20006d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006d82:	684a      	ldr	r2, [r1, #4]
20006d84:	68db      	ldr	r3, [r3, #12]
20006d86:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20006d8a:	6008      	str	r0, [r1, #0]
20006d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006d90:	b003      	add	sp, #12
20006d92:	bd30      	pop	{r4, r5, pc}
20006d94:	2010      	movs	r0, #16
20006d96:	9101      	str	r1, [sp, #4]
20006d98:	f7ff faec 	bl	20006374 <malloc>
20006d9c:	9901      	ldr	r1, [sp, #4]
20006d9e:	6260      	str	r0, [r4, #36]	; 0x24
20006da0:	60c5      	str	r5, [r0, #12]
20006da2:	6045      	str	r5, [r0, #4]
20006da4:	6085      	str	r5, [r0, #8]
20006da6:	6005      	str	r5, [r0, #0]
20006da8:	e7e9      	b.n	20006d7e <_Bfree+0xa>
20006daa:	bf00      	nop

20006dac <_Balloc>:
20006dac:	b570      	push	{r4, r5, r6, lr}
20006dae:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006db0:	4606      	mov	r6, r0
20006db2:	460d      	mov	r5, r1
20006db4:	b164      	cbz	r4, 20006dd0 <_Balloc+0x24>
20006db6:	68e2      	ldr	r2, [r4, #12]
20006db8:	b1a2      	cbz	r2, 20006de4 <_Balloc+0x38>
20006dba:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006dbe:	b1eb      	cbz	r3, 20006dfc <_Balloc+0x50>
20006dc0:	6819      	ldr	r1, [r3, #0]
20006dc2:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20006dc6:	2200      	movs	r2, #0
20006dc8:	60da      	str	r2, [r3, #12]
20006dca:	611a      	str	r2, [r3, #16]
20006dcc:	4618      	mov	r0, r3
20006dce:	bd70      	pop	{r4, r5, r6, pc}
20006dd0:	2010      	movs	r0, #16
20006dd2:	f7ff facf 	bl	20006374 <malloc>
20006dd6:	2300      	movs	r3, #0
20006dd8:	4604      	mov	r4, r0
20006dda:	6270      	str	r0, [r6, #36]	; 0x24
20006ddc:	60c3      	str	r3, [r0, #12]
20006dde:	6043      	str	r3, [r0, #4]
20006de0:	6083      	str	r3, [r0, #8]
20006de2:	6003      	str	r3, [r0, #0]
20006de4:	2210      	movs	r2, #16
20006de6:	4630      	mov	r0, r6
20006de8:	2104      	movs	r1, #4
20006dea:	f000 fe27 	bl	20007a3c <_calloc_r>
20006dee:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006df0:	60e0      	str	r0, [r4, #12]
20006df2:	68da      	ldr	r2, [r3, #12]
20006df4:	2a00      	cmp	r2, #0
20006df6:	d1e0      	bne.n	20006dba <_Balloc+0xe>
20006df8:	4613      	mov	r3, r2
20006dfa:	e7e7      	b.n	20006dcc <_Balloc+0x20>
20006dfc:	2401      	movs	r4, #1
20006dfe:	4630      	mov	r0, r6
20006e00:	4621      	mov	r1, r4
20006e02:	40ac      	lsls	r4, r5
20006e04:	1d62      	adds	r2, r4, #5
20006e06:	0092      	lsls	r2, r2, #2
20006e08:	f000 fe18 	bl	20007a3c <_calloc_r>
20006e0c:	4603      	mov	r3, r0
20006e0e:	2800      	cmp	r0, #0
20006e10:	d0dc      	beq.n	20006dcc <_Balloc+0x20>
20006e12:	6045      	str	r5, [r0, #4]
20006e14:	6084      	str	r4, [r0, #8]
20006e16:	e7d6      	b.n	20006dc6 <_Balloc+0x1a>

20006e18 <__d2b>:
20006e18:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006e1c:	b083      	sub	sp, #12
20006e1e:	2101      	movs	r1, #1
20006e20:	461d      	mov	r5, r3
20006e22:	4614      	mov	r4, r2
20006e24:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20006e26:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20006e28:	f7ff ffc0 	bl	20006dac <_Balloc>
20006e2c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20006e30:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20006e34:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006e38:	4615      	mov	r5, r2
20006e3a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20006e3e:	9300      	str	r3, [sp, #0]
20006e40:	bf1c      	itt	ne
20006e42:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20006e46:	9300      	strne	r3, [sp, #0]
20006e48:	4680      	mov	r8, r0
20006e4a:	2c00      	cmp	r4, #0
20006e4c:	d023      	beq.n	20006e96 <__d2b+0x7e>
20006e4e:	a802      	add	r0, sp, #8
20006e50:	f840 4d04 	str.w	r4, [r0, #-4]!
20006e54:	f7ff fe22 	bl	20006a9c <__lo0bits>
20006e58:	4603      	mov	r3, r0
20006e5a:	2800      	cmp	r0, #0
20006e5c:	d137      	bne.n	20006ece <__d2b+0xb6>
20006e5e:	9901      	ldr	r1, [sp, #4]
20006e60:	9a00      	ldr	r2, [sp, #0]
20006e62:	f8c8 1014 	str.w	r1, [r8, #20]
20006e66:	2a00      	cmp	r2, #0
20006e68:	bf14      	ite	ne
20006e6a:	2402      	movne	r4, #2
20006e6c:	2401      	moveq	r4, #1
20006e6e:	f8c8 2018 	str.w	r2, [r8, #24]
20006e72:	f8c8 4010 	str.w	r4, [r8, #16]
20006e76:	f1ba 0f00 	cmp.w	sl, #0
20006e7a:	d01b      	beq.n	20006eb4 <__d2b+0x9c>
20006e7c:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006e80:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20006e84:	f1aa 0a03 	sub.w	sl, sl, #3
20006e88:	4453      	add	r3, sl
20006e8a:	603b      	str	r3, [r7, #0]
20006e8c:	6032      	str	r2, [r6, #0]
20006e8e:	4640      	mov	r0, r8
20006e90:	b003      	add	sp, #12
20006e92:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006e96:	4668      	mov	r0, sp
20006e98:	f7ff fe00 	bl	20006a9c <__lo0bits>
20006e9c:	2301      	movs	r3, #1
20006e9e:	461c      	mov	r4, r3
20006ea0:	f8c8 3010 	str.w	r3, [r8, #16]
20006ea4:	9b00      	ldr	r3, [sp, #0]
20006ea6:	f8c8 3014 	str.w	r3, [r8, #20]
20006eaa:	f100 0320 	add.w	r3, r0, #32
20006eae:	f1ba 0f00 	cmp.w	sl, #0
20006eb2:	d1e3      	bne.n	20006e7c <__d2b+0x64>
20006eb4:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006eb8:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006ebc:	3b02      	subs	r3, #2
20006ebe:	603b      	str	r3, [r7, #0]
20006ec0:	6910      	ldr	r0, [r2, #16]
20006ec2:	f7ff fdcb 	bl	20006a5c <__hi0bits>
20006ec6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006eca:	6030      	str	r0, [r6, #0]
20006ecc:	e7df      	b.n	20006e8e <__d2b+0x76>
20006ece:	9a00      	ldr	r2, [sp, #0]
20006ed0:	f1c0 0120 	rsb	r1, r0, #32
20006ed4:	fa12 f101 	lsls.w	r1, r2, r1
20006ed8:	40c2      	lsrs	r2, r0
20006eda:	9801      	ldr	r0, [sp, #4]
20006edc:	4301      	orrs	r1, r0
20006ede:	f8c8 1014 	str.w	r1, [r8, #20]
20006ee2:	9200      	str	r2, [sp, #0]
20006ee4:	e7bf      	b.n	20006e66 <__d2b+0x4e>
20006ee6:	bf00      	nop

20006ee8 <__mdiff>:
20006ee8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006eec:	6913      	ldr	r3, [r2, #16]
20006eee:	690f      	ldr	r7, [r1, #16]
20006ef0:	460c      	mov	r4, r1
20006ef2:	4615      	mov	r5, r2
20006ef4:	1aff      	subs	r7, r7, r3
20006ef6:	2f00      	cmp	r7, #0
20006ef8:	d04f      	beq.n	20006f9a <__mdiff+0xb2>
20006efa:	db6a      	blt.n	20006fd2 <__mdiff+0xea>
20006efc:	2700      	movs	r7, #0
20006efe:	f101 0614 	add.w	r6, r1, #20
20006f02:	6861      	ldr	r1, [r4, #4]
20006f04:	f7ff ff52 	bl	20006dac <_Balloc>
20006f08:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006f0c:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006f10:	f105 0114 	add.w	r1, r5, #20
20006f14:	2200      	movs	r2, #0
20006f16:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20006f1a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006f1e:	f105 0814 	add.w	r8, r5, #20
20006f22:	3414      	adds	r4, #20
20006f24:	f100 0314 	add.w	r3, r0, #20
20006f28:	60c7      	str	r7, [r0, #12]
20006f2a:	f851 7b04 	ldr.w	r7, [r1], #4
20006f2e:	f856 5b04 	ldr.w	r5, [r6], #4
20006f32:	46bb      	mov	fp, r7
20006f34:	fa1f fa87 	uxth.w	sl, r7
20006f38:	0c3f      	lsrs	r7, r7, #16
20006f3a:	fa1f f985 	uxth.w	r9, r5
20006f3e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20006f42:	ebca 0a09 	rsb	sl, sl, r9
20006f46:	4452      	add	r2, sl
20006f48:	eb07 4722 	add.w	r7, r7, r2, asr #16
20006f4c:	b292      	uxth	r2, r2
20006f4e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20006f52:	f843 2b04 	str.w	r2, [r3], #4
20006f56:	143a      	asrs	r2, r7, #16
20006f58:	4588      	cmp	r8, r1
20006f5a:	d8e6      	bhi.n	20006f2a <__mdiff+0x42>
20006f5c:	42a6      	cmp	r6, r4
20006f5e:	d20e      	bcs.n	20006f7e <__mdiff+0x96>
20006f60:	f856 1b04 	ldr.w	r1, [r6], #4
20006f64:	b28d      	uxth	r5, r1
20006f66:	0c09      	lsrs	r1, r1, #16
20006f68:	1952      	adds	r2, r2, r5
20006f6a:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006f6e:	b292      	uxth	r2, r2
20006f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20006f74:	f843 2b04 	str.w	r2, [r3], #4
20006f78:	140a      	asrs	r2, r1, #16
20006f7a:	42b4      	cmp	r4, r6
20006f7c:	d8f0      	bhi.n	20006f60 <__mdiff+0x78>
20006f7e:	f853 2c04 	ldr.w	r2, [r3, #-4]
20006f82:	b932      	cbnz	r2, 20006f92 <__mdiff+0xaa>
20006f84:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006f88:	f10c 3cff 	add.w	ip, ip, #4294967295
20006f8c:	3b04      	subs	r3, #4
20006f8e:	2a00      	cmp	r2, #0
20006f90:	d0f8      	beq.n	20006f84 <__mdiff+0x9c>
20006f92:	f8c0 c010 	str.w	ip, [r0, #16]
20006f96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006f9a:	3304      	adds	r3, #4
20006f9c:	f101 0614 	add.w	r6, r1, #20
20006fa0:	009b      	lsls	r3, r3, #2
20006fa2:	18d2      	adds	r2, r2, r3
20006fa4:	18cb      	adds	r3, r1, r3
20006fa6:	3304      	adds	r3, #4
20006fa8:	3204      	adds	r2, #4
20006faa:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006fae:	3b04      	subs	r3, #4
20006fb0:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006fb4:	3a04      	subs	r2, #4
20006fb6:	458c      	cmp	ip, r1
20006fb8:	d10a      	bne.n	20006fd0 <__mdiff+0xe8>
20006fba:	429e      	cmp	r6, r3
20006fbc:	d3f5      	bcc.n	20006faa <__mdiff+0xc2>
20006fbe:	2100      	movs	r1, #0
20006fc0:	f7ff fef4 	bl	20006dac <_Balloc>
20006fc4:	2301      	movs	r3, #1
20006fc6:	6103      	str	r3, [r0, #16]
20006fc8:	2300      	movs	r3, #0
20006fca:	6143      	str	r3, [r0, #20]
20006fcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006fd0:	d297      	bcs.n	20006f02 <__mdiff+0x1a>
20006fd2:	4623      	mov	r3, r4
20006fd4:	462c      	mov	r4, r5
20006fd6:	2701      	movs	r7, #1
20006fd8:	461d      	mov	r5, r3
20006fda:	f104 0614 	add.w	r6, r4, #20
20006fde:	e790      	b.n	20006f02 <__mdiff+0x1a>

20006fe0 <__lshift>:
20006fe0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006fe4:	690d      	ldr	r5, [r1, #16]
20006fe6:	688b      	ldr	r3, [r1, #8]
20006fe8:	1156      	asrs	r6, r2, #5
20006fea:	3501      	adds	r5, #1
20006fec:	460c      	mov	r4, r1
20006fee:	19ad      	adds	r5, r5, r6
20006ff0:	4690      	mov	r8, r2
20006ff2:	429d      	cmp	r5, r3
20006ff4:	4682      	mov	sl, r0
20006ff6:	6849      	ldr	r1, [r1, #4]
20006ff8:	dd03      	ble.n	20007002 <__lshift+0x22>
20006ffa:	005b      	lsls	r3, r3, #1
20006ffc:	3101      	adds	r1, #1
20006ffe:	429d      	cmp	r5, r3
20007000:	dcfb      	bgt.n	20006ffa <__lshift+0x1a>
20007002:	4650      	mov	r0, sl
20007004:	f7ff fed2 	bl	20006dac <_Balloc>
20007008:	2e00      	cmp	r6, #0
2000700a:	4607      	mov	r7, r0
2000700c:	f100 0214 	add.w	r2, r0, #20
20007010:	dd0a      	ble.n	20007028 <__lshift+0x48>
20007012:	2300      	movs	r3, #0
20007014:	4619      	mov	r1, r3
20007016:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000701a:	3301      	adds	r3, #1
2000701c:	42b3      	cmp	r3, r6
2000701e:	d1fa      	bne.n	20007016 <__lshift+0x36>
20007020:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007024:	f103 0214 	add.w	r2, r3, #20
20007028:	6920      	ldr	r0, [r4, #16]
2000702a:	f104 0314 	add.w	r3, r4, #20
2000702e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007032:	3014      	adds	r0, #20
20007034:	f018 081f 	ands.w	r8, r8, #31
20007038:	d01b      	beq.n	20007072 <__lshift+0x92>
2000703a:	f1c8 0e20 	rsb	lr, r8, #32
2000703e:	2100      	movs	r1, #0
20007040:	681e      	ldr	r6, [r3, #0]
20007042:	fa06 fc08 	lsl.w	ip, r6, r8
20007046:	ea41 010c 	orr.w	r1, r1, ip
2000704a:	f842 1b04 	str.w	r1, [r2], #4
2000704e:	f853 1b04 	ldr.w	r1, [r3], #4
20007052:	4298      	cmp	r0, r3
20007054:	fa21 f10e 	lsr.w	r1, r1, lr
20007058:	d8f2      	bhi.n	20007040 <__lshift+0x60>
2000705a:	6011      	str	r1, [r2, #0]
2000705c:	b101      	cbz	r1, 20007060 <__lshift+0x80>
2000705e:	3501      	adds	r5, #1
20007060:	4650      	mov	r0, sl
20007062:	3d01      	subs	r5, #1
20007064:	4621      	mov	r1, r4
20007066:	613d      	str	r5, [r7, #16]
20007068:	f7ff fe84 	bl	20006d74 <_Bfree>
2000706c:	4638      	mov	r0, r7
2000706e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007072:	f853 1008 	ldr.w	r1, [r3, r8]
20007076:	f842 1008 	str.w	r1, [r2, r8]
2000707a:	f108 0804 	add.w	r8, r8, #4
2000707e:	eb08 0103 	add.w	r1, r8, r3
20007082:	4288      	cmp	r0, r1
20007084:	d9ec      	bls.n	20007060 <__lshift+0x80>
20007086:	f853 1008 	ldr.w	r1, [r3, r8]
2000708a:	f842 1008 	str.w	r1, [r2, r8]
2000708e:	f108 0804 	add.w	r8, r8, #4
20007092:	eb08 0103 	add.w	r1, r8, r3
20007096:	4288      	cmp	r0, r1
20007098:	d8eb      	bhi.n	20007072 <__lshift+0x92>
2000709a:	e7e1      	b.n	20007060 <__lshift+0x80>

2000709c <__multiply>:
2000709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200070a0:	f8d1 8010 	ldr.w	r8, [r1, #16]
200070a4:	6917      	ldr	r7, [r2, #16]
200070a6:	460d      	mov	r5, r1
200070a8:	4616      	mov	r6, r2
200070aa:	b087      	sub	sp, #28
200070ac:	45b8      	cmp	r8, r7
200070ae:	bfb5      	itete	lt
200070b0:	4615      	movlt	r5, r2
200070b2:	463b      	movge	r3, r7
200070b4:	460b      	movlt	r3, r1
200070b6:	4647      	movge	r7, r8
200070b8:	bfb4      	ite	lt
200070ba:	461e      	movlt	r6, r3
200070bc:	4698      	movge	r8, r3
200070be:	68ab      	ldr	r3, [r5, #8]
200070c0:	eb08 0407 	add.w	r4, r8, r7
200070c4:	6869      	ldr	r1, [r5, #4]
200070c6:	429c      	cmp	r4, r3
200070c8:	bfc8      	it	gt
200070ca:	3101      	addgt	r1, #1
200070cc:	f7ff fe6e 	bl	20006dac <_Balloc>
200070d0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200070d4:	f100 0b14 	add.w	fp, r0, #20
200070d8:	3314      	adds	r3, #20
200070da:	9003      	str	r0, [sp, #12]
200070dc:	459b      	cmp	fp, r3
200070de:	9304      	str	r3, [sp, #16]
200070e0:	d206      	bcs.n	200070f0 <__multiply+0x54>
200070e2:	9904      	ldr	r1, [sp, #16]
200070e4:	465b      	mov	r3, fp
200070e6:	2200      	movs	r2, #0
200070e8:	f843 2b04 	str.w	r2, [r3], #4
200070ec:	4299      	cmp	r1, r3
200070ee:	d8fb      	bhi.n	200070e8 <__multiply+0x4c>
200070f0:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200070f4:	f106 0914 	add.w	r9, r6, #20
200070f8:	f108 0814 	add.w	r8, r8, #20
200070fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007100:	3514      	adds	r5, #20
20007102:	45c1      	cmp	r9, r8
20007104:	f8cd 8004 	str.w	r8, [sp, #4]
20007108:	f10c 0c14 	add.w	ip, ip, #20
2000710c:	9502      	str	r5, [sp, #8]
2000710e:	d24b      	bcs.n	200071a8 <__multiply+0x10c>
20007110:	f04f 0a00 	mov.w	sl, #0
20007114:	9405      	str	r4, [sp, #20]
20007116:	f859 400a 	ldr.w	r4, [r9, sl]
2000711a:	eb0a 080b 	add.w	r8, sl, fp
2000711e:	b2a0      	uxth	r0, r4
20007120:	b1d8      	cbz	r0, 2000715a <__multiply+0xbe>
20007122:	9a02      	ldr	r2, [sp, #8]
20007124:	4643      	mov	r3, r8
20007126:	2400      	movs	r4, #0
20007128:	f852 5b04 	ldr.w	r5, [r2], #4
2000712c:	6819      	ldr	r1, [r3, #0]
2000712e:	b2af      	uxth	r7, r5
20007130:	0c2d      	lsrs	r5, r5, #16
20007132:	b28e      	uxth	r6, r1
20007134:	0c09      	lsrs	r1, r1, #16
20007136:	fb00 6607 	mla	r6, r0, r7, r6
2000713a:	fb00 1105 	mla	r1, r0, r5, r1
2000713e:	1936      	adds	r6, r6, r4
20007140:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007144:	b2b6      	uxth	r6, r6
20007146:	0c0c      	lsrs	r4, r1, #16
20007148:	4594      	cmp	ip, r2
2000714a:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000714e:	f843 6b04 	str.w	r6, [r3], #4
20007152:	d8e9      	bhi.n	20007128 <__multiply+0x8c>
20007154:	601c      	str	r4, [r3, #0]
20007156:	f859 400a 	ldr.w	r4, [r9, sl]
2000715a:	0c24      	lsrs	r4, r4, #16
2000715c:	d01c      	beq.n	20007198 <__multiply+0xfc>
2000715e:	f85b 200a 	ldr.w	r2, [fp, sl]
20007162:	4641      	mov	r1, r8
20007164:	9b02      	ldr	r3, [sp, #8]
20007166:	2500      	movs	r5, #0
20007168:	4610      	mov	r0, r2
2000716a:	881e      	ldrh	r6, [r3, #0]
2000716c:	b297      	uxth	r7, r2
2000716e:	fb06 5504 	mla	r5, r6, r4, r5
20007172:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007176:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000717a:	600f      	str	r7, [r1, #0]
2000717c:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007180:	f853 2b04 	ldr.w	r2, [r3], #4
20007184:	b286      	uxth	r6, r0
20007186:	0c12      	lsrs	r2, r2, #16
20007188:	fb02 6204 	mla	r2, r2, r4, r6
2000718c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007190:	0c15      	lsrs	r5, r2, #16
20007192:	459c      	cmp	ip, r3
20007194:	d8e9      	bhi.n	2000716a <__multiply+0xce>
20007196:	600a      	str	r2, [r1, #0]
20007198:	f10a 0a04 	add.w	sl, sl, #4
2000719c:	9a01      	ldr	r2, [sp, #4]
2000719e:	eb0a 0309 	add.w	r3, sl, r9
200071a2:	429a      	cmp	r2, r3
200071a4:	d8b7      	bhi.n	20007116 <__multiply+0x7a>
200071a6:	9c05      	ldr	r4, [sp, #20]
200071a8:	2c00      	cmp	r4, #0
200071aa:	dd0b      	ble.n	200071c4 <__multiply+0x128>
200071ac:	9a04      	ldr	r2, [sp, #16]
200071ae:	f852 3c04 	ldr.w	r3, [r2, #-4]
200071b2:	b93b      	cbnz	r3, 200071c4 <__multiply+0x128>
200071b4:	4613      	mov	r3, r2
200071b6:	e003      	b.n	200071c0 <__multiply+0x124>
200071b8:	f853 2c08 	ldr.w	r2, [r3, #-8]
200071bc:	3b04      	subs	r3, #4
200071be:	b90a      	cbnz	r2, 200071c4 <__multiply+0x128>
200071c0:	3c01      	subs	r4, #1
200071c2:	d1f9      	bne.n	200071b8 <__multiply+0x11c>
200071c4:	9b03      	ldr	r3, [sp, #12]
200071c6:	4618      	mov	r0, r3
200071c8:	611c      	str	r4, [r3, #16]
200071ca:	b007      	add	sp, #28
200071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200071d0 <__i2b>:
200071d0:	b510      	push	{r4, lr}
200071d2:	460c      	mov	r4, r1
200071d4:	2101      	movs	r1, #1
200071d6:	f7ff fde9 	bl	20006dac <_Balloc>
200071da:	2201      	movs	r2, #1
200071dc:	6144      	str	r4, [r0, #20]
200071de:	6102      	str	r2, [r0, #16]
200071e0:	bd10      	pop	{r4, pc}
200071e2:	bf00      	nop

200071e4 <__multadd>:
200071e4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200071e8:	460d      	mov	r5, r1
200071ea:	2100      	movs	r1, #0
200071ec:	4606      	mov	r6, r0
200071ee:	692c      	ldr	r4, [r5, #16]
200071f0:	b083      	sub	sp, #12
200071f2:	f105 0814 	add.w	r8, r5, #20
200071f6:	4608      	mov	r0, r1
200071f8:	f858 7001 	ldr.w	r7, [r8, r1]
200071fc:	3001      	adds	r0, #1
200071fe:	fa1f fa87 	uxth.w	sl, r7
20007202:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007206:	fb0a 3302 	mla	r3, sl, r2, r3
2000720a:	fb0c fc02 	mul.w	ip, ip, r2
2000720e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007212:	b29b      	uxth	r3, r3
20007214:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007218:	f848 3001 	str.w	r3, [r8, r1]
2000721c:	3104      	adds	r1, #4
2000721e:	4284      	cmp	r4, r0
20007220:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007224:	dce8      	bgt.n	200071f8 <__multadd+0x14>
20007226:	b13b      	cbz	r3, 20007238 <__multadd+0x54>
20007228:	68aa      	ldr	r2, [r5, #8]
2000722a:	4294      	cmp	r4, r2
2000722c:	da08      	bge.n	20007240 <__multadd+0x5c>
2000722e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007232:	3401      	adds	r4, #1
20007234:	612c      	str	r4, [r5, #16]
20007236:	6153      	str	r3, [r2, #20]
20007238:	4628      	mov	r0, r5
2000723a:	b003      	add	sp, #12
2000723c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007240:	6869      	ldr	r1, [r5, #4]
20007242:	4630      	mov	r0, r6
20007244:	9301      	str	r3, [sp, #4]
20007246:	3101      	adds	r1, #1
20007248:	f7ff fdb0 	bl	20006dac <_Balloc>
2000724c:	692a      	ldr	r2, [r5, #16]
2000724e:	f105 010c 	add.w	r1, r5, #12
20007252:	3202      	adds	r2, #2
20007254:	0092      	lsls	r2, r2, #2
20007256:	4607      	mov	r7, r0
20007258:	300c      	adds	r0, #12
2000725a:	f7fb fc47 	bl	20002aec <memcpy>
2000725e:	4629      	mov	r1, r5
20007260:	4630      	mov	r0, r6
20007262:	463d      	mov	r5, r7
20007264:	f7ff fd86 	bl	20006d74 <_Bfree>
20007268:	9b01      	ldr	r3, [sp, #4]
2000726a:	e7e0      	b.n	2000722e <__multadd+0x4a>

2000726c <__pow5mult>:
2000726c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007270:	4615      	mov	r5, r2
20007272:	f012 0203 	ands.w	r2, r2, #3
20007276:	4604      	mov	r4, r0
20007278:	4688      	mov	r8, r1
2000727a:	d12c      	bne.n	200072d6 <__pow5mult+0x6a>
2000727c:	10ad      	asrs	r5, r5, #2
2000727e:	d01e      	beq.n	200072be <__pow5mult+0x52>
20007280:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007282:	2e00      	cmp	r6, #0
20007284:	d034      	beq.n	200072f0 <__pow5mult+0x84>
20007286:	68b7      	ldr	r7, [r6, #8]
20007288:	2f00      	cmp	r7, #0
2000728a:	d03b      	beq.n	20007304 <__pow5mult+0x98>
2000728c:	f015 0f01 	tst.w	r5, #1
20007290:	d108      	bne.n	200072a4 <__pow5mult+0x38>
20007292:	106d      	asrs	r5, r5, #1
20007294:	d013      	beq.n	200072be <__pow5mult+0x52>
20007296:	683e      	ldr	r6, [r7, #0]
20007298:	b1a6      	cbz	r6, 200072c4 <__pow5mult+0x58>
2000729a:	4630      	mov	r0, r6
2000729c:	4607      	mov	r7, r0
2000729e:	f015 0f01 	tst.w	r5, #1
200072a2:	d0f6      	beq.n	20007292 <__pow5mult+0x26>
200072a4:	4641      	mov	r1, r8
200072a6:	463a      	mov	r2, r7
200072a8:	4620      	mov	r0, r4
200072aa:	f7ff fef7 	bl	2000709c <__multiply>
200072ae:	4641      	mov	r1, r8
200072b0:	4606      	mov	r6, r0
200072b2:	4620      	mov	r0, r4
200072b4:	f7ff fd5e 	bl	20006d74 <_Bfree>
200072b8:	106d      	asrs	r5, r5, #1
200072ba:	46b0      	mov	r8, r6
200072bc:	d1eb      	bne.n	20007296 <__pow5mult+0x2a>
200072be:	4640      	mov	r0, r8
200072c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200072c4:	4639      	mov	r1, r7
200072c6:	463a      	mov	r2, r7
200072c8:	4620      	mov	r0, r4
200072ca:	f7ff fee7 	bl	2000709c <__multiply>
200072ce:	6038      	str	r0, [r7, #0]
200072d0:	4607      	mov	r7, r0
200072d2:	6006      	str	r6, [r0, #0]
200072d4:	e7e3      	b.n	2000729e <__pow5mult+0x32>
200072d6:	f648 5c10 	movw	ip, #36112	; 0x8d10
200072da:	2300      	movs	r3, #0
200072dc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200072e0:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200072e4:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200072e8:	f7ff ff7c 	bl	200071e4 <__multadd>
200072ec:	4680      	mov	r8, r0
200072ee:	e7c5      	b.n	2000727c <__pow5mult+0x10>
200072f0:	2010      	movs	r0, #16
200072f2:	f7ff f83f 	bl	20006374 <malloc>
200072f6:	2300      	movs	r3, #0
200072f8:	4606      	mov	r6, r0
200072fa:	6260      	str	r0, [r4, #36]	; 0x24
200072fc:	60c3      	str	r3, [r0, #12]
200072fe:	6043      	str	r3, [r0, #4]
20007300:	6083      	str	r3, [r0, #8]
20007302:	6003      	str	r3, [r0, #0]
20007304:	4620      	mov	r0, r4
20007306:	f240 2171 	movw	r1, #625	; 0x271
2000730a:	f7ff ff61 	bl	200071d0 <__i2b>
2000730e:	2300      	movs	r3, #0
20007310:	60b0      	str	r0, [r6, #8]
20007312:	4607      	mov	r7, r0
20007314:	6003      	str	r3, [r0, #0]
20007316:	e7b9      	b.n	2000728c <__pow5mult+0x20>

20007318 <__s2b>:
20007318:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000731c:	461e      	mov	r6, r3
2000731e:	f648 6339 	movw	r3, #36409	; 0x8e39
20007322:	f106 0c08 	add.w	ip, r6, #8
20007326:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000732a:	4688      	mov	r8, r1
2000732c:	4605      	mov	r5, r0
2000732e:	4617      	mov	r7, r2
20007330:	fb83 130c 	smull	r1, r3, r3, ip
20007334:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007338:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000733c:	f1bc 0f01 	cmp.w	ip, #1
20007340:	dd35      	ble.n	200073ae <__s2b+0x96>
20007342:	2100      	movs	r1, #0
20007344:	2201      	movs	r2, #1
20007346:	0052      	lsls	r2, r2, #1
20007348:	3101      	adds	r1, #1
2000734a:	4594      	cmp	ip, r2
2000734c:	dcfb      	bgt.n	20007346 <__s2b+0x2e>
2000734e:	4628      	mov	r0, r5
20007350:	f7ff fd2c 	bl	20006dac <_Balloc>
20007354:	9b08      	ldr	r3, [sp, #32]
20007356:	6143      	str	r3, [r0, #20]
20007358:	2301      	movs	r3, #1
2000735a:	2f09      	cmp	r7, #9
2000735c:	6103      	str	r3, [r0, #16]
2000735e:	dd22      	ble.n	200073a6 <__s2b+0x8e>
20007360:	f108 0a09 	add.w	sl, r8, #9
20007364:	2409      	movs	r4, #9
20007366:	f818 3004 	ldrb.w	r3, [r8, r4]
2000736a:	4601      	mov	r1, r0
2000736c:	220a      	movs	r2, #10
2000736e:	3401      	adds	r4, #1
20007370:	3b30      	subs	r3, #48	; 0x30
20007372:	4628      	mov	r0, r5
20007374:	f7ff ff36 	bl	200071e4 <__multadd>
20007378:	42a7      	cmp	r7, r4
2000737a:	dcf4      	bgt.n	20007366 <__s2b+0x4e>
2000737c:	eb0a 0807 	add.w	r8, sl, r7
20007380:	f1a8 0808 	sub.w	r8, r8, #8
20007384:	42be      	cmp	r6, r7
20007386:	dd0c      	ble.n	200073a2 <__s2b+0x8a>
20007388:	2400      	movs	r4, #0
2000738a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000738e:	4601      	mov	r1, r0
20007390:	3401      	adds	r4, #1
20007392:	220a      	movs	r2, #10
20007394:	3b30      	subs	r3, #48	; 0x30
20007396:	4628      	mov	r0, r5
20007398:	f7ff ff24 	bl	200071e4 <__multadd>
2000739c:	19e3      	adds	r3, r4, r7
2000739e:	429e      	cmp	r6, r3
200073a0:	dcf3      	bgt.n	2000738a <__s2b+0x72>
200073a2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200073a6:	f108 080a 	add.w	r8, r8, #10
200073aa:	2709      	movs	r7, #9
200073ac:	e7ea      	b.n	20007384 <__s2b+0x6c>
200073ae:	2100      	movs	r1, #0
200073b0:	e7cd      	b.n	2000734e <__s2b+0x36>
200073b2:	bf00      	nop

200073b4 <_realloc_r>:
200073b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200073b8:	4691      	mov	r9, r2
200073ba:	b083      	sub	sp, #12
200073bc:	4607      	mov	r7, r0
200073be:	460e      	mov	r6, r1
200073c0:	2900      	cmp	r1, #0
200073c2:	f000 813a 	beq.w	2000763a <_realloc_r+0x286>
200073c6:	f1a1 0808 	sub.w	r8, r1, #8
200073ca:	f109 040b 	add.w	r4, r9, #11
200073ce:	f7ff fb41 	bl	20006a54 <__malloc_lock>
200073d2:	2c16      	cmp	r4, #22
200073d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
200073d8:	460b      	mov	r3, r1
200073da:	f200 80a0 	bhi.w	2000751e <_realloc_r+0x16a>
200073de:	2210      	movs	r2, #16
200073e0:	2500      	movs	r5, #0
200073e2:	4614      	mov	r4, r2
200073e4:	454c      	cmp	r4, r9
200073e6:	bf38      	it	cc
200073e8:	f045 0501 	orrcc.w	r5, r5, #1
200073ec:	2d00      	cmp	r5, #0
200073ee:	f040 812a 	bne.w	20007646 <_realloc_r+0x292>
200073f2:	f021 0a03 	bic.w	sl, r1, #3
200073f6:	4592      	cmp	sl, r2
200073f8:	bfa2      	ittt	ge
200073fa:	4640      	movge	r0, r8
200073fc:	4655      	movge	r5, sl
200073fe:	f108 0808 	addge.w	r8, r8, #8
20007402:	da75      	bge.n	200074f0 <_realloc_r+0x13c>
20007404:	f648 7374 	movw	r3, #36724	; 0x8f74
20007408:	eb08 000a 	add.w	r0, r8, sl
2000740c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007410:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007414:	4586      	cmp	lr, r0
20007416:	f000 811a 	beq.w	2000764e <_realloc_r+0x29a>
2000741a:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000741e:	f02c 0b01 	bic.w	fp, ip, #1
20007422:	4483      	add	fp, r0
20007424:	f8db b004 	ldr.w	fp, [fp, #4]
20007428:	f01b 0f01 	tst.w	fp, #1
2000742c:	d07c      	beq.n	20007528 <_realloc_r+0x174>
2000742e:	46ac      	mov	ip, r5
20007430:	4628      	mov	r0, r5
20007432:	f011 0f01 	tst.w	r1, #1
20007436:	f040 809b 	bne.w	20007570 <_realloc_r+0x1bc>
2000743a:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000743e:	ebc1 0b08 	rsb	fp, r1, r8
20007442:	f8db 5004 	ldr.w	r5, [fp, #4]
20007446:	f025 0503 	bic.w	r5, r5, #3
2000744a:	2800      	cmp	r0, #0
2000744c:	f000 80dd 	beq.w	2000760a <_realloc_r+0x256>
20007450:	4570      	cmp	r0, lr
20007452:	f000 811f 	beq.w	20007694 <_realloc_r+0x2e0>
20007456:	eb05 030a 	add.w	r3, r5, sl
2000745a:	eb0c 0503 	add.w	r5, ip, r3
2000745e:	4295      	cmp	r5, r2
20007460:	bfb8      	it	lt
20007462:	461d      	movlt	r5, r3
20007464:	f2c0 80d2 	blt.w	2000760c <_realloc_r+0x258>
20007468:	6881      	ldr	r1, [r0, #8]
2000746a:	465b      	mov	r3, fp
2000746c:	68c0      	ldr	r0, [r0, #12]
2000746e:	f1aa 0204 	sub.w	r2, sl, #4
20007472:	2a24      	cmp	r2, #36	; 0x24
20007474:	6081      	str	r1, [r0, #8]
20007476:	60c8      	str	r0, [r1, #12]
20007478:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000747c:	f8db 000c 	ldr.w	r0, [fp, #12]
20007480:	6081      	str	r1, [r0, #8]
20007482:	60c8      	str	r0, [r1, #12]
20007484:	f200 80d0 	bhi.w	20007628 <_realloc_r+0x274>
20007488:	2a13      	cmp	r2, #19
2000748a:	469c      	mov	ip, r3
2000748c:	d921      	bls.n	200074d2 <_realloc_r+0x11e>
2000748e:	4631      	mov	r1, r6
20007490:	f10b 0c10 	add.w	ip, fp, #16
20007494:	f851 0b04 	ldr.w	r0, [r1], #4
20007498:	f8cb 0008 	str.w	r0, [fp, #8]
2000749c:	6870      	ldr	r0, [r6, #4]
2000749e:	1d0e      	adds	r6, r1, #4
200074a0:	2a1b      	cmp	r2, #27
200074a2:	f8cb 000c 	str.w	r0, [fp, #12]
200074a6:	d914      	bls.n	200074d2 <_realloc_r+0x11e>
200074a8:	6848      	ldr	r0, [r1, #4]
200074aa:	1d31      	adds	r1, r6, #4
200074ac:	f10b 0c18 	add.w	ip, fp, #24
200074b0:	f8cb 0010 	str.w	r0, [fp, #16]
200074b4:	6870      	ldr	r0, [r6, #4]
200074b6:	1d0e      	adds	r6, r1, #4
200074b8:	2a24      	cmp	r2, #36	; 0x24
200074ba:	f8cb 0014 	str.w	r0, [fp, #20]
200074be:	d108      	bne.n	200074d2 <_realloc_r+0x11e>
200074c0:	684a      	ldr	r2, [r1, #4]
200074c2:	f10b 0c20 	add.w	ip, fp, #32
200074c6:	f8cb 2018 	str.w	r2, [fp, #24]
200074ca:	6872      	ldr	r2, [r6, #4]
200074cc:	3608      	adds	r6, #8
200074ce:	f8cb 201c 	str.w	r2, [fp, #28]
200074d2:	4631      	mov	r1, r6
200074d4:	4698      	mov	r8, r3
200074d6:	4662      	mov	r2, ip
200074d8:	4658      	mov	r0, fp
200074da:	f851 3b04 	ldr.w	r3, [r1], #4
200074de:	f842 3b04 	str.w	r3, [r2], #4
200074e2:	6873      	ldr	r3, [r6, #4]
200074e4:	f8cc 3004 	str.w	r3, [ip, #4]
200074e8:	684b      	ldr	r3, [r1, #4]
200074ea:	6053      	str	r3, [r2, #4]
200074ec:	f8db 3004 	ldr.w	r3, [fp, #4]
200074f0:	ebc4 0c05 	rsb	ip, r4, r5
200074f4:	f1bc 0f0f 	cmp.w	ip, #15
200074f8:	d826      	bhi.n	20007548 <_realloc_r+0x194>
200074fa:	1942      	adds	r2, r0, r5
200074fc:	f003 0301 	and.w	r3, r3, #1
20007500:	ea43 0505 	orr.w	r5, r3, r5
20007504:	6045      	str	r5, [r0, #4]
20007506:	6853      	ldr	r3, [r2, #4]
20007508:	f043 0301 	orr.w	r3, r3, #1
2000750c:	6053      	str	r3, [r2, #4]
2000750e:	4638      	mov	r0, r7
20007510:	4645      	mov	r5, r8
20007512:	f7ff faa1 	bl	20006a58 <__malloc_unlock>
20007516:	4628      	mov	r0, r5
20007518:	b003      	add	sp, #12
2000751a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000751e:	f024 0407 	bic.w	r4, r4, #7
20007522:	4622      	mov	r2, r4
20007524:	0fe5      	lsrs	r5, r4, #31
20007526:	e75d      	b.n	200073e4 <_realloc_r+0x30>
20007528:	f02c 0c03 	bic.w	ip, ip, #3
2000752c:	eb0c 050a 	add.w	r5, ip, sl
20007530:	4295      	cmp	r5, r2
20007532:	f6ff af7e 	blt.w	20007432 <_realloc_r+0x7e>
20007536:	6882      	ldr	r2, [r0, #8]
20007538:	460b      	mov	r3, r1
2000753a:	68c1      	ldr	r1, [r0, #12]
2000753c:	4640      	mov	r0, r8
2000753e:	f108 0808 	add.w	r8, r8, #8
20007542:	608a      	str	r2, [r1, #8]
20007544:	60d1      	str	r1, [r2, #12]
20007546:	e7d3      	b.n	200074f0 <_realloc_r+0x13c>
20007548:	1901      	adds	r1, r0, r4
2000754a:	f003 0301 	and.w	r3, r3, #1
2000754e:	eb01 020c 	add.w	r2, r1, ip
20007552:	ea43 0404 	orr.w	r4, r3, r4
20007556:	f04c 0301 	orr.w	r3, ip, #1
2000755a:	6044      	str	r4, [r0, #4]
2000755c:	604b      	str	r3, [r1, #4]
2000755e:	4638      	mov	r0, r7
20007560:	6853      	ldr	r3, [r2, #4]
20007562:	3108      	adds	r1, #8
20007564:	f043 0301 	orr.w	r3, r3, #1
20007568:	6053      	str	r3, [r2, #4]
2000756a:	f7fe fb89 	bl	20005c80 <_free_r>
2000756e:	e7ce      	b.n	2000750e <_realloc_r+0x15a>
20007570:	4649      	mov	r1, r9
20007572:	4638      	mov	r0, r7
20007574:	f7fe ff06 	bl	20006384 <_malloc_r>
20007578:	4605      	mov	r5, r0
2000757a:	2800      	cmp	r0, #0
2000757c:	d041      	beq.n	20007602 <_realloc_r+0x24e>
2000757e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007582:	f1a0 0208 	sub.w	r2, r0, #8
20007586:	f023 0101 	bic.w	r1, r3, #1
2000758a:	4441      	add	r1, r8
2000758c:	428a      	cmp	r2, r1
2000758e:	f000 80d7 	beq.w	20007740 <_realloc_r+0x38c>
20007592:	f1aa 0204 	sub.w	r2, sl, #4
20007596:	4631      	mov	r1, r6
20007598:	2a24      	cmp	r2, #36	; 0x24
2000759a:	d878      	bhi.n	2000768e <_realloc_r+0x2da>
2000759c:	2a13      	cmp	r2, #19
2000759e:	4603      	mov	r3, r0
200075a0:	d921      	bls.n	200075e6 <_realloc_r+0x232>
200075a2:	4634      	mov	r4, r6
200075a4:	f854 3b04 	ldr.w	r3, [r4], #4
200075a8:	1d21      	adds	r1, r4, #4
200075aa:	f840 3b04 	str.w	r3, [r0], #4
200075ae:	1d03      	adds	r3, r0, #4
200075b0:	f8d6 c004 	ldr.w	ip, [r6, #4]
200075b4:	2a1b      	cmp	r2, #27
200075b6:	f8c5 c004 	str.w	ip, [r5, #4]
200075ba:	d914      	bls.n	200075e6 <_realloc_r+0x232>
200075bc:	f8d4 e004 	ldr.w	lr, [r4, #4]
200075c0:	1d1c      	adds	r4, r3, #4
200075c2:	f101 0c04 	add.w	ip, r1, #4
200075c6:	f8c0 e004 	str.w	lr, [r0, #4]
200075ca:	6848      	ldr	r0, [r1, #4]
200075cc:	f10c 0104 	add.w	r1, ip, #4
200075d0:	6058      	str	r0, [r3, #4]
200075d2:	1d23      	adds	r3, r4, #4
200075d4:	2a24      	cmp	r2, #36	; 0x24
200075d6:	d106      	bne.n	200075e6 <_realloc_r+0x232>
200075d8:	f8dc 2004 	ldr.w	r2, [ip, #4]
200075dc:	6062      	str	r2, [r4, #4]
200075de:	684a      	ldr	r2, [r1, #4]
200075e0:	3108      	adds	r1, #8
200075e2:	605a      	str	r2, [r3, #4]
200075e4:	3308      	adds	r3, #8
200075e6:	4608      	mov	r0, r1
200075e8:	461a      	mov	r2, r3
200075ea:	f850 4b04 	ldr.w	r4, [r0], #4
200075ee:	f842 4b04 	str.w	r4, [r2], #4
200075f2:	6849      	ldr	r1, [r1, #4]
200075f4:	6059      	str	r1, [r3, #4]
200075f6:	6843      	ldr	r3, [r0, #4]
200075f8:	6053      	str	r3, [r2, #4]
200075fa:	4631      	mov	r1, r6
200075fc:	4638      	mov	r0, r7
200075fe:	f7fe fb3f 	bl	20005c80 <_free_r>
20007602:	4638      	mov	r0, r7
20007604:	f7ff fa28 	bl	20006a58 <__malloc_unlock>
20007608:	e785      	b.n	20007516 <_realloc_r+0x162>
2000760a:	4455      	add	r5, sl
2000760c:	4295      	cmp	r5, r2
2000760e:	dbaf      	blt.n	20007570 <_realloc_r+0x1bc>
20007610:	465b      	mov	r3, fp
20007612:	f8db 000c 	ldr.w	r0, [fp, #12]
20007616:	f1aa 0204 	sub.w	r2, sl, #4
2000761a:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000761e:	2a24      	cmp	r2, #36	; 0x24
20007620:	6081      	str	r1, [r0, #8]
20007622:	60c8      	str	r0, [r1, #12]
20007624:	f67f af30 	bls.w	20007488 <_realloc_r+0xd4>
20007628:	4618      	mov	r0, r3
2000762a:	4631      	mov	r1, r6
2000762c:	4698      	mov	r8, r3
2000762e:	f7ff f9b5 	bl	2000699c <memmove>
20007632:	4658      	mov	r0, fp
20007634:	f8db 3004 	ldr.w	r3, [fp, #4]
20007638:	e75a      	b.n	200074f0 <_realloc_r+0x13c>
2000763a:	4611      	mov	r1, r2
2000763c:	b003      	add	sp, #12
2000763e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007642:	f7fe be9f 	b.w	20006384 <_malloc_r>
20007646:	230c      	movs	r3, #12
20007648:	2500      	movs	r5, #0
2000764a:	603b      	str	r3, [r7, #0]
2000764c:	e763      	b.n	20007516 <_realloc_r+0x162>
2000764e:	f8de 5004 	ldr.w	r5, [lr, #4]
20007652:	f104 0b10 	add.w	fp, r4, #16
20007656:	f025 0c03 	bic.w	ip, r5, #3
2000765a:	eb0c 000a 	add.w	r0, ip, sl
2000765e:	4558      	cmp	r0, fp
20007660:	bfb8      	it	lt
20007662:	4670      	movlt	r0, lr
20007664:	f6ff aee5 	blt.w	20007432 <_realloc_r+0x7e>
20007668:	eb08 0204 	add.w	r2, r8, r4
2000766c:	1b01      	subs	r1, r0, r4
2000766e:	f041 0101 	orr.w	r1, r1, #1
20007672:	609a      	str	r2, [r3, #8]
20007674:	6051      	str	r1, [r2, #4]
20007676:	4638      	mov	r0, r7
20007678:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000767c:	4635      	mov	r5, r6
2000767e:	f001 0301 	and.w	r3, r1, #1
20007682:	431c      	orrs	r4, r3
20007684:	f8c8 4004 	str.w	r4, [r8, #4]
20007688:	f7ff f9e6 	bl	20006a58 <__malloc_unlock>
2000768c:	e743      	b.n	20007516 <_realloc_r+0x162>
2000768e:	f7ff f985 	bl	2000699c <memmove>
20007692:	e7b2      	b.n	200075fa <_realloc_r+0x246>
20007694:	4455      	add	r5, sl
20007696:	f104 0110 	add.w	r1, r4, #16
2000769a:	44ac      	add	ip, r5
2000769c:	458c      	cmp	ip, r1
2000769e:	dbb5      	blt.n	2000760c <_realloc_r+0x258>
200076a0:	465d      	mov	r5, fp
200076a2:	f8db 000c 	ldr.w	r0, [fp, #12]
200076a6:	f1aa 0204 	sub.w	r2, sl, #4
200076aa:	f855 1f08 	ldr.w	r1, [r5, #8]!
200076ae:	2a24      	cmp	r2, #36	; 0x24
200076b0:	6081      	str	r1, [r0, #8]
200076b2:	60c8      	str	r0, [r1, #12]
200076b4:	d84c      	bhi.n	20007750 <_realloc_r+0x39c>
200076b6:	2a13      	cmp	r2, #19
200076b8:	4628      	mov	r0, r5
200076ba:	d924      	bls.n	20007706 <_realloc_r+0x352>
200076bc:	4631      	mov	r1, r6
200076be:	f10b 0010 	add.w	r0, fp, #16
200076c2:	f851 eb04 	ldr.w	lr, [r1], #4
200076c6:	f8cb e008 	str.w	lr, [fp, #8]
200076ca:	f8d6 e004 	ldr.w	lr, [r6, #4]
200076ce:	1d0e      	adds	r6, r1, #4
200076d0:	2a1b      	cmp	r2, #27
200076d2:	f8cb e00c 	str.w	lr, [fp, #12]
200076d6:	d916      	bls.n	20007706 <_realloc_r+0x352>
200076d8:	f8d1 e004 	ldr.w	lr, [r1, #4]
200076dc:	1d31      	adds	r1, r6, #4
200076de:	f10b 0018 	add.w	r0, fp, #24
200076e2:	f8cb e010 	str.w	lr, [fp, #16]
200076e6:	f8d6 e004 	ldr.w	lr, [r6, #4]
200076ea:	1d0e      	adds	r6, r1, #4
200076ec:	2a24      	cmp	r2, #36	; 0x24
200076ee:	f8cb e014 	str.w	lr, [fp, #20]
200076f2:	d108      	bne.n	20007706 <_realloc_r+0x352>
200076f4:	684a      	ldr	r2, [r1, #4]
200076f6:	f10b 0020 	add.w	r0, fp, #32
200076fa:	f8cb 2018 	str.w	r2, [fp, #24]
200076fe:	6872      	ldr	r2, [r6, #4]
20007700:	3608      	adds	r6, #8
20007702:	f8cb 201c 	str.w	r2, [fp, #28]
20007706:	4631      	mov	r1, r6
20007708:	4602      	mov	r2, r0
2000770a:	f851 eb04 	ldr.w	lr, [r1], #4
2000770e:	f842 eb04 	str.w	lr, [r2], #4
20007712:	6876      	ldr	r6, [r6, #4]
20007714:	6046      	str	r6, [r0, #4]
20007716:	6849      	ldr	r1, [r1, #4]
20007718:	6051      	str	r1, [r2, #4]
2000771a:	eb0b 0204 	add.w	r2, fp, r4
2000771e:	ebc4 010c 	rsb	r1, r4, ip
20007722:	f041 0101 	orr.w	r1, r1, #1
20007726:	609a      	str	r2, [r3, #8]
20007728:	6051      	str	r1, [r2, #4]
2000772a:	4638      	mov	r0, r7
2000772c:	f8db 1004 	ldr.w	r1, [fp, #4]
20007730:	f001 0301 	and.w	r3, r1, #1
20007734:	431c      	orrs	r4, r3
20007736:	f8cb 4004 	str.w	r4, [fp, #4]
2000773a:	f7ff f98d 	bl	20006a58 <__malloc_unlock>
2000773e:	e6ea      	b.n	20007516 <_realloc_r+0x162>
20007740:	6855      	ldr	r5, [r2, #4]
20007742:	4640      	mov	r0, r8
20007744:	f108 0808 	add.w	r8, r8, #8
20007748:	f025 0503 	bic.w	r5, r5, #3
2000774c:	4455      	add	r5, sl
2000774e:	e6cf      	b.n	200074f0 <_realloc_r+0x13c>
20007750:	4631      	mov	r1, r6
20007752:	4628      	mov	r0, r5
20007754:	9300      	str	r3, [sp, #0]
20007756:	f8cd c004 	str.w	ip, [sp, #4]
2000775a:	f7ff f91f 	bl	2000699c <memmove>
2000775e:	f8dd c004 	ldr.w	ip, [sp, #4]
20007762:	9b00      	ldr	r3, [sp, #0]
20007764:	e7d9      	b.n	2000771a <_realloc_r+0x366>
20007766:	bf00      	nop

20007768 <__isinfd>:
20007768:	4602      	mov	r2, r0
2000776a:	4240      	negs	r0, r0
2000776c:	ea40 0302 	orr.w	r3, r0, r2
20007770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007774:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20007778:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000777c:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20007780:	4258      	negs	r0, r3
20007782:	ea40 0303 	orr.w	r3, r0, r3
20007786:	17d8      	asrs	r0, r3, #31
20007788:	3001      	adds	r0, #1
2000778a:	4770      	bx	lr

2000778c <__isnand>:
2000778c:	4602      	mov	r2, r0
2000778e:	4240      	negs	r0, r0
20007790:	4310      	orrs	r0, r2
20007792:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007796:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000779a:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000779e:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200077a2:	0fc0      	lsrs	r0, r0, #31
200077a4:	4770      	bx	lr
200077a6:	bf00      	nop

200077a8 <_sbrk_r>:
200077a8:	b538      	push	{r3, r4, r5, lr}
200077aa:	f249 7420 	movw	r4, #38688	; 0x9720
200077ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
200077b2:	4605      	mov	r5, r0
200077b4:	4608      	mov	r0, r1
200077b6:	2300      	movs	r3, #0
200077b8:	6023      	str	r3, [r4, #0]
200077ba:	f7f9 fd1b 	bl	200011f4 <_sbrk>
200077be:	f1b0 3fff 	cmp.w	r0, #4294967295
200077c2:	d000      	beq.n	200077c6 <_sbrk_r+0x1e>
200077c4:	bd38      	pop	{r3, r4, r5, pc}
200077c6:	6823      	ldr	r3, [r4, #0]
200077c8:	2b00      	cmp	r3, #0
200077ca:	d0fb      	beq.n	200077c4 <_sbrk_r+0x1c>
200077cc:	602b      	str	r3, [r5, #0]
200077ce:	bd38      	pop	{r3, r4, r5, pc}

200077d0 <__sclose>:
200077d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200077d4:	f000 b960 	b.w	20007a98 <_close_r>

200077d8 <__sseek>:
200077d8:	b510      	push	{r4, lr}
200077da:	460c      	mov	r4, r1
200077dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200077e0:	f000 f9fe 	bl	20007be0 <_lseek_r>
200077e4:	89a3      	ldrh	r3, [r4, #12]
200077e6:	f1b0 3fff 	cmp.w	r0, #4294967295
200077ea:	bf15      	itete	ne
200077ec:	6560      	strne	r0, [r4, #84]	; 0x54
200077ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200077f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200077f6:	81a3      	strheq	r3, [r4, #12]
200077f8:	bf18      	it	ne
200077fa:	81a3      	strhne	r3, [r4, #12]
200077fc:	bd10      	pop	{r4, pc}
200077fe:	bf00      	nop

20007800 <__swrite>:
20007800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007804:	461d      	mov	r5, r3
20007806:	898b      	ldrh	r3, [r1, #12]
20007808:	460c      	mov	r4, r1
2000780a:	4616      	mov	r6, r2
2000780c:	4607      	mov	r7, r0
2000780e:	f413 7f80 	tst.w	r3, #256	; 0x100
20007812:	d006      	beq.n	20007822 <__swrite+0x22>
20007814:	2302      	movs	r3, #2
20007816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000781a:	2200      	movs	r2, #0
2000781c:	f000 f9e0 	bl	20007be0 <_lseek_r>
20007820:	89a3      	ldrh	r3, [r4, #12]
20007822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007826:	4638      	mov	r0, r7
20007828:	81a3      	strh	r3, [r4, #12]
2000782a:	4632      	mov	r2, r6
2000782c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007830:	462b      	mov	r3, r5
20007832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007836:	f7f9 bcb9 	b.w	200011ac <_write_r>
2000783a:	bf00      	nop

2000783c <__sread>:
2000783c:	b510      	push	{r4, lr}
2000783e:	460c      	mov	r4, r1
20007840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007844:	f000 f9e2 	bl	20007c0c <_read_r>
20007848:	2800      	cmp	r0, #0
2000784a:	db03      	blt.n	20007854 <__sread+0x18>
2000784c:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000784e:	181b      	adds	r3, r3, r0
20007850:	6563      	str	r3, [r4, #84]	; 0x54
20007852:	bd10      	pop	{r4, pc}
20007854:	89a3      	ldrh	r3, [r4, #12]
20007856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000785a:	81a3      	strh	r3, [r4, #12]
2000785c:	bd10      	pop	{r4, pc}
2000785e:	bf00      	nop

20007860 <strcmp>:
20007860:	ea80 0201 	eor.w	r2, r0, r1
20007864:	f012 0f03 	tst.w	r2, #3
20007868:	d13a      	bne.n	200078e0 <strcmp_unaligned>
2000786a:	f010 0203 	ands.w	r2, r0, #3
2000786e:	f020 0003 	bic.w	r0, r0, #3
20007872:	f021 0103 	bic.w	r1, r1, #3
20007876:	f850 cb04 	ldr.w	ip, [r0], #4
2000787a:	bf08      	it	eq
2000787c:	f851 3b04 	ldreq.w	r3, [r1], #4
20007880:	d00d      	beq.n	2000789e <strcmp+0x3e>
20007882:	f082 0203 	eor.w	r2, r2, #3
20007886:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000788a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000788e:	fa23 f202 	lsr.w	r2, r3, r2
20007892:	f851 3b04 	ldr.w	r3, [r1], #4
20007896:	ea4c 0c02 	orr.w	ip, ip, r2
2000789a:	ea43 0302 	orr.w	r3, r3, r2
2000789e:	bf00      	nop
200078a0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200078a4:	459c      	cmp	ip, r3
200078a6:	bf01      	itttt	eq
200078a8:	ea22 020c 	biceq.w	r2, r2, ip
200078ac:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200078b0:	f850 cb04 	ldreq.w	ip, [r0], #4
200078b4:	f851 3b04 	ldreq.w	r3, [r1], #4
200078b8:	d0f2      	beq.n	200078a0 <strcmp+0x40>
200078ba:	ea4f 600c 	mov.w	r0, ip, lsl #24
200078be:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200078c2:	2801      	cmp	r0, #1
200078c4:	bf28      	it	cs
200078c6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
200078ca:	bf08      	it	eq
200078cc:	0a1b      	lsreq	r3, r3, #8
200078ce:	d0f4      	beq.n	200078ba <strcmp+0x5a>
200078d0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200078d4:	ea4f 6010 	mov.w	r0, r0, lsr #24
200078d8:	eba0 0003 	sub.w	r0, r0, r3
200078dc:	4770      	bx	lr
200078de:	bf00      	nop

200078e0 <strcmp_unaligned>:
200078e0:	f010 0f03 	tst.w	r0, #3
200078e4:	d00a      	beq.n	200078fc <strcmp_unaligned+0x1c>
200078e6:	f810 2b01 	ldrb.w	r2, [r0], #1
200078ea:	f811 3b01 	ldrb.w	r3, [r1], #1
200078ee:	2a01      	cmp	r2, #1
200078f0:	bf28      	it	cs
200078f2:	429a      	cmpcs	r2, r3
200078f4:	d0f4      	beq.n	200078e0 <strcmp_unaligned>
200078f6:	eba2 0003 	sub.w	r0, r2, r3
200078fa:	4770      	bx	lr
200078fc:	f84d 5d04 	str.w	r5, [sp, #-4]!
20007900:	f84d 4d04 	str.w	r4, [sp, #-4]!
20007904:	f04f 0201 	mov.w	r2, #1
20007908:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000790c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20007910:	f001 0c03 	and.w	ip, r1, #3
20007914:	f021 0103 	bic.w	r1, r1, #3
20007918:	f850 4b04 	ldr.w	r4, [r0], #4
2000791c:	f851 5b04 	ldr.w	r5, [r1], #4
20007920:	f1bc 0f02 	cmp.w	ip, #2
20007924:	d026      	beq.n	20007974 <strcmp_unaligned+0x94>
20007926:	d84b      	bhi.n	200079c0 <strcmp_unaligned+0xe0>
20007928:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000792c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20007930:	eba4 0302 	sub.w	r3, r4, r2
20007934:	ea23 0304 	bic.w	r3, r3, r4
20007938:	d10d      	bne.n	20007956 <strcmp_unaligned+0x76>
2000793a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000793e:	bf08      	it	eq
20007940:	f851 5b04 	ldreq.w	r5, [r1], #4
20007944:	d10a      	bne.n	2000795c <strcmp_unaligned+0x7c>
20007946:	ea8c 0c04 	eor.w	ip, ip, r4
2000794a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000794e:	d10c      	bne.n	2000796a <strcmp_unaligned+0x8a>
20007950:	f850 4b04 	ldr.w	r4, [r0], #4
20007954:	e7e8      	b.n	20007928 <strcmp_unaligned+0x48>
20007956:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000795a:	e05c      	b.n	20007a16 <strcmp_unaligned+0x136>
2000795c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20007960:	d152      	bne.n	20007a08 <strcmp_unaligned+0x128>
20007962:	780d      	ldrb	r5, [r1, #0]
20007964:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20007968:	e055      	b.n	20007a16 <strcmp_unaligned+0x136>
2000796a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000796e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20007972:	e050      	b.n	20007a16 <strcmp_unaligned+0x136>
20007974:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20007978:	eba4 0302 	sub.w	r3, r4, r2
2000797c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20007980:	ea23 0304 	bic.w	r3, r3, r4
20007984:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20007988:	d117      	bne.n	200079ba <strcmp_unaligned+0xda>
2000798a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000798e:	bf08      	it	eq
20007990:	f851 5b04 	ldreq.w	r5, [r1], #4
20007994:	d107      	bne.n	200079a6 <strcmp_unaligned+0xc6>
20007996:	ea8c 0c04 	eor.w	ip, ip, r4
2000799a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000799e:	d108      	bne.n	200079b2 <strcmp_unaligned+0xd2>
200079a0:	f850 4b04 	ldr.w	r4, [r0], #4
200079a4:	e7e6      	b.n	20007974 <strcmp_unaligned+0x94>
200079a6:	041b      	lsls	r3, r3, #16
200079a8:	d12e      	bne.n	20007a08 <strcmp_unaligned+0x128>
200079aa:	880d      	ldrh	r5, [r1, #0]
200079ac:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200079b0:	e031      	b.n	20007a16 <strcmp_unaligned+0x136>
200079b2:	ea4f 4505 	mov.w	r5, r5, lsl #16
200079b6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200079ba:	ea4f 4515 	mov.w	r5, r5, lsr #16
200079be:	e02a      	b.n	20007a16 <strcmp_unaligned+0x136>
200079c0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200079c4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200079c8:	eba4 0302 	sub.w	r3, r4, r2
200079cc:	ea23 0304 	bic.w	r3, r3, r4
200079d0:	d10d      	bne.n	200079ee <strcmp_unaligned+0x10e>
200079d2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200079d6:	bf08      	it	eq
200079d8:	f851 5b04 	ldreq.w	r5, [r1], #4
200079dc:	d10a      	bne.n	200079f4 <strcmp_unaligned+0x114>
200079de:	ea8c 0c04 	eor.w	ip, ip, r4
200079e2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200079e6:	d10a      	bne.n	200079fe <strcmp_unaligned+0x11e>
200079e8:	f850 4b04 	ldr.w	r4, [r0], #4
200079ec:	e7e8      	b.n	200079c0 <strcmp_unaligned+0xe0>
200079ee:	ea4f 6515 	mov.w	r5, r5, lsr #24
200079f2:	e010      	b.n	20007a16 <strcmp_unaligned+0x136>
200079f4:	f014 0fff 	tst.w	r4, #255	; 0xff
200079f8:	d006      	beq.n	20007a08 <strcmp_unaligned+0x128>
200079fa:	f851 5b04 	ldr.w	r5, [r1], #4
200079fe:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20007a02:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20007a06:	e006      	b.n	20007a16 <strcmp_unaligned+0x136>
20007a08:	f04f 0000 	mov.w	r0, #0
20007a0c:	f85d 4b04 	ldr.w	r4, [sp], #4
20007a10:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a14:	4770      	bx	lr
20007a16:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20007a1a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20007a1e:	2801      	cmp	r0, #1
20007a20:	bf28      	it	cs
20007a22:	4290      	cmpcs	r0, r2
20007a24:	bf04      	itt	eq
20007a26:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20007a2a:	0a2d      	lsreq	r5, r5, #8
20007a2c:	d0f3      	beq.n	20007a16 <strcmp_unaligned+0x136>
20007a2e:	eba2 0000 	sub.w	r0, r2, r0
20007a32:	f85d 4b04 	ldr.w	r4, [sp], #4
20007a36:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a3a:	4770      	bx	lr

20007a3c <_calloc_r>:
20007a3c:	b538      	push	{r3, r4, r5, lr}
20007a3e:	fb01 f102 	mul.w	r1, r1, r2
20007a42:	f7fe fc9f 	bl	20006384 <_malloc_r>
20007a46:	4604      	mov	r4, r0
20007a48:	b1f8      	cbz	r0, 20007a8a <_calloc_r+0x4e>
20007a4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
20007a4e:	f022 0203 	bic.w	r2, r2, #3
20007a52:	3a04      	subs	r2, #4
20007a54:	2a24      	cmp	r2, #36	; 0x24
20007a56:	d81a      	bhi.n	20007a8e <_calloc_r+0x52>
20007a58:	2a13      	cmp	r2, #19
20007a5a:	4603      	mov	r3, r0
20007a5c:	d90f      	bls.n	20007a7e <_calloc_r+0x42>
20007a5e:	2100      	movs	r1, #0
20007a60:	f840 1b04 	str.w	r1, [r0], #4
20007a64:	1d03      	adds	r3, r0, #4
20007a66:	2a1b      	cmp	r2, #27
20007a68:	6061      	str	r1, [r4, #4]
20007a6a:	d908      	bls.n	20007a7e <_calloc_r+0x42>
20007a6c:	1d1d      	adds	r5, r3, #4
20007a6e:	6041      	str	r1, [r0, #4]
20007a70:	6059      	str	r1, [r3, #4]
20007a72:	1d2b      	adds	r3, r5, #4
20007a74:	2a24      	cmp	r2, #36	; 0x24
20007a76:	bf02      	ittt	eq
20007a78:	6069      	streq	r1, [r5, #4]
20007a7a:	6059      	streq	r1, [r3, #4]
20007a7c:	3308      	addeq	r3, #8
20007a7e:	461a      	mov	r2, r3
20007a80:	2100      	movs	r1, #0
20007a82:	f842 1b04 	str.w	r1, [r2], #4
20007a86:	6059      	str	r1, [r3, #4]
20007a88:	6051      	str	r1, [r2, #4]
20007a8a:	4620      	mov	r0, r4
20007a8c:	bd38      	pop	{r3, r4, r5, pc}
20007a8e:	2100      	movs	r1, #0
20007a90:	f7fb f8f4 	bl	20002c7c <memset>
20007a94:	4620      	mov	r0, r4
20007a96:	bd38      	pop	{r3, r4, r5, pc}

20007a98 <_close_r>:
20007a98:	b538      	push	{r3, r4, r5, lr}
20007a9a:	f249 7420 	movw	r4, #38688	; 0x9720
20007a9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007aa2:	4605      	mov	r5, r0
20007aa4:	4608      	mov	r0, r1
20007aa6:	2300      	movs	r3, #0
20007aa8:	6023      	str	r3, [r4, #0]
20007aaa:	f7f9 fb67 	bl	2000117c <_close>
20007aae:	f1b0 3fff 	cmp.w	r0, #4294967295
20007ab2:	d000      	beq.n	20007ab6 <_close_r+0x1e>
20007ab4:	bd38      	pop	{r3, r4, r5, pc}
20007ab6:	6823      	ldr	r3, [r4, #0]
20007ab8:	2b00      	cmp	r3, #0
20007aba:	d0fb      	beq.n	20007ab4 <_close_r+0x1c>
20007abc:	602b      	str	r3, [r5, #0]
20007abe:	bd38      	pop	{r3, r4, r5, pc}

20007ac0 <_fclose_r>:
20007ac0:	b570      	push	{r4, r5, r6, lr}
20007ac2:	4605      	mov	r5, r0
20007ac4:	460c      	mov	r4, r1
20007ac6:	2900      	cmp	r1, #0
20007ac8:	d04b      	beq.n	20007b62 <_fclose_r+0xa2>
20007aca:	f7fd ffa1 	bl	20005a10 <__sfp_lock_acquire>
20007ace:	b115      	cbz	r5, 20007ad6 <_fclose_r+0x16>
20007ad0:	69ab      	ldr	r3, [r5, #24]
20007ad2:	2b00      	cmp	r3, #0
20007ad4:	d048      	beq.n	20007b68 <_fclose_r+0xa8>
20007ad6:	f648 436c 	movw	r3, #35948	; 0x8c6c
20007ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ade:	429c      	cmp	r4, r3
20007ae0:	bf08      	it	eq
20007ae2:	686c      	ldreq	r4, [r5, #4]
20007ae4:	d00e      	beq.n	20007b04 <_fclose_r+0x44>
20007ae6:	f648 438c 	movw	r3, #35980	; 0x8c8c
20007aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007aee:	429c      	cmp	r4, r3
20007af0:	bf08      	it	eq
20007af2:	68ac      	ldreq	r4, [r5, #8]
20007af4:	d006      	beq.n	20007b04 <_fclose_r+0x44>
20007af6:	f648 43ac 	movw	r3, #36012	; 0x8cac
20007afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007afe:	429c      	cmp	r4, r3
20007b00:	bf08      	it	eq
20007b02:	68ec      	ldreq	r4, [r5, #12]
20007b04:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007b08:	b33e      	cbz	r6, 20007b5a <_fclose_r+0x9a>
20007b0a:	4628      	mov	r0, r5
20007b0c:	4621      	mov	r1, r4
20007b0e:	f7fd fec3 	bl	20005898 <_fflush_r>
20007b12:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007b14:	4606      	mov	r6, r0
20007b16:	b13b      	cbz	r3, 20007b28 <_fclose_r+0x68>
20007b18:	4628      	mov	r0, r5
20007b1a:	6a21      	ldr	r1, [r4, #32]
20007b1c:	4798      	blx	r3
20007b1e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20007b22:	bf28      	it	cs
20007b24:	f04f 36ff 	movcs.w	r6, #4294967295
20007b28:	89a3      	ldrh	r3, [r4, #12]
20007b2a:	f013 0f80 	tst.w	r3, #128	; 0x80
20007b2e:	d11f      	bne.n	20007b70 <_fclose_r+0xb0>
20007b30:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007b32:	b141      	cbz	r1, 20007b46 <_fclose_r+0x86>
20007b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007b38:	4299      	cmp	r1, r3
20007b3a:	d002      	beq.n	20007b42 <_fclose_r+0x82>
20007b3c:	4628      	mov	r0, r5
20007b3e:	f7fe f89f 	bl	20005c80 <_free_r>
20007b42:	2300      	movs	r3, #0
20007b44:	6363      	str	r3, [r4, #52]	; 0x34
20007b46:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20007b48:	b121      	cbz	r1, 20007b54 <_fclose_r+0x94>
20007b4a:	4628      	mov	r0, r5
20007b4c:	f7fe f898 	bl	20005c80 <_free_r>
20007b50:	2300      	movs	r3, #0
20007b52:	64a3      	str	r3, [r4, #72]	; 0x48
20007b54:	f04f 0300 	mov.w	r3, #0
20007b58:	81a3      	strh	r3, [r4, #12]
20007b5a:	f7fd ff5b 	bl	20005a14 <__sfp_lock_release>
20007b5e:	4630      	mov	r0, r6
20007b60:	bd70      	pop	{r4, r5, r6, pc}
20007b62:	460e      	mov	r6, r1
20007b64:	4630      	mov	r0, r6
20007b66:	bd70      	pop	{r4, r5, r6, pc}
20007b68:	4628      	mov	r0, r5
20007b6a:	f7fe f805 	bl	20005b78 <__sinit>
20007b6e:	e7b2      	b.n	20007ad6 <_fclose_r+0x16>
20007b70:	4628      	mov	r0, r5
20007b72:	6921      	ldr	r1, [r4, #16]
20007b74:	f7fe f884 	bl	20005c80 <_free_r>
20007b78:	e7da      	b.n	20007b30 <_fclose_r+0x70>
20007b7a:	bf00      	nop

20007b7c <fclose>:
20007b7c:	f648 6380 	movw	r3, #36480	; 0x8e80
20007b80:	4601      	mov	r1, r0
20007b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b86:	6818      	ldr	r0, [r3, #0]
20007b88:	e79a      	b.n	20007ac0 <_fclose_r>
20007b8a:	bf00      	nop

20007b8c <_fstat_r>:
20007b8c:	b538      	push	{r3, r4, r5, lr}
20007b8e:	f249 7420 	movw	r4, #38688	; 0x9720
20007b92:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007b96:	4605      	mov	r5, r0
20007b98:	4608      	mov	r0, r1
20007b9a:	4611      	mov	r1, r2
20007b9c:	2300      	movs	r3, #0
20007b9e:	6023      	str	r3, [r4, #0]
20007ba0:	f7f9 faf2 	bl	20001188 <_fstat>
20007ba4:	f1b0 3fff 	cmp.w	r0, #4294967295
20007ba8:	d000      	beq.n	20007bac <_fstat_r+0x20>
20007baa:	bd38      	pop	{r3, r4, r5, pc}
20007bac:	6823      	ldr	r3, [r4, #0]
20007bae:	2b00      	cmp	r3, #0
20007bb0:	d0fb      	beq.n	20007baa <_fstat_r+0x1e>
20007bb2:	602b      	str	r3, [r5, #0]
20007bb4:	bd38      	pop	{r3, r4, r5, pc}
20007bb6:	bf00      	nop

20007bb8 <_isatty_r>:
20007bb8:	b538      	push	{r3, r4, r5, lr}
20007bba:	f249 7420 	movw	r4, #38688	; 0x9720
20007bbe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007bc2:	4605      	mov	r5, r0
20007bc4:	4608      	mov	r0, r1
20007bc6:	2300      	movs	r3, #0
20007bc8:	6023      	str	r3, [r4, #0]
20007bca:	f7f9 fae3 	bl	20001194 <_isatty>
20007bce:	f1b0 3fff 	cmp.w	r0, #4294967295
20007bd2:	d000      	beq.n	20007bd6 <_isatty_r+0x1e>
20007bd4:	bd38      	pop	{r3, r4, r5, pc}
20007bd6:	6823      	ldr	r3, [r4, #0]
20007bd8:	2b00      	cmp	r3, #0
20007bda:	d0fb      	beq.n	20007bd4 <_isatty_r+0x1c>
20007bdc:	602b      	str	r3, [r5, #0]
20007bde:	bd38      	pop	{r3, r4, r5, pc}

20007be0 <_lseek_r>:
20007be0:	b538      	push	{r3, r4, r5, lr}
20007be2:	f249 7420 	movw	r4, #38688	; 0x9720
20007be6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007bea:	4605      	mov	r5, r0
20007bec:	4608      	mov	r0, r1
20007bee:	4611      	mov	r1, r2
20007bf0:	461a      	mov	r2, r3
20007bf2:	2300      	movs	r3, #0
20007bf4:	6023      	str	r3, [r4, #0]
20007bf6:	f7f9 fad1 	bl	2000119c <_lseek>
20007bfa:	f1b0 3fff 	cmp.w	r0, #4294967295
20007bfe:	d000      	beq.n	20007c02 <_lseek_r+0x22>
20007c00:	bd38      	pop	{r3, r4, r5, pc}
20007c02:	6823      	ldr	r3, [r4, #0]
20007c04:	2b00      	cmp	r3, #0
20007c06:	d0fb      	beq.n	20007c00 <_lseek_r+0x20>
20007c08:	602b      	str	r3, [r5, #0]
20007c0a:	bd38      	pop	{r3, r4, r5, pc}

20007c0c <_read_r>:
20007c0c:	b538      	push	{r3, r4, r5, lr}
20007c0e:	f249 7420 	movw	r4, #38688	; 0x9720
20007c12:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c16:	4605      	mov	r5, r0
20007c18:	4608      	mov	r0, r1
20007c1a:	4611      	mov	r1, r2
20007c1c:	461a      	mov	r2, r3
20007c1e:	2300      	movs	r3, #0
20007c20:	6023      	str	r3, [r4, #0]
20007c22:	f7f9 fabf 	bl	200011a4 <_read>
20007c26:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c2a:	d000      	beq.n	20007c2e <_read_r+0x22>
20007c2c:	bd38      	pop	{r3, r4, r5, pc}
20007c2e:	6823      	ldr	r3, [r4, #0]
20007c30:	2b00      	cmp	r3, #0
20007c32:	d0fb      	beq.n	20007c2c <_read_r+0x20>
20007c34:	602b      	str	r3, [r5, #0]
20007c36:	bd38      	pop	{r3, r4, r5, pc}

20007c38 <__aeabi_uidiv>:
20007c38:	1e4a      	subs	r2, r1, #1
20007c3a:	bf08      	it	eq
20007c3c:	4770      	bxeq	lr
20007c3e:	f0c0 8124 	bcc.w	20007e8a <__aeabi_uidiv+0x252>
20007c42:	4288      	cmp	r0, r1
20007c44:	f240 8116 	bls.w	20007e74 <__aeabi_uidiv+0x23c>
20007c48:	4211      	tst	r1, r2
20007c4a:	f000 8117 	beq.w	20007e7c <__aeabi_uidiv+0x244>
20007c4e:	fab0 f380 	clz	r3, r0
20007c52:	fab1 f281 	clz	r2, r1
20007c56:	eba2 0303 	sub.w	r3, r2, r3
20007c5a:	f1c3 031f 	rsb	r3, r3, #31
20007c5e:	a204      	add	r2, pc, #16	; (adr r2, 20007c70 <__aeabi_uidiv+0x38>)
20007c60:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20007c64:	f04f 0200 	mov.w	r2, #0
20007c68:	469f      	mov	pc, r3
20007c6a:	bf00      	nop
20007c6c:	f3af 8000 	nop.w
20007c70:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20007c74:	bf00      	nop
20007c76:	eb42 0202 	adc.w	r2, r2, r2
20007c7a:	bf28      	it	cs
20007c7c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007c80:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20007c84:	bf00      	nop
20007c86:	eb42 0202 	adc.w	r2, r2, r2
20007c8a:	bf28      	it	cs
20007c8c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007c90:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20007c94:	bf00      	nop
20007c96:	eb42 0202 	adc.w	r2, r2, r2
20007c9a:	bf28      	it	cs
20007c9c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007ca0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20007ca4:	bf00      	nop
20007ca6:	eb42 0202 	adc.w	r2, r2, r2
20007caa:	bf28      	it	cs
20007cac:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007cb0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007cb4:	bf00      	nop
20007cb6:	eb42 0202 	adc.w	r2, r2, r2
20007cba:	bf28      	it	cs
20007cbc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007cc0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007cc4:	bf00      	nop
20007cc6:	eb42 0202 	adc.w	r2, r2, r2
20007cca:	bf28      	it	cs
20007ccc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007cd0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007cd4:	bf00      	nop
20007cd6:	eb42 0202 	adc.w	r2, r2, r2
20007cda:	bf28      	it	cs
20007cdc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007ce0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007ce4:	bf00      	nop
20007ce6:	eb42 0202 	adc.w	r2, r2, r2
20007cea:	bf28      	it	cs
20007cec:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007cf0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007cf4:	bf00      	nop
20007cf6:	eb42 0202 	adc.w	r2, r2, r2
20007cfa:	bf28      	it	cs
20007cfc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007d00:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007d04:	bf00      	nop
20007d06:	eb42 0202 	adc.w	r2, r2, r2
20007d0a:	bf28      	it	cs
20007d0c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007d10:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007d14:	bf00      	nop
20007d16:	eb42 0202 	adc.w	r2, r2, r2
20007d1a:	bf28      	it	cs
20007d1c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007d20:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007d24:	bf00      	nop
20007d26:	eb42 0202 	adc.w	r2, r2, r2
20007d2a:	bf28      	it	cs
20007d2c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007d30:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007d34:	bf00      	nop
20007d36:	eb42 0202 	adc.w	r2, r2, r2
20007d3a:	bf28      	it	cs
20007d3c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007d40:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007d44:	bf00      	nop
20007d46:	eb42 0202 	adc.w	r2, r2, r2
20007d4a:	bf28      	it	cs
20007d4c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20007d50:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20007d54:	bf00      	nop
20007d56:	eb42 0202 	adc.w	r2, r2, r2
20007d5a:	bf28      	it	cs
20007d5c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007d60:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20007d64:	bf00      	nop
20007d66:	eb42 0202 	adc.w	r2, r2, r2
20007d6a:	bf28      	it	cs
20007d6c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007d70:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20007d74:	bf00      	nop
20007d76:	eb42 0202 	adc.w	r2, r2, r2
20007d7a:	bf28      	it	cs
20007d7c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007d80:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20007d84:	bf00      	nop
20007d86:	eb42 0202 	adc.w	r2, r2, r2
20007d8a:	bf28      	it	cs
20007d8c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007d90:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20007d94:	bf00      	nop
20007d96:	eb42 0202 	adc.w	r2, r2, r2
20007d9a:	bf28      	it	cs
20007d9c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007da0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20007da4:	bf00      	nop
20007da6:	eb42 0202 	adc.w	r2, r2, r2
20007daa:	bf28      	it	cs
20007dac:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007db0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007db4:	bf00      	nop
20007db6:	eb42 0202 	adc.w	r2, r2, r2
20007dba:	bf28      	it	cs
20007dbc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007dc0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007dc4:	bf00      	nop
20007dc6:	eb42 0202 	adc.w	r2, r2, r2
20007dca:	bf28      	it	cs
20007dcc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007dd0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007dd4:	bf00      	nop
20007dd6:	eb42 0202 	adc.w	r2, r2, r2
20007dda:	bf28      	it	cs
20007ddc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007de0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007de4:	bf00      	nop
20007de6:	eb42 0202 	adc.w	r2, r2, r2
20007dea:	bf28      	it	cs
20007dec:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007df0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007df4:	bf00      	nop
20007df6:	eb42 0202 	adc.w	r2, r2, r2
20007dfa:	bf28      	it	cs
20007dfc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007e00:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007e04:	bf00      	nop
20007e06:	eb42 0202 	adc.w	r2, r2, r2
20007e0a:	bf28      	it	cs
20007e0c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007e10:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007e14:	bf00      	nop
20007e16:	eb42 0202 	adc.w	r2, r2, r2
20007e1a:	bf28      	it	cs
20007e1c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007e20:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007e24:	bf00      	nop
20007e26:	eb42 0202 	adc.w	r2, r2, r2
20007e2a:	bf28      	it	cs
20007e2c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007e30:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007e34:	bf00      	nop
20007e36:	eb42 0202 	adc.w	r2, r2, r2
20007e3a:	bf28      	it	cs
20007e3c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007e40:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007e44:	bf00      	nop
20007e46:	eb42 0202 	adc.w	r2, r2, r2
20007e4a:	bf28      	it	cs
20007e4c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20007e50:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20007e54:	bf00      	nop
20007e56:	eb42 0202 	adc.w	r2, r2, r2
20007e5a:	bf28      	it	cs
20007e5c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007e60:	ebb0 0f01 	cmp.w	r0, r1
20007e64:	bf00      	nop
20007e66:	eb42 0202 	adc.w	r2, r2, r2
20007e6a:	bf28      	it	cs
20007e6c:	eba0 0001 	subcs.w	r0, r0, r1
20007e70:	4610      	mov	r0, r2
20007e72:	4770      	bx	lr
20007e74:	bf0c      	ite	eq
20007e76:	2001      	moveq	r0, #1
20007e78:	2000      	movne	r0, #0
20007e7a:	4770      	bx	lr
20007e7c:	fab1 f281 	clz	r2, r1
20007e80:	f1c2 021f 	rsb	r2, r2, #31
20007e84:	fa20 f002 	lsr.w	r0, r0, r2
20007e88:	4770      	bx	lr
20007e8a:	b108      	cbz	r0, 20007e90 <__aeabi_uidiv+0x258>
20007e8c:	f04f 30ff 	mov.w	r0, #4294967295
20007e90:	f000 b80e 	b.w	20007eb0 <__aeabi_idiv0>

20007e94 <__aeabi_uidivmod>:
20007e94:	2900      	cmp	r1, #0
20007e96:	d0f8      	beq.n	20007e8a <__aeabi_uidiv+0x252>
20007e98:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007e9c:	f7ff fecc 	bl	20007c38 <__aeabi_uidiv>
20007ea0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20007ea4:	fb02 f300 	mul.w	r3, r2, r0
20007ea8:	eba1 0103 	sub.w	r1, r1, r3
20007eac:	4770      	bx	lr
20007eae:	bf00      	nop

20007eb0 <__aeabi_idiv0>:
20007eb0:	4770      	bx	lr
20007eb2:	bf00      	nop

20007eb4 <__aeabi_drsub>:
20007eb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007eb8:	e002      	b.n	20007ec0 <__adddf3>
20007eba:	bf00      	nop

20007ebc <__aeabi_dsub>:
20007ebc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007ec0 <__adddf3>:
20007ec0:	b530      	push	{r4, r5, lr}
20007ec2:	ea4f 0441 	mov.w	r4, r1, lsl #1
20007ec6:	ea4f 0543 	mov.w	r5, r3, lsl #1
20007eca:	ea94 0f05 	teq	r4, r5
20007ece:	bf08      	it	eq
20007ed0:	ea90 0f02 	teqeq	r0, r2
20007ed4:	bf1f      	itttt	ne
20007ed6:	ea54 0c00 	orrsne.w	ip, r4, r0
20007eda:	ea55 0c02 	orrsne.w	ip, r5, r2
20007ede:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20007ee2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007ee6:	f000 80e2 	beq.w	200080ae <__adddf3+0x1ee>
20007eea:	ea4f 5454 	mov.w	r4, r4, lsr #21
20007eee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20007ef2:	bfb8      	it	lt
20007ef4:	426d      	neglt	r5, r5
20007ef6:	dd0c      	ble.n	20007f12 <__adddf3+0x52>
20007ef8:	442c      	add	r4, r5
20007efa:	ea80 0202 	eor.w	r2, r0, r2
20007efe:	ea81 0303 	eor.w	r3, r1, r3
20007f02:	ea82 0000 	eor.w	r0, r2, r0
20007f06:	ea83 0101 	eor.w	r1, r3, r1
20007f0a:	ea80 0202 	eor.w	r2, r0, r2
20007f0e:	ea81 0303 	eor.w	r3, r1, r3
20007f12:	2d36      	cmp	r5, #54	; 0x36
20007f14:	bf88      	it	hi
20007f16:	bd30      	pophi	{r4, r5, pc}
20007f18:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007f1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007f20:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20007f24:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20007f28:	d002      	beq.n	20007f30 <__adddf3+0x70>
20007f2a:	4240      	negs	r0, r0
20007f2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007f30:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20007f34:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007f38:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20007f3c:	d002      	beq.n	20007f44 <__adddf3+0x84>
20007f3e:	4252      	negs	r2, r2
20007f40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007f44:	ea94 0f05 	teq	r4, r5
20007f48:	f000 80a7 	beq.w	2000809a <__adddf3+0x1da>
20007f4c:	f1a4 0401 	sub.w	r4, r4, #1
20007f50:	f1d5 0e20 	rsbs	lr, r5, #32
20007f54:	db0d      	blt.n	20007f72 <__adddf3+0xb2>
20007f56:	fa02 fc0e 	lsl.w	ip, r2, lr
20007f5a:	fa22 f205 	lsr.w	r2, r2, r5
20007f5e:	1880      	adds	r0, r0, r2
20007f60:	f141 0100 	adc.w	r1, r1, #0
20007f64:	fa03 f20e 	lsl.w	r2, r3, lr
20007f68:	1880      	adds	r0, r0, r2
20007f6a:	fa43 f305 	asr.w	r3, r3, r5
20007f6e:	4159      	adcs	r1, r3
20007f70:	e00e      	b.n	20007f90 <__adddf3+0xd0>
20007f72:	f1a5 0520 	sub.w	r5, r5, #32
20007f76:	f10e 0e20 	add.w	lr, lr, #32
20007f7a:	2a01      	cmp	r2, #1
20007f7c:	fa03 fc0e 	lsl.w	ip, r3, lr
20007f80:	bf28      	it	cs
20007f82:	f04c 0c02 	orrcs.w	ip, ip, #2
20007f86:	fa43 f305 	asr.w	r3, r3, r5
20007f8a:	18c0      	adds	r0, r0, r3
20007f8c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20007f90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007f94:	d507      	bpl.n	20007fa6 <__adddf3+0xe6>
20007f96:	f04f 0e00 	mov.w	lr, #0
20007f9a:	f1dc 0c00 	rsbs	ip, ip, #0
20007f9e:	eb7e 0000 	sbcs.w	r0, lr, r0
20007fa2:	eb6e 0101 	sbc.w	r1, lr, r1
20007fa6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20007faa:	d31b      	bcc.n	20007fe4 <__adddf3+0x124>
20007fac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007fb0:	d30c      	bcc.n	20007fcc <__adddf3+0x10c>
20007fb2:	0849      	lsrs	r1, r1, #1
20007fb4:	ea5f 0030 	movs.w	r0, r0, rrx
20007fb8:	ea4f 0c3c 	mov.w	ip, ip, rrx
20007fbc:	f104 0401 	add.w	r4, r4, #1
20007fc0:	ea4f 5244 	mov.w	r2, r4, lsl #21
20007fc4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007fc8:	f080 809a 	bcs.w	20008100 <__adddf3+0x240>
20007fcc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007fd0:	bf08      	it	eq
20007fd2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007fd6:	f150 0000 	adcs.w	r0, r0, #0
20007fda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007fde:	ea41 0105 	orr.w	r1, r1, r5
20007fe2:	bd30      	pop	{r4, r5, pc}
20007fe4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007fe8:	4140      	adcs	r0, r0
20007fea:	eb41 0101 	adc.w	r1, r1, r1
20007fee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007ff2:	f1a4 0401 	sub.w	r4, r4, #1
20007ff6:	d1e9      	bne.n	20007fcc <__adddf3+0x10c>
20007ff8:	f091 0f00 	teq	r1, #0
20007ffc:	bf04      	itt	eq
20007ffe:	4601      	moveq	r1, r0
20008000:	2000      	moveq	r0, #0
20008002:	fab1 f381 	clz	r3, r1
20008006:	bf08      	it	eq
20008008:	3320      	addeq	r3, #32
2000800a:	f1a3 030b 	sub.w	r3, r3, #11
2000800e:	f1b3 0220 	subs.w	r2, r3, #32
20008012:	da0c      	bge.n	2000802e <__adddf3+0x16e>
20008014:	320c      	adds	r2, #12
20008016:	dd08      	ble.n	2000802a <__adddf3+0x16a>
20008018:	f102 0c14 	add.w	ip, r2, #20
2000801c:	f1c2 020c 	rsb	r2, r2, #12
20008020:	fa01 f00c 	lsl.w	r0, r1, ip
20008024:	fa21 f102 	lsr.w	r1, r1, r2
20008028:	e00c      	b.n	20008044 <__adddf3+0x184>
2000802a:	f102 0214 	add.w	r2, r2, #20
2000802e:	bfd8      	it	le
20008030:	f1c2 0c20 	rsble	ip, r2, #32
20008034:	fa01 f102 	lsl.w	r1, r1, r2
20008038:	fa20 fc0c 	lsr.w	ip, r0, ip
2000803c:	bfdc      	itt	le
2000803e:	ea41 010c 	orrle.w	r1, r1, ip
20008042:	4090      	lslle	r0, r2
20008044:	1ae4      	subs	r4, r4, r3
20008046:	bfa2      	ittt	ge
20008048:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000804c:	4329      	orrge	r1, r5
2000804e:	bd30      	popge	{r4, r5, pc}
20008050:	ea6f 0404 	mvn.w	r4, r4
20008054:	3c1f      	subs	r4, #31
20008056:	da1c      	bge.n	20008092 <__adddf3+0x1d2>
20008058:	340c      	adds	r4, #12
2000805a:	dc0e      	bgt.n	2000807a <__adddf3+0x1ba>
2000805c:	f104 0414 	add.w	r4, r4, #20
20008060:	f1c4 0220 	rsb	r2, r4, #32
20008064:	fa20 f004 	lsr.w	r0, r0, r4
20008068:	fa01 f302 	lsl.w	r3, r1, r2
2000806c:	ea40 0003 	orr.w	r0, r0, r3
20008070:	fa21 f304 	lsr.w	r3, r1, r4
20008074:	ea45 0103 	orr.w	r1, r5, r3
20008078:	bd30      	pop	{r4, r5, pc}
2000807a:	f1c4 040c 	rsb	r4, r4, #12
2000807e:	f1c4 0220 	rsb	r2, r4, #32
20008082:	fa20 f002 	lsr.w	r0, r0, r2
20008086:	fa01 f304 	lsl.w	r3, r1, r4
2000808a:	ea40 0003 	orr.w	r0, r0, r3
2000808e:	4629      	mov	r1, r5
20008090:	bd30      	pop	{r4, r5, pc}
20008092:	fa21 f004 	lsr.w	r0, r1, r4
20008096:	4629      	mov	r1, r5
20008098:	bd30      	pop	{r4, r5, pc}
2000809a:	f094 0f00 	teq	r4, #0
2000809e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200080a2:	bf06      	itte	eq
200080a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200080a8:	3401      	addeq	r4, #1
200080aa:	3d01      	subne	r5, #1
200080ac:	e74e      	b.n	20007f4c <__adddf3+0x8c>
200080ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200080b2:	bf18      	it	ne
200080b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200080b8:	d029      	beq.n	2000810e <__adddf3+0x24e>
200080ba:	ea94 0f05 	teq	r4, r5
200080be:	bf08      	it	eq
200080c0:	ea90 0f02 	teqeq	r0, r2
200080c4:	d005      	beq.n	200080d2 <__adddf3+0x212>
200080c6:	ea54 0c00 	orrs.w	ip, r4, r0
200080ca:	bf04      	itt	eq
200080cc:	4619      	moveq	r1, r3
200080ce:	4610      	moveq	r0, r2
200080d0:	bd30      	pop	{r4, r5, pc}
200080d2:	ea91 0f03 	teq	r1, r3
200080d6:	bf1e      	ittt	ne
200080d8:	2100      	movne	r1, #0
200080da:	2000      	movne	r0, #0
200080dc:	bd30      	popne	{r4, r5, pc}
200080de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200080e2:	d105      	bne.n	200080f0 <__adddf3+0x230>
200080e4:	0040      	lsls	r0, r0, #1
200080e6:	4149      	adcs	r1, r1
200080e8:	bf28      	it	cs
200080ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200080ee:	bd30      	pop	{r4, r5, pc}
200080f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200080f4:	bf3c      	itt	cc
200080f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200080fa:	bd30      	popcc	{r4, r5, pc}
200080fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008100:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20008104:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008108:	f04f 0000 	mov.w	r0, #0
2000810c:	bd30      	pop	{r4, r5, pc}
2000810e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20008112:	bf1a      	itte	ne
20008114:	4619      	movne	r1, r3
20008116:	4610      	movne	r0, r2
20008118:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000811c:	bf1c      	itt	ne
2000811e:	460b      	movne	r3, r1
20008120:	4602      	movne	r2, r0
20008122:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008126:	bf06      	itte	eq
20008128:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000812c:	ea91 0f03 	teqeq	r1, r3
20008130:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20008134:	bd30      	pop	{r4, r5, pc}
20008136:	bf00      	nop

20008138 <__aeabi_ui2d>:
20008138:	f090 0f00 	teq	r0, #0
2000813c:	bf04      	itt	eq
2000813e:	2100      	moveq	r1, #0
20008140:	4770      	bxeq	lr
20008142:	b530      	push	{r4, r5, lr}
20008144:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008148:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000814c:	f04f 0500 	mov.w	r5, #0
20008150:	f04f 0100 	mov.w	r1, #0
20008154:	e750      	b.n	20007ff8 <__adddf3+0x138>
20008156:	bf00      	nop

20008158 <__aeabi_i2d>:
20008158:	f090 0f00 	teq	r0, #0
2000815c:	bf04      	itt	eq
2000815e:	2100      	moveq	r1, #0
20008160:	4770      	bxeq	lr
20008162:	b530      	push	{r4, r5, lr}
20008164:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008168:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000816c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20008170:	bf48      	it	mi
20008172:	4240      	negmi	r0, r0
20008174:	f04f 0100 	mov.w	r1, #0
20008178:	e73e      	b.n	20007ff8 <__adddf3+0x138>
2000817a:	bf00      	nop

2000817c <__aeabi_f2d>:
2000817c:	0042      	lsls	r2, r0, #1
2000817e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20008182:	ea4f 0131 	mov.w	r1, r1, rrx
20008186:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000818a:	bf1f      	itttt	ne
2000818c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20008190:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008194:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20008198:	4770      	bxne	lr
2000819a:	f092 0f00 	teq	r2, #0
2000819e:	bf14      	ite	ne
200081a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200081a4:	4770      	bxeq	lr
200081a6:	b530      	push	{r4, r5, lr}
200081a8:	f44f 7460 	mov.w	r4, #896	; 0x380
200081ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200081b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200081b4:	e720      	b.n	20007ff8 <__adddf3+0x138>
200081b6:	bf00      	nop

200081b8 <__aeabi_ul2d>:
200081b8:	ea50 0201 	orrs.w	r2, r0, r1
200081bc:	bf08      	it	eq
200081be:	4770      	bxeq	lr
200081c0:	b530      	push	{r4, r5, lr}
200081c2:	f04f 0500 	mov.w	r5, #0
200081c6:	e00a      	b.n	200081de <__aeabi_l2d+0x16>

200081c8 <__aeabi_l2d>:
200081c8:	ea50 0201 	orrs.w	r2, r0, r1
200081cc:	bf08      	it	eq
200081ce:	4770      	bxeq	lr
200081d0:	b530      	push	{r4, r5, lr}
200081d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200081d6:	d502      	bpl.n	200081de <__aeabi_l2d+0x16>
200081d8:	4240      	negs	r0, r0
200081da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200081de:	f44f 6480 	mov.w	r4, #1024	; 0x400
200081e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
200081e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200081ea:	f43f aedc 	beq.w	20007fa6 <__adddf3+0xe6>
200081ee:	f04f 0203 	mov.w	r2, #3
200081f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200081f6:	bf18      	it	ne
200081f8:	3203      	addne	r2, #3
200081fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200081fe:	bf18      	it	ne
20008200:	3203      	addne	r2, #3
20008202:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20008206:	f1c2 0320 	rsb	r3, r2, #32
2000820a:	fa00 fc03 	lsl.w	ip, r0, r3
2000820e:	fa20 f002 	lsr.w	r0, r0, r2
20008212:	fa01 fe03 	lsl.w	lr, r1, r3
20008216:	ea40 000e 	orr.w	r0, r0, lr
2000821a:	fa21 f102 	lsr.w	r1, r1, r2
2000821e:	4414      	add	r4, r2
20008220:	e6c1      	b.n	20007fa6 <__adddf3+0xe6>
20008222:	bf00      	nop

20008224 <__gedf2>:
20008224:	f04f 3cff 	mov.w	ip, #4294967295
20008228:	e006      	b.n	20008238 <__cmpdf2+0x4>
2000822a:	bf00      	nop

2000822c <__ledf2>:
2000822c:	f04f 0c01 	mov.w	ip, #1
20008230:	e002      	b.n	20008238 <__cmpdf2+0x4>
20008232:	bf00      	nop

20008234 <__cmpdf2>:
20008234:	f04f 0c01 	mov.w	ip, #1
20008238:	f84d cd04 	str.w	ip, [sp, #-4]!
2000823c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008240:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008244:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008248:	bf18      	it	ne
2000824a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000824e:	d01b      	beq.n	20008288 <__cmpdf2+0x54>
20008250:	b001      	add	sp, #4
20008252:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008256:	bf0c      	ite	eq
20008258:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000825c:	ea91 0f03 	teqne	r1, r3
20008260:	bf02      	ittt	eq
20008262:	ea90 0f02 	teqeq	r0, r2
20008266:	2000      	moveq	r0, #0
20008268:	4770      	bxeq	lr
2000826a:	f110 0f00 	cmn.w	r0, #0
2000826e:	ea91 0f03 	teq	r1, r3
20008272:	bf58      	it	pl
20008274:	4299      	cmppl	r1, r3
20008276:	bf08      	it	eq
20008278:	4290      	cmpeq	r0, r2
2000827a:	bf2c      	ite	cs
2000827c:	17d8      	asrcs	r0, r3, #31
2000827e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008282:	f040 0001 	orr.w	r0, r0, #1
20008286:	4770      	bx	lr
20008288:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000828c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008290:	d102      	bne.n	20008298 <__cmpdf2+0x64>
20008292:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008296:	d107      	bne.n	200082a8 <__cmpdf2+0x74>
20008298:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000829c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200082a0:	d1d6      	bne.n	20008250 <__cmpdf2+0x1c>
200082a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200082a6:	d0d3      	beq.n	20008250 <__cmpdf2+0x1c>
200082a8:	f85d 0b04 	ldr.w	r0, [sp], #4
200082ac:	4770      	bx	lr
200082ae:	bf00      	nop

200082b0 <__aeabi_cdrcmple>:
200082b0:	4684      	mov	ip, r0
200082b2:	4610      	mov	r0, r2
200082b4:	4662      	mov	r2, ip
200082b6:	468c      	mov	ip, r1
200082b8:	4619      	mov	r1, r3
200082ba:	4663      	mov	r3, ip
200082bc:	e000      	b.n	200082c0 <__aeabi_cdcmpeq>
200082be:	bf00      	nop

200082c0 <__aeabi_cdcmpeq>:
200082c0:	b501      	push	{r0, lr}
200082c2:	f7ff ffb7 	bl	20008234 <__cmpdf2>
200082c6:	2800      	cmp	r0, #0
200082c8:	bf48      	it	mi
200082ca:	f110 0f00 	cmnmi.w	r0, #0
200082ce:	bd01      	pop	{r0, pc}

200082d0 <__aeabi_dcmpeq>:
200082d0:	f84d ed08 	str.w	lr, [sp, #-8]!
200082d4:	f7ff fff4 	bl	200082c0 <__aeabi_cdcmpeq>
200082d8:	bf0c      	ite	eq
200082da:	2001      	moveq	r0, #1
200082dc:	2000      	movne	r0, #0
200082de:	f85d fb08 	ldr.w	pc, [sp], #8
200082e2:	bf00      	nop

200082e4 <__aeabi_dcmplt>:
200082e4:	f84d ed08 	str.w	lr, [sp, #-8]!
200082e8:	f7ff ffea 	bl	200082c0 <__aeabi_cdcmpeq>
200082ec:	bf34      	ite	cc
200082ee:	2001      	movcc	r0, #1
200082f0:	2000      	movcs	r0, #0
200082f2:	f85d fb08 	ldr.w	pc, [sp], #8
200082f6:	bf00      	nop

200082f8 <__aeabi_dcmple>:
200082f8:	f84d ed08 	str.w	lr, [sp, #-8]!
200082fc:	f7ff ffe0 	bl	200082c0 <__aeabi_cdcmpeq>
20008300:	bf94      	ite	ls
20008302:	2001      	movls	r0, #1
20008304:	2000      	movhi	r0, #0
20008306:	f85d fb08 	ldr.w	pc, [sp], #8
2000830a:	bf00      	nop

2000830c <__aeabi_dcmpge>:
2000830c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008310:	f7ff ffce 	bl	200082b0 <__aeabi_cdrcmple>
20008314:	bf94      	ite	ls
20008316:	2001      	movls	r0, #1
20008318:	2000      	movhi	r0, #0
2000831a:	f85d fb08 	ldr.w	pc, [sp], #8
2000831e:	bf00      	nop

20008320 <__aeabi_dcmpgt>:
20008320:	f84d ed08 	str.w	lr, [sp, #-8]!
20008324:	f7ff ffc4 	bl	200082b0 <__aeabi_cdrcmple>
20008328:	bf34      	ite	cc
2000832a:	2001      	movcc	r0, #1
2000832c:	2000      	movcs	r0, #0
2000832e:	f85d fb08 	ldr.w	pc, [sp], #8
20008332:	bf00      	nop

20008334 <__aeabi_d2iz>:
20008334:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008338:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000833c:	d215      	bcs.n	2000836a <__aeabi_d2iz+0x36>
2000833e:	d511      	bpl.n	20008364 <__aeabi_d2iz+0x30>
20008340:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20008344:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008348:	d912      	bls.n	20008370 <__aeabi_d2iz+0x3c>
2000834a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000834e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20008352:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20008356:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000835a:	fa23 f002 	lsr.w	r0, r3, r2
2000835e:	bf18      	it	ne
20008360:	4240      	negne	r0, r0
20008362:	4770      	bx	lr
20008364:	f04f 0000 	mov.w	r0, #0
20008368:	4770      	bx	lr
2000836a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000836e:	d105      	bne.n	2000837c <__aeabi_d2iz+0x48>
20008370:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20008374:	bf08      	it	eq
20008376:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000837a:	4770      	bx	lr
2000837c:	f04f 0000 	mov.w	r0, #0
20008380:	4770      	bx	lr
20008382:	bf00      	nop

20008384 <__aeabi_uldivmod>:
20008384:	b94b      	cbnz	r3, 2000839a <__aeabi_uldivmod+0x16>
20008386:	b942      	cbnz	r2, 2000839a <__aeabi_uldivmod+0x16>
20008388:	2900      	cmp	r1, #0
2000838a:	bf08      	it	eq
2000838c:	2800      	cmpeq	r0, #0
2000838e:	d002      	beq.n	20008396 <__aeabi_uldivmod+0x12>
20008390:	f04f 31ff 	mov.w	r1, #4294967295
20008394:	4608      	mov	r0, r1
20008396:	f7ff bd8b 	b.w	20007eb0 <__aeabi_idiv0>
2000839a:	b082      	sub	sp, #8
2000839c:	46ec      	mov	ip, sp
2000839e:	e92d 5000 	stmdb	sp!, {ip, lr}
200083a2:	f000 f805 	bl	200083b0 <__gnu_uldivmod_helper>
200083a6:	f8dd e004 	ldr.w	lr, [sp, #4]
200083aa:	b002      	add	sp, #8
200083ac:	bc0c      	pop	{r2, r3}
200083ae:	4770      	bx	lr

200083b0 <__gnu_uldivmod_helper>:
200083b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200083b2:	4614      	mov	r4, r2
200083b4:	461d      	mov	r5, r3
200083b6:	4606      	mov	r6, r0
200083b8:	460f      	mov	r7, r1
200083ba:	f000 f9d7 	bl	2000876c <__udivdi3>
200083be:	fb00 f505 	mul.w	r5, r0, r5
200083c2:	fba0 2304 	umull	r2, r3, r0, r4
200083c6:	fb04 5401 	mla	r4, r4, r1, r5
200083ca:	18e3      	adds	r3, r4, r3
200083cc:	1ab6      	subs	r6, r6, r2
200083ce:	eb67 0703 	sbc.w	r7, r7, r3
200083d2:	9b06      	ldr	r3, [sp, #24]
200083d4:	e9c3 6700 	strd	r6, r7, [r3]
200083d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200083da:	bf00      	nop

200083dc <__gnu_ldivmod_helper>:
200083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200083de:	4614      	mov	r4, r2
200083e0:	461d      	mov	r5, r3
200083e2:	4606      	mov	r6, r0
200083e4:	460f      	mov	r7, r1
200083e6:	f000 f80f 	bl	20008408 <__divdi3>
200083ea:	fb00 f505 	mul.w	r5, r0, r5
200083ee:	fba0 2304 	umull	r2, r3, r0, r4
200083f2:	fb04 5401 	mla	r4, r4, r1, r5
200083f6:	18e3      	adds	r3, r4, r3
200083f8:	1ab6      	subs	r6, r6, r2
200083fa:	eb67 0703 	sbc.w	r7, r7, r3
200083fe:	9b06      	ldr	r3, [sp, #24]
20008400:	e9c3 6700 	strd	r6, r7, [r3]
20008404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008406:	bf00      	nop

20008408 <__divdi3>:
20008408:	2900      	cmp	r1, #0
2000840a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000840e:	b085      	sub	sp, #20
20008410:	f2c0 80c8 	blt.w	200085a4 <__divdi3+0x19c>
20008414:	2600      	movs	r6, #0
20008416:	2b00      	cmp	r3, #0
20008418:	f2c0 80bf 	blt.w	2000859a <__divdi3+0x192>
2000841c:	4689      	mov	r9, r1
2000841e:	4614      	mov	r4, r2
20008420:	4605      	mov	r5, r0
20008422:	469b      	mov	fp, r3
20008424:	2b00      	cmp	r3, #0
20008426:	d14a      	bne.n	200084be <__divdi3+0xb6>
20008428:	428a      	cmp	r2, r1
2000842a:	d957      	bls.n	200084dc <__divdi3+0xd4>
2000842c:	fab2 f382 	clz	r3, r2
20008430:	b153      	cbz	r3, 20008448 <__divdi3+0x40>
20008432:	f1c3 0020 	rsb	r0, r3, #32
20008436:	fa01 f903 	lsl.w	r9, r1, r3
2000843a:	fa25 f800 	lsr.w	r8, r5, r0
2000843e:	fa12 f403 	lsls.w	r4, r2, r3
20008442:	409d      	lsls	r5, r3
20008444:	ea48 0909 	orr.w	r9, r8, r9
20008448:	0c27      	lsrs	r7, r4, #16
2000844a:	4648      	mov	r0, r9
2000844c:	4639      	mov	r1, r7
2000844e:	fa1f fb84 	uxth.w	fp, r4
20008452:	f7ff fbf1 	bl	20007c38 <__aeabi_uidiv>
20008456:	4639      	mov	r1, r7
20008458:	4682      	mov	sl, r0
2000845a:	4648      	mov	r0, r9
2000845c:	f7ff fd1a 	bl	20007e94 <__aeabi_uidivmod>
20008460:	0c2a      	lsrs	r2, r5, #16
20008462:	fb0b f30a 	mul.w	r3, fp, sl
20008466:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000846a:	454b      	cmp	r3, r9
2000846c:	d909      	bls.n	20008482 <__divdi3+0x7a>
2000846e:	eb19 0904 	adds.w	r9, r9, r4
20008472:	f10a 3aff 	add.w	sl, sl, #4294967295
20008476:	d204      	bcs.n	20008482 <__divdi3+0x7a>
20008478:	454b      	cmp	r3, r9
2000847a:	bf84      	itt	hi
2000847c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008480:	44a1      	addhi	r9, r4
20008482:	ebc3 0909 	rsb	r9, r3, r9
20008486:	4639      	mov	r1, r7
20008488:	4648      	mov	r0, r9
2000848a:	b2ad      	uxth	r5, r5
2000848c:	f7ff fbd4 	bl	20007c38 <__aeabi_uidiv>
20008490:	4639      	mov	r1, r7
20008492:	4680      	mov	r8, r0
20008494:	4648      	mov	r0, r9
20008496:	f7ff fcfd 	bl	20007e94 <__aeabi_uidivmod>
2000849a:	fb0b fb08 	mul.w	fp, fp, r8
2000849e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200084a2:	45ab      	cmp	fp, r5
200084a4:	d907      	bls.n	200084b6 <__divdi3+0xae>
200084a6:	192d      	adds	r5, r5, r4
200084a8:	f108 38ff 	add.w	r8, r8, #4294967295
200084ac:	d203      	bcs.n	200084b6 <__divdi3+0xae>
200084ae:	45ab      	cmp	fp, r5
200084b0:	bf88      	it	hi
200084b2:	f108 38ff 	addhi.w	r8, r8, #4294967295
200084b6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200084ba:	2700      	movs	r7, #0
200084bc:	e003      	b.n	200084c6 <__divdi3+0xbe>
200084be:	428b      	cmp	r3, r1
200084c0:	d957      	bls.n	20008572 <__divdi3+0x16a>
200084c2:	2700      	movs	r7, #0
200084c4:	46b8      	mov	r8, r7
200084c6:	4642      	mov	r2, r8
200084c8:	463b      	mov	r3, r7
200084ca:	b116      	cbz	r6, 200084d2 <__divdi3+0xca>
200084cc:	4252      	negs	r2, r2
200084ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200084d2:	4619      	mov	r1, r3
200084d4:	4610      	mov	r0, r2
200084d6:	b005      	add	sp, #20
200084d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200084dc:	b922      	cbnz	r2, 200084e8 <__divdi3+0xe0>
200084de:	4611      	mov	r1, r2
200084e0:	2001      	movs	r0, #1
200084e2:	f7ff fba9 	bl	20007c38 <__aeabi_uidiv>
200084e6:	4604      	mov	r4, r0
200084e8:	fab4 f884 	clz	r8, r4
200084ec:	f1b8 0f00 	cmp.w	r8, #0
200084f0:	d15e      	bne.n	200085b0 <__divdi3+0x1a8>
200084f2:	ebc4 0809 	rsb	r8, r4, r9
200084f6:	0c27      	lsrs	r7, r4, #16
200084f8:	fa1f f984 	uxth.w	r9, r4
200084fc:	2101      	movs	r1, #1
200084fe:	9102      	str	r1, [sp, #8]
20008500:	4639      	mov	r1, r7
20008502:	4640      	mov	r0, r8
20008504:	f7ff fb98 	bl	20007c38 <__aeabi_uidiv>
20008508:	4639      	mov	r1, r7
2000850a:	4682      	mov	sl, r0
2000850c:	4640      	mov	r0, r8
2000850e:	f7ff fcc1 	bl	20007e94 <__aeabi_uidivmod>
20008512:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008516:	fb09 f30a 	mul.w	r3, r9, sl
2000851a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000851e:	455b      	cmp	r3, fp
20008520:	d909      	bls.n	20008536 <__divdi3+0x12e>
20008522:	eb1b 0b04 	adds.w	fp, fp, r4
20008526:	f10a 3aff 	add.w	sl, sl, #4294967295
2000852a:	d204      	bcs.n	20008536 <__divdi3+0x12e>
2000852c:	455b      	cmp	r3, fp
2000852e:	bf84      	itt	hi
20008530:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008534:	44a3      	addhi	fp, r4
20008536:	ebc3 0b0b 	rsb	fp, r3, fp
2000853a:	4639      	mov	r1, r7
2000853c:	4658      	mov	r0, fp
2000853e:	b2ad      	uxth	r5, r5
20008540:	f7ff fb7a 	bl	20007c38 <__aeabi_uidiv>
20008544:	4639      	mov	r1, r7
20008546:	4680      	mov	r8, r0
20008548:	4658      	mov	r0, fp
2000854a:	f7ff fca3 	bl	20007e94 <__aeabi_uidivmod>
2000854e:	fb09 f908 	mul.w	r9, r9, r8
20008552:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008556:	45a9      	cmp	r9, r5
20008558:	d907      	bls.n	2000856a <__divdi3+0x162>
2000855a:	192d      	adds	r5, r5, r4
2000855c:	f108 38ff 	add.w	r8, r8, #4294967295
20008560:	d203      	bcs.n	2000856a <__divdi3+0x162>
20008562:	45a9      	cmp	r9, r5
20008564:	bf88      	it	hi
20008566:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000856a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000856e:	9f02      	ldr	r7, [sp, #8]
20008570:	e7a9      	b.n	200084c6 <__divdi3+0xbe>
20008572:	fab3 f783 	clz	r7, r3
20008576:	2f00      	cmp	r7, #0
20008578:	d168      	bne.n	2000864c <__divdi3+0x244>
2000857a:	428b      	cmp	r3, r1
2000857c:	bf2c      	ite	cs
2000857e:	f04f 0900 	movcs.w	r9, #0
20008582:	f04f 0901 	movcc.w	r9, #1
20008586:	4282      	cmp	r2, r0
20008588:	bf8c      	ite	hi
2000858a:	464c      	movhi	r4, r9
2000858c:	f049 0401 	orrls.w	r4, r9, #1
20008590:	2c00      	cmp	r4, #0
20008592:	d096      	beq.n	200084c2 <__divdi3+0xba>
20008594:	f04f 0801 	mov.w	r8, #1
20008598:	e795      	b.n	200084c6 <__divdi3+0xbe>
2000859a:	4252      	negs	r2, r2
2000859c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200085a0:	43f6      	mvns	r6, r6
200085a2:	e73b      	b.n	2000841c <__divdi3+0x14>
200085a4:	4240      	negs	r0, r0
200085a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200085aa:	f04f 36ff 	mov.w	r6, #4294967295
200085ae:	e732      	b.n	20008416 <__divdi3+0xe>
200085b0:	fa04 f408 	lsl.w	r4, r4, r8
200085b4:	f1c8 0720 	rsb	r7, r8, #32
200085b8:	fa35 f307 	lsrs.w	r3, r5, r7
200085bc:	fa29 fa07 	lsr.w	sl, r9, r7
200085c0:	0c27      	lsrs	r7, r4, #16
200085c2:	fa09 fb08 	lsl.w	fp, r9, r8
200085c6:	4639      	mov	r1, r7
200085c8:	4650      	mov	r0, sl
200085ca:	ea43 020b 	orr.w	r2, r3, fp
200085ce:	9202      	str	r2, [sp, #8]
200085d0:	f7ff fb32 	bl	20007c38 <__aeabi_uidiv>
200085d4:	4639      	mov	r1, r7
200085d6:	fa1f f984 	uxth.w	r9, r4
200085da:	4683      	mov	fp, r0
200085dc:	4650      	mov	r0, sl
200085de:	f7ff fc59 	bl	20007e94 <__aeabi_uidivmod>
200085e2:	9802      	ldr	r0, [sp, #8]
200085e4:	fb09 f20b 	mul.w	r2, r9, fp
200085e8:	0c03      	lsrs	r3, r0, #16
200085ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200085ee:	429a      	cmp	r2, r3
200085f0:	d904      	bls.n	200085fc <__divdi3+0x1f4>
200085f2:	191b      	adds	r3, r3, r4
200085f4:	f10b 3bff 	add.w	fp, fp, #4294967295
200085f8:	f0c0 80b1 	bcc.w	2000875e <__divdi3+0x356>
200085fc:	1a9b      	subs	r3, r3, r2
200085fe:	4639      	mov	r1, r7
20008600:	4618      	mov	r0, r3
20008602:	9301      	str	r3, [sp, #4]
20008604:	f7ff fb18 	bl	20007c38 <__aeabi_uidiv>
20008608:	9901      	ldr	r1, [sp, #4]
2000860a:	4682      	mov	sl, r0
2000860c:	4608      	mov	r0, r1
2000860e:	4639      	mov	r1, r7
20008610:	f7ff fc40 	bl	20007e94 <__aeabi_uidivmod>
20008614:	f8dd c008 	ldr.w	ip, [sp, #8]
20008618:	fb09 f30a 	mul.w	r3, r9, sl
2000861c:	fa1f f08c 	uxth.w	r0, ip
20008620:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008624:	4293      	cmp	r3, r2
20008626:	d908      	bls.n	2000863a <__divdi3+0x232>
20008628:	1912      	adds	r2, r2, r4
2000862a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000862e:	d204      	bcs.n	2000863a <__divdi3+0x232>
20008630:	4293      	cmp	r3, r2
20008632:	bf84      	itt	hi
20008634:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008638:	1912      	addhi	r2, r2, r4
2000863a:	fa05 f508 	lsl.w	r5, r5, r8
2000863e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008642:	ebc3 0802 	rsb	r8, r3, r2
20008646:	f8cd e008 	str.w	lr, [sp, #8]
2000864a:	e759      	b.n	20008500 <__divdi3+0xf8>
2000864c:	f1c7 0020 	rsb	r0, r7, #32
20008650:	fa03 fa07 	lsl.w	sl, r3, r7
20008654:	40c2      	lsrs	r2, r0
20008656:	fa35 f300 	lsrs.w	r3, r5, r0
2000865a:	ea42 0b0a 	orr.w	fp, r2, sl
2000865e:	fa21 f800 	lsr.w	r8, r1, r0
20008662:	fa01 f907 	lsl.w	r9, r1, r7
20008666:	4640      	mov	r0, r8
20008668:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000866c:	ea43 0109 	orr.w	r1, r3, r9
20008670:	9102      	str	r1, [sp, #8]
20008672:	4651      	mov	r1, sl
20008674:	fa1f f28b 	uxth.w	r2, fp
20008678:	9203      	str	r2, [sp, #12]
2000867a:	f7ff fadd 	bl	20007c38 <__aeabi_uidiv>
2000867e:	4651      	mov	r1, sl
20008680:	4681      	mov	r9, r0
20008682:	4640      	mov	r0, r8
20008684:	f7ff fc06 	bl	20007e94 <__aeabi_uidivmod>
20008688:	9b03      	ldr	r3, [sp, #12]
2000868a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000868e:	fb03 f209 	mul.w	r2, r3, r9
20008692:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008696:	fa14 f307 	lsls.w	r3, r4, r7
2000869a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000869e:	42a2      	cmp	r2, r4
200086a0:	d904      	bls.n	200086ac <__divdi3+0x2a4>
200086a2:	eb14 040b 	adds.w	r4, r4, fp
200086a6:	f109 39ff 	add.w	r9, r9, #4294967295
200086aa:	d352      	bcc.n	20008752 <__divdi3+0x34a>
200086ac:	1aa4      	subs	r4, r4, r2
200086ae:	4651      	mov	r1, sl
200086b0:	4620      	mov	r0, r4
200086b2:	9301      	str	r3, [sp, #4]
200086b4:	f7ff fac0 	bl	20007c38 <__aeabi_uidiv>
200086b8:	4651      	mov	r1, sl
200086ba:	4680      	mov	r8, r0
200086bc:	4620      	mov	r0, r4
200086be:	f7ff fbe9 	bl	20007e94 <__aeabi_uidivmod>
200086c2:	9803      	ldr	r0, [sp, #12]
200086c4:	f8dd c008 	ldr.w	ip, [sp, #8]
200086c8:	fb00 f208 	mul.w	r2, r0, r8
200086cc:	fa1f f38c 	uxth.w	r3, ip
200086d0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200086d4:	9b01      	ldr	r3, [sp, #4]
200086d6:	4282      	cmp	r2, r0
200086d8:	d904      	bls.n	200086e4 <__divdi3+0x2dc>
200086da:	eb10 000b 	adds.w	r0, r0, fp
200086de:	f108 38ff 	add.w	r8, r8, #4294967295
200086e2:	d330      	bcc.n	20008746 <__divdi3+0x33e>
200086e4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200086e8:	fa1f fc83 	uxth.w	ip, r3
200086ec:	0c1b      	lsrs	r3, r3, #16
200086ee:	1a80      	subs	r0, r0, r2
200086f0:	fa1f fe88 	uxth.w	lr, r8
200086f4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200086f8:	fb0c f90e 	mul.w	r9, ip, lr
200086fc:	fb0c fc0a 	mul.w	ip, ip, sl
20008700:	fb03 c10e 	mla	r1, r3, lr, ip
20008704:	fb03 f20a 	mul.w	r2, r3, sl
20008708:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000870c:	458c      	cmp	ip, r1
2000870e:	bf88      	it	hi
20008710:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008714:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008718:	4570      	cmp	r0, lr
2000871a:	d310      	bcc.n	2000873e <__divdi3+0x336>
2000871c:	fa1f f989 	uxth.w	r9, r9
20008720:	fa05 f707 	lsl.w	r7, r5, r7
20008724:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008728:	bf14      	ite	ne
2000872a:	2200      	movne	r2, #0
2000872c:	2201      	moveq	r2, #1
2000872e:	4287      	cmp	r7, r0
20008730:	bf2c      	ite	cs
20008732:	2700      	movcs	r7, #0
20008734:	f002 0701 	andcc.w	r7, r2, #1
20008738:	2f00      	cmp	r7, #0
2000873a:	f43f aec4 	beq.w	200084c6 <__divdi3+0xbe>
2000873e:	f108 38ff 	add.w	r8, r8, #4294967295
20008742:	2700      	movs	r7, #0
20008744:	e6bf      	b.n	200084c6 <__divdi3+0xbe>
20008746:	4282      	cmp	r2, r0
20008748:	bf84      	itt	hi
2000874a:	4458      	addhi	r0, fp
2000874c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008750:	e7c8      	b.n	200086e4 <__divdi3+0x2dc>
20008752:	42a2      	cmp	r2, r4
20008754:	bf84      	itt	hi
20008756:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000875a:	445c      	addhi	r4, fp
2000875c:	e7a6      	b.n	200086ac <__divdi3+0x2a4>
2000875e:	429a      	cmp	r2, r3
20008760:	bf84      	itt	hi
20008762:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008766:	191b      	addhi	r3, r3, r4
20008768:	e748      	b.n	200085fc <__divdi3+0x1f4>
2000876a:	bf00      	nop

2000876c <__udivdi3>:
2000876c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008770:	460c      	mov	r4, r1
20008772:	b083      	sub	sp, #12
20008774:	4680      	mov	r8, r0
20008776:	4616      	mov	r6, r2
20008778:	4689      	mov	r9, r1
2000877a:	461f      	mov	r7, r3
2000877c:	4615      	mov	r5, r2
2000877e:	468a      	mov	sl, r1
20008780:	2b00      	cmp	r3, #0
20008782:	d14b      	bne.n	2000881c <__udivdi3+0xb0>
20008784:	428a      	cmp	r2, r1
20008786:	d95c      	bls.n	20008842 <__udivdi3+0xd6>
20008788:	fab2 f382 	clz	r3, r2
2000878c:	b15b      	cbz	r3, 200087a6 <__udivdi3+0x3a>
2000878e:	f1c3 0020 	rsb	r0, r3, #32
20008792:	fa01 fa03 	lsl.w	sl, r1, r3
20008796:	fa28 f200 	lsr.w	r2, r8, r0
2000879a:	fa16 f503 	lsls.w	r5, r6, r3
2000879e:	fa08 f803 	lsl.w	r8, r8, r3
200087a2:	ea42 0a0a 	orr.w	sl, r2, sl
200087a6:	0c2e      	lsrs	r6, r5, #16
200087a8:	4650      	mov	r0, sl
200087aa:	4631      	mov	r1, r6
200087ac:	b2af      	uxth	r7, r5
200087ae:	f7ff fa43 	bl	20007c38 <__aeabi_uidiv>
200087b2:	4631      	mov	r1, r6
200087b4:	ea4f 4418 	mov.w	r4, r8, lsr #16
200087b8:	4681      	mov	r9, r0
200087ba:	4650      	mov	r0, sl
200087bc:	f7ff fb6a 	bl	20007e94 <__aeabi_uidivmod>
200087c0:	fb07 f309 	mul.w	r3, r7, r9
200087c4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200087c8:	4553      	cmp	r3, sl
200087ca:	d909      	bls.n	200087e0 <__udivdi3+0x74>
200087cc:	eb1a 0a05 	adds.w	sl, sl, r5
200087d0:	f109 39ff 	add.w	r9, r9, #4294967295
200087d4:	d204      	bcs.n	200087e0 <__udivdi3+0x74>
200087d6:	4553      	cmp	r3, sl
200087d8:	bf84      	itt	hi
200087da:	f109 39ff 	addhi.w	r9, r9, #4294967295
200087de:	44aa      	addhi	sl, r5
200087e0:	ebc3 0a0a 	rsb	sl, r3, sl
200087e4:	4631      	mov	r1, r6
200087e6:	4650      	mov	r0, sl
200087e8:	fa1f f888 	uxth.w	r8, r8
200087ec:	f7ff fa24 	bl	20007c38 <__aeabi_uidiv>
200087f0:	4631      	mov	r1, r6
200087f2:	4604      	mov	r4, r0
200087f4:	4650      	mov	r0, sl
200087f6:	f7ff fb4d 	bl	20007e94 <__aeabi_uidivmod>
200087fa:	fb07 f704 	mul.w	r7, r7, r4
200087fe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008802:	4547      	cmp	r7, r8
20008804:	d906      	bls.n	20008814 <__udivdi3+0xa8>
20008806:	3c01      	subs	r4, #1
20008808:	eb18 0805 	adds.w	r8, r8, r5
2000880c:	d202      	bcs.n	20008814 <__udivdi3+0xa8>
2000880e:	4547      	cmp	r7, r8
20008810:	bf88      	it	hi
20008812:	3c01      	subhi	r4, #1
20008814:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008818:	2600      	movs	r6, #0
2000881a:	e05c      	b.n	200088d6 <__udivdi3+0x16a>
2000881c:	428b      	cmp	r3, r1
2000881e:	d858      	bhi.n	200088d2 <__udivdi3+0x166>
20008820:	fab3 f683 	clz	r6, r3
20008824:	2e00      	cmp	r6, #0
20008826:	d15b      	bne.n	200088e0 <__udivdi3+0x174>
20008828:	428b      	cmp	r3, r1
2000882a:	bf2c      	ite	cs
2000882c:	2200      	movcs	r2, #0
2000882e:	2201      	movcc	r2, #1
20008830:	4285      	cmp	r5, r0
20008832:	bf8c      	ite	hi
20008834:	4615      	movhi	r5, r2
20008836:	f042 0501 	orrls.w	r5, r2, #1
2000883a:	2d00      	cmp	r5, #0
2000883c:	d049      	beq.n	200088d2 <__udivdi3+0x166>
2000883e:	2401      	movs	r4, #1
20008840:	e049      	b.n	200088d6 <__udivdi3+0x16a>
20008842:	b922      	cbnz	r2, 2000884e <__udivdi3+0xe2>
20008844:	4611      	mov	r1, r2
20008846:	2001      	movs	r0, #1
20008848:	f7ff f9f6 	bl	20007c38 <__aeabi_uidiv>
2000884c:	4605      	mov	r5, r0
2000884e:	fab5 f685 	clz	r6, r5
20008852:	2e00      	cmp	r6, #0
20008854:	f040 80ba 	bne.w	200089cc <__udivdi3+0x260>
20008858:	1b64      	subs	r4, r4, r5
2000885a:	0c2f      	lsrs	r7, r5, #16
2000885c:	fa1f fa85 	uxth.w	sl, r5
20008860:	2601      	movs	r6, #1
20008862:	4639      	mov	r1, r7
20008864:	4620      	mov	r0, r4
20008866:	f7ff f9e7 	bl	20007c38 <__aeabi_uidiv>
2000886a:	4639      	mov	r1, r7
2000886c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008870:	4681      	mov	r9, r0
20008872:	4620      	mov	r0, r4
20008874:	f7ff fb0e 	bl	20007e94 <__aeabi_uidivmod>
20008878:	fb0a f309 	mul.w	r3, sl, r9
2000887c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008880:	455b      	cmp	r3, fp
20008882:	d909      	bls.n	20008898 <__udivdi3+0x12c>
20008884:	eb1b 0b05 	adds.w	fp, fp, r5
20008888:	f109 39ff 	add.w	r9, r9, #4294967295
2000888c:	d204      	bcs.n	20008898 <__udivdi3+0x12c>
2000888e:	455b      	cmp	r3, fp
20008890:	bf84      	itt	hi
20008892:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008896:	44ab      	addhi	fp, r5
20008898:	ebc3 0b0b 	rsb	fp, r3, fp
2000889c:	4639      	mov	r1, r7
2000889e:	4658      	mov	r0, fp
200088a0:	fa1f f888 	uxth.w	r8, r8
200088a4:	f7ff f9c8 	bl	20007c38 <__aeabi_uidiv>
200088a8:	4639      	mov	r1, r7
200088aa:	4604      	mov	r4, r0
200088ac:	4658      	mov	r0, fp
200088ae:	f7ff faf1 	bl	20007e94 <__aeabi_uidivmod>
200088b2:	fb0a fa04 	mul.w	sl, sl, r4
200088b6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200088ba:	45c2      	cmp	sl, r8
200088bc:	d906      	bls.n	200088cc <__udivdi3+0x160>
200088be:	3c01      	subs	r4, #1
200088c0:	eb18 0805 	adds.w	r8, r8, r5
200088c4:	d202      	bcs.n	200088cc <__udivdi3+0x160>
200088c6:	45c2      	cmp	sl, r8
200088c8:	bf88      	it	hi
200088ca:	3c01      	subhi	r4, #1
200088cc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200088d0:	e001      	b.n	200088d6 <__udivdi3+0x16a>
200088d2:	2600      	movs	r6, #0
200088d4:	4634      	mov	r4, r6
200088d6:	4631      	mov	r1, r6
200088d8:	4620      	mov	r0, r4
200088da:	b003      	add	sp, #12
200088dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200088e0:	f1c6 0020 	rsb	r0, r6, #32
200088e4:	40b3      	lsls	r3, r6
200088e6:	fa32 f700 	lsrs.w	r7, r2, r0
200088ea:	fa21 fb00 	lsr.w	fp, r1, r0
200088ee:	431f      	orrs	r7, r3
200088f0:	fa14 f206 	lsls.w	r2, r4, r6
200088f4:	fa28 f100 	lsr.w	r1, r8, r0
200088f8:	4658      	mov	r0, fp
200088fa:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200088fe:	4311      	orrs	r1, r2
20008900:	9100      	str	r1, [sp, #0]
20008902:	4651      	mov	r1, sl
20008904:	b2bb      	uxth	r3, r7
20008906:	9301      	str	r3, [sp, #4]
20008908:	f7ff f996 	bl	20007c38 <__aeabi_uidiv>
2000890c:	4651      	mov	r1, sl
2000890e:	40b5      	lsls	r5, r6
20008910:	4681      	mov	r9, r0
20008912:	4658      	mov	r0, fp
20008914:	f7ff fabe 	bl	20007e94 <__aeabi_uidivmod>
20008918:	9c01      	ldr	r4, [sp, #4]
2000891a:	9800      	ldr	r0, [sp, #0]
2000891c:	fb04 f309 	mul.w	r3, r4, r9
20008920:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008924:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008928:	455b      	cmp	r3, fp
2000892a:	d905      	bls.n	20008938 <__udivdi3+0x1cc>
2000892c:	eb1b 0b07 	adds.w	fp, fp, r7
20008930:	f109 39ff 	add.w	r9, r9, #4294967295
20008934:	f0c0 808e 	bcc.w	20008a54 <__udivdi3+0x2e8>
20008938:	ebc3 0b0b 	rsb	fp, r3, fp
2000893c:	4651      	mov	r1, sl
2000893e:	4658      	mov	r0, fp
20008940:	f7ff f97a 	bl	20007c38 <__aeabi_uidiv>
20008944:	4651      	mov	r1, sl
20008946:	4604      	mov	r4, r0
20008948:	4658      	mov	r0, fp
2000894a:	f7ff faa3 	bl	20007e94 <__aeabi_uidivmod>
2000894e:	9801      	ldr	r0, [sp, #4]
20008950:	9a00      	ldr	r2, [sp, #0]
20008952:	fb00 f304 	mul.w	r3, r0, r4
20008956:	fa1f fc82 	uxth.w	ip, r2
2000895a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000895e:	4293      	cmp	r3, r2
20008960:	d906      	bls.n	20008970 <__udivdi3+0x204>
20008962:	3c01      	subs	r4, #1
20008964:	19d2      	adds	r2, r2, r7
20008966:	d203      	bcs.n	20008970 <__udivdi3+0x204>
20008968:	4293      	cmp	r3, r2
2000896a:	d901      	bls.n	20008970 <__udivdi3+0x204>
2000896c:	19d2      	adds	r2, r2, r7
2000896e:	3c01      	subs	r4, #1
20008970:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008974:	b2a8      	uxth	r0, r5
20008976:	1ad2      	subs	r2, r2, r3
20008978:	0c2d      	lsrs	r5, r5, #16
2000897a:	fa1f fc84 	uxth.w	ip, r4
2000897e:	0c23      	lsrs	r3, r4, #16
20008980:	fb00 f70c 	mul.w	r7, r0, ip
20008984:	fb00 fe03 	mul.w	lr, r0, r3
20008988:	fb05 e10c 	mla	r1, r5, ip, lr
2000898c:	fb05 f503 	mul.w	r5, r5, r3
20008990:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008994:	458e      	cmp	lr, r1
20008996:	bf88      	it	hi
20008998:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000899c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200089a0:	42aa      	cmp	r2, r5
200089a2:	d310      	bcc.n	200089c6 <__udivdi3+0x25a>
200089a4:	b2bf      	uxth	r7, r7
200089a6:	fa08 f606 	lsl.w	r6, r8, r6
200089aa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200089ae:	bf14      	ite	ne
200089b0:	f04f 0e00 	movne.w	lr, #0
200089b4:	f04f 0e01 	moveq.w	lr, #1
200089b8:	4296      	cmp	r6, r2
200089ba:	bf2c      	ite	cs
200089bc:	2600      	movcs	r6, #0
200089be:	f00e 0601 	andcc.w	r6, lr, #1
200089c2:	2e00      	cmp	r6, #0
200089c4:	d087      	beq.n	200088d6 <__udivdi3+0x16a>
200089c6:	3c01      	subs	r4, #1
200089c8:	2600      	movs	r6, #0
200089ca:	e784      	b.n	200088d6 <__udivdi3+0x16a>
200089cc:	40b5      	lsls	r5, r6
200089ce:	f1c6 0120 	rsb	r1, r6, #32
200089d2:	fa24 f901 	lsr.w	r9, r4, r1
200089d6:	fa28 f201 	lsr.w	r2, r8, r1
200089da:	0c2f      	lsrs	r7, r5, #16
200089dc:	40b4      	lsls	r4, r6
200089de:	4639      	mov	r1, r7
200089e0:	4648      	mov	r0, r9
200089e2:	4322      	orrs	r2, r4
200089e4:	9200      	str	r2, [sp, #0]
200089e6:	f7ff f927 	bl	20007c38 <__aeabi_uidiv>
200089ea:	4639      	mov	r1, r7
200089ec:	fa1f fa85 	uxth.w	sl, r5
200089f0:	4683      	mov	fp, r0
200089f2:	4648      	mov	r0, r9
200089f4:	f7ff fa4e 	bl	20007e94 <__aeabi_uidivmod>
200089f8:	9b00      	ldr	r3, [sp, #0]
200089fa:	0c1a      	lsrs	r2, r3, #16
200089fc:	fb0a f30b 	mul.w	r3, sl, fp
20008a00:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008a04:	42a3      	cmp	r3, r4
20008a06:	d903      	bls.n	20008a10 <__udivdi3+0x2a4>
20008a08:	1964      	adds	r4, r4, r5
20008a0a:	f10b 3bff 	add.w	fp, fp, #4294967295
20008a0e:	d327      	bcc.n	20008a60 <__udivdi3+0x2f4>
20008a10:	1ae4      	subs	r4, r4, r3
20008a12:	4639      	mov	r1, r7
20008a14:	4620      	mov	r0, r4
20008a16:	f7ff f90f 	bl	20007c38 <__aeabi_uidiv>
20008a1a:	4639      	mov	r1, r7
20008a1c:	4681      	mov	r9, r0
20008a1e:	4620      	mov	r0, r4
20008a20:	f7ff fa38 	bl	20007e94 <__aeabi_uidivmod>
20008a24:	9800      	ldr	r0, [sp, #0]
20008a26:	fb0a f309 	mul.w	r3, sl, r9
20008a2a:	fa1f fc80 	uxth.w	ip, r0
20008a2e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008a32:	42a3      	cmp	r3, r4
20008a34:	d908      	bls.n	20008a48 <__udivdi3+0x2dc>
20008a36:	1964      	adds	r4, r4, r5
20008a38:	f109 39ff 	add.w	r9, r9, #4294967295
20008a3c:	d204      	bcs.n	20008a48 <__udivdi3+0x2dc>
20008a3e:	42a3      	cmp	r3, r4
20008a40:	bf84      	itt	hi
20008a42:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008a46:	1964      	addhi	r4, r4, r5
20008a48:	fa08 f806 	lsl.w	r8, r8, r6
20008a4c:	1ae4      	subs	r4, r4, r3
20008a4e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20008a52:	e706      	b.n	20008862 <__udivdi3+0xf6>
20008a54:	455b      	cmp	r3, fp
20008a56:	bf84      	itt	hi
20008a58:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008a5c:	44bb      	addhi	fp, r7
20008a5e:	e76b      	b.n	20008938 <__udivdi3+0x1cc>
20008a60:	42a3      	cmp	r3, r4
20008a62:	bf84      	itt	hi
20008a64:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008a68:	1964      	addhi	r4, r4, r5
20008a6a:	e7d1      	b.n	20008a10 <__udivdi3+0x2a4>

20008a6c <frame_size>:
20008a6c:	0810                                             .

20008a6d <burst_frame_size>:
20008a6d:	0008 7200                                        ...

20008a70 <modem_default>:
20008a70:	7472 0000 4f4c 4152 4d20 444f 3a45 2520     rt..LORA MODE: %
20008a80:	0d75 000a 6e69 7469 6620 6961 656c 0d64     u...init failed.
20008a90:	0000 0000 6553 646e 6e69 2067 6f74 7220     ....Sending to r
20008aa0:	3966 5f35 6573 7672 7265 000d 6f67 2074     f95_server..got 
20008ab0:	6572 6c70 3a79 0020 000d 0000 6572 7663     reply: .....recv
20008ac0:	6620 6961 656c 0d64 0000 0000 6f4e 7220      failed.....No r
20008ad0:	7065 796c 202c 7369 7220 3966 5f35 6573     eply, is rf95_se
20008ae0:	7672 7265 7220 6e75 696e 676e 0d3f 0000     rver running?...
20008af0:	6548 6c6c 206f 6f57 6c72 2164 0000 0000     Hello World!....

20008b00 <C.19.4129>:
20008b00:	0301 0705 6548 7061 6120 646e 7320 6174     ....Heap and sta
20008b10:	6b63 6320 6c6f 696c 6973 6e6f 000a 0000     ck collision....

20008b20 <g_gpio_irqn_lut>:
20008b20:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20008b30:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20008b40:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20008b50:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20008b60 <g_config_reg_lut>:
20008b60:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20008b70:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20008b80:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20008b90:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20008ba0:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20008bb0:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20008bc0:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20008bd0:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20008be0 <C.16.2565>:
20008be0:	0001 0000 0002 0000 0004 0000 0001 0000     ................

20008bf0 <_global_impure_ptr>:
20008bf0:	8e84 2000 0043 0000                         ... C...

20008bf8 <blanks.3577>:
20008bf8:	2020 2020 2020 2020 2020 2020 2020 2020                     

20008c08 <zeroes.3578>:
20008c08:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20008c18:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
20008c28:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
20008c38:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
20008c48:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
20008c58:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
20008c68:	614e 004e                                   NaN.

20008c6c <__sf_fake_stdin>:
	...

20008c8c <__sf_fake_stdout>:
	...

20008cac <__sf_fake_stderr>:
	...

20008ccc <charset>:
20008ccc:	8d04 2000                                   ... 

20008cd0 <lconv>:
20008cd0:	8d00 2000 8c28 2000 8c28 2000 8c28 2000     ... (.. (.. (.. 
20008ce0:	8c28 2000 8c28 2000 8c28 2000 8c28 2000     (.. (.. (.. (.. 
20008cf0:	8c28 2000 8c28 2000 ffff ffff ffff ffff     (.. (.. ........
20008d00:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

20008d10 <__mprec_tens>:
20008d10:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
20008d20:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
20008d30:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
20008d40:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
20008d50:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
20008d60:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
20008d70:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
20008d80:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
20008d90:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
20008da0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
20008db0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
20008dc0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
20008dd0:	9db4 79d9 7843 44ea                         ...yCx.D

20008dd8 <p05.2463>:
20008dd8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

20008de8 <__mprec_bigtens>:
20008de8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
20008df8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
20008e08:	bf3c 7f73 4fdd 7515                         <.s..O.u

20008e10 <__mprec_tinytens>:
20008e10:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
20008e20:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
20008e30:	6f43 64ac 0628 0ac8                         Co.d(...

20008e38 <_init>:
20008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008e3a:	bf00      	nop
20008e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008e3e:	bc08      	pop	{r3}
20008e40:	469e      	mov	lr, r3
20008e42:	4770      	bx	lr

20008e44 <_fini>:
20008e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008e46:	bf00      	nop
20008e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008e4a:	bc08      	pop	{r3}
20008e4c:	469e      	mov	lr, r3
20008e4e:	4770      	bx	lr

20008e50 <__frame_dummy_init_array_entry>:
20008e50:	0485 2000                                   ... 

20008e54 <__do_global_dtors_aux_fini_array_entry>:
20008e54:	0471 2000                                   q.. 
