\hypertarget{a00573}{
\section{gsn\_\-reg\_\-spi\_\-spec.h File Reference}
\label{a00573}\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
}
This graph shows which files directly or indirectly include this file:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=400pt]{a00810}
\end{center}
\end{figure}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{a00573_aea5d7602e4be8541bc8df74dd619bc7b}{GSN\_\-SPI\_\-NUM\_\-0}~0x40030000
\item 
\#define \hyperlink{a00573_a541265993fecdde13c3815c2cfce00d8}{GSN\_\-SPI\_\-NUM\_\-1}~0x40040000
\item 
\#define \hyperlink{a00573_ae87c9ffa29bfbf61db94992470165ed3}{SPI\_\-SPICR0\_\-OFFSETADDRESS}~0x00000000
\item 
\#define \hyperlink{a00573_a9cacf32f81824e9d822bb3390aa19a0f}{SPI\_\-SPICR0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_ab7d428619c0ccdc3925ad97544a53bdf}{SPI\_\-SPICR0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_ae23457b72791ce11590a9508deb50279}{SPI\_\-SPICR0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a9bc418fd6f049519c12a9ca025a7e1e4}{SPI\_\-SPICR0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a470e780a538c1454dd736ac01cf610bc}{SPI\_\-SCR\_\-OFFSETADDRESS}~SPI\_\-SPICR0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_ad72d2de8f2f7eba1a9dd20711243d5d3}{SPI\_\-SCR\_\-BITOFFSET}~8
\item 
\#define \hyperlink{a00573_a618929caf3a02fac794ddcdda362078f}{SPI\_\-SCR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00573_a3bfd772fdcc3bc01e79701d5bfe75d59}{SPI\_\-SCR\_\-BITMASK}~0x0000ff00
\item 
\#define \hyperlink{a00573_a960fc9adfb8e83c5541a9ed076d5a5f0}{SPI\_\-SCR\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a3d03a24de66d9d7c1a2c2a3e8a8c51a2}{SPI\_\-SPH\_\-OFFSETADDRESS}~SPI\_\-SPICR0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a029a19f64a485ace0d83faf36ef2166e}{SPI\_\-SPH\_\-BITOFFSET}~7
\item 
\#define \hyperlink{a00573_a3f91a0357ac087d592b9bc795d07fb99}{SPI\_\-SPH\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_ad89722a0f921d33192794b846a42448d}{SPI\_\-SPH\_\-BITMASK}~0x00000080
\item 
\#define \hyperlink{a00573_a8829e8547ceb20ef14e7c8264985f681}{SPI\_\-SPH\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a82072330df5e7554bc2aa751a36dbbef}{SPI\_\-SPO\_\-OFFSETADDRESS}~SPI\_\-SPICR0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_afad8700e3398535ed93efcd17d5f81d0}{SPI\_\-SPO\_\-BITOFFSET}~6
\item 
\#define \hyperlink{a00573_a732f4956a82bd56d8f26559dcef2acff}{SPI\_\-SPO\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a22d30b2da982bb491cee8354bc7ac302}{SPI\_\-SPO\_\-BITMASK}~0x00000040
\item 
\#define \hyperlink{a00573_ad2263aff8d70935c03305fd06c6724b4}{SPI\_\-SPO\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a4cd3577861a0c1160cd3c207ad5e727e}{SPI\_\-FRF\_\-OFFSETADDRESS}~SPI\_\-SPICR0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_abb932c58cfef04fc0a939d7c25624b70}{SPI\_\-FRF\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00573_ac58086f3e76986eb3e2edabf1bdd9dd4}{SPI\_\-FRF\_\-BITFIELDSIZE}~2
\item 
\#define \hyperlink{a00573_a92556c02dd2f6ae5c71b63c07acd3628}{SPI\_\-FRF\_\-BITMASK}~0x00000030
\item 
\#define \hyperlink{a00573_a4c9e5acb1fbb254d7bb8a00760edee09}{SPI\_\-FRF\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_ab5d56d9885baed2699e3cf00e670bfcc}{SPI\_\-DSS\_\-OFFSETADDRESS}~SPI\_\-SPICR0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a64161d7def53cf9e0b0e9e1a0d4ac089}{SPI\_\-DSS\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a5f14106ac3875d61e073b11d46f8ba7e}{SPI\_\-DSS\_\-BITFIELDSIZE}~4
\item 
\#define \hyperlink{a00573_acc736a501ece37e3af089e36aef09e1a}{SPI\_\-DSS\_\-BITMASK}~0x0000000f
\item 
\#define \hyperlink{a00573_a0c0022af9d0104db02024619d436370b}{SPI\_\-DSS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a7c60d3ea4950f6026e1fa45d0541914e}{SPI\_\-SPICR1\_\-OFFSETADDRESS}~0x00000004
\item 
\#define \hyperlink{a00573_ab3ea9b0cfed75365cdd9580cf5b1a819}{SPI\_\-SPICR1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_ab9bda7bb0b78bd515dbdc5f49e015210}{SPI\_\-SPICR1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a019a124d27363e54242e4e1e62f79898}{SPI\_\-SPICR1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a79d063e4103aa31c0352e5b7d4d25377}{SPI\_\-SPICR1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a4eab66b23191611aff0e83e2fbe675fd}{SPI\_\-SOD\_\-OFFSETADDRESS}~SPI\_\-SPICR1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a0e65fcf38c1b5c01e2fe4e55f38afe1e}{SPI\_\-SOD\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00573_af0423b1aac41b57d501f48c72eabb6b9}{SPI\_\-SOD\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a5763ac2483593d523010c18a2a795b10}{SPI\_\-SOD\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00573_ae1877c1d12ba35a6eec07a335b270da2}{SPI\_\-SOD\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a159e320823468b3c2978af9095cd1aaf}{SPI\_\-MS\_\-OFFSETADDRESS}~SPI\_\-SPICR1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a00fa809aec9920ed92a3abb4a0a8361a}{SPI\_\-MS\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00573_abec5b657176970f3ac47a472672631a3}{SPI\_\-MS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a75e45a9a2f6e215dd944e87a5be985c3}{SPI\_\-MS\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00573_a56ba0df6627cd38d8edfdca3de81495c}{SPI\_\-MS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a172c46569e97fe65061e141abc4ab35b}{SPI\_\-SSE\_\-OFFSETADDRESS}~SPI\_\-SPICR1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_af6a30258987277a9ea19b5cb36c4d8b0}{SPI\_\-SSE\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_afcf7eb20c32844bb6982d808778b27fb}{SPI\_\-SSE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_acfaaa8c0edbc2da742d1e3bb4b31a3db}{SPI\_\-SSE\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_a4cc4519c062525a4516ac7c0e3e473da}{SPI\_\-SSE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a2afcc7c11f56ce41ab46be6b456cad04}{SPI\_\-LBM\_\-OFFSETADDRESS}~SPI\_\-SPICR1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a30460110478a79b3f10dd022a86afe06}{SPI\_\-LBM\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_aad5a1b1b47d9b6441701b4bccf01552a}{SPI\_\-LBM\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_ac4d3af9e2265216d54fdf20542a844a3}{SPI\_\-LBM\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_af3e7b414f3a207c667bf1513bfeeb3cb}{SPI\_\-LBM\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_ad2c6e72df96595c66cc94c12eab6f471}{SPI\_\-SPIDR\_\-OFFSETADDRESS}~0x00000008
\item 
\#define \hyperlink{a00573_a3ab67f6ddbb675849cde7f8cc3d2b960}{SPI\_\-SPIDR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a5450afb7342d269a595c7b6eaea9a9e3}{SPI\_\-SPIDR\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a5abaa540effda73cde59e303cc5d6993}{SPI\_\-SPIDR\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a8322bb1b9452e342f783c0b18e0f19f9}{SPI\_\-SPIDR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a5df5ae781fac42c083ae9d503b61a202}{SPI\_\-DATA\_\-OFFSETADDRESS}~SPI\_\-SPIDR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_aa1e62a8cadacab35a4298c3a78719520}{SPI\_\-DATA\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_afec459e47f23462c97a5b8a12db3c909}{SPI\_\-DATA\_\-BITFIELDSIZE}~16
\item 
\#define \hyperlink{a00573_a7c9f8cfc1783904928f0f8b6254152c0}{SPI\_\-DATA\_\-BITMASK}~0x0000ffff
\item 
\#define \hyperlink{a00573_a95256c5ae1712097e1871ffb6e3fe134}{SPI\_\-DATA\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a949508ccf8388d5540658d6b515997fd}{SPI\_\-SPISR\_\-OFFSETADDRESS}~0x0000000c
\item 
\#define \hyperlink{a00573_a383ac627129114ff62c14f496d720d80}{SPI\_\-SPISR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a14002a8968e489d283279b1ac1d602d5}{SPI\_\-SPISR\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a1028f570efd47ca92d4164ff1d6217ab}{SPI\_\-SPISR\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_ac61b96b3b08a4cd275553b624848060c}{SPI\_\-SPISR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a95a47cdeb59f8a7d9ea5c87499f13acb}{SPI\_\-BSY\_\-OFFSETADDRESS}~SPI\_\-SPISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a935c4a34137e3d94f86974e68481909f}{SPI\_\-BSY\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00573_ad53cc4c58458552bdbafa8c42fa265bd}{SPI\_\-BSY\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_af3a7d37206af7bfa6e2188971e59d6e1}{SPI\_\-BSY\_\-BITMASK}~0x00000010
\item 
\#define \hyperlink{a00573_aedf5172adf0f64b6ac2e60377a5f1802}{SPI\_\-BSY\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_abe9d2f5dbfce9ab6a16ead77b76fbece}{SPI\_\-RFF\_\-OFFSETADDRESS}~SPI\_\-SPISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a4a6e5829b0d6a2f2afa1a9696fe99fd3}{SPI\_\-RFF\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00573_a29d2697bd6417ad237880dc5e66804b1}{SPI\_\-RFF\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a4c19120c481d2ba121c0fcb48ae6ea12}{SPI\_\-RFF\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00573_acaa7e7382ebe717b20ab3ebdc79343ef}{SPI\_\-RFF\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a45efe987414d6417e82243e0c63feb0b}{SPI\_\-RNE\_\-OFFSETADDRESS}~SPI\_\-SPISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a1cac7c2f55c444b806069f776d3bf15d}{SPI\_\-RNE\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00573_a1359c99978c037bc2f8f1a668f90e6b5}{SPI\_\-RNE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_afc54cf4ee84eff7fe7b6e3e65a8327f0}{SPI\_\-RNE\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00573_a4dc029405f808d6d4d752205920ca307}{SPI\_\-RNE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a280896b40e0248f0f8d83c6480ec81c0}{SPI\_\-TNF\_\-OFFSETADDRESS}~SPI\_\-SPISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a17fcb52295bb50d1dd15a402412f6ab6}{SPI\_\-TNF\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_ad654c84bd9fc5590c68d3f3541b4771c}{SPI\_\-TNF\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a112fca55bbacf0c97ac5feb8d001dcb4}{SPI\_\-TNF\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_ab3aa49c50909b34ccbad40561d371f6b}{SPI\_\-TNF\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_afe8c25ea4ef0e0fe0fa2179b28a697e2}{SPI\_\-TFE\_\-OFFSETADDRESS}~SPI\_\-SPISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_ad0fa7846f16b31684616c3ac4dd7a3e5}{SPI\_\-TFE\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_abc6b7e8d933986cc3520eb0c5ec70b00}{SPI\_\-TFE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_aac136ca41a3dae2e1862838501dbfde5}{SPI\_\-TFE\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_a43a92145fb41189a767dee62b473fe55}{SPI\_\-TFE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a32969f7dce71cf4e13f020e7b349b4d8}{SPI\_\-SPICPSR\_\-OFFSETADDRESS}~0x00000010
\item 
\#define \hyperlink{a00573_a8c6cc390e6f90292495052f014b67c5c}{SPI\_\-SPICPSR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_ae54bc3c0dfcbd07df233cd16f9a358d9}{SPI\_\-SPICPSR\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_ab8f38409540b7c2942c7cace1662d743}{SPI\_\-SPICPSR\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a58071373b955cac6e5ec266d74a1a5f0}{SPI\_\-SPICPSR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a74b9586113b5b2d1ede3df72d84a071d}{SPI\_\-CPSDVSR\_\-OFFSETADDRESS}~SPI\_\-SPICPSR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_aa9a1b4fe02bbf65f92572ceb8c40ba94}{SPI\_\-CPSDVSR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a176e329104fe39336c062d48d464ee47}{SPI\_\-CPSDVSR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00573_a458127b1e341e4fa1258cc48117154f7}{SPI\_\-CPSDVSR\_\-BITMASK}~0x000000ff
\item 
\#define \hyperlink{a00573_a5c69fce252f4cd1ca2f495ab824c588d}{SPI\_\-CPSDVSR\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a18b229ab4c2e569746670650be4cf72a}{SPI\_\-SPIMSC\_\-OFFSETADDRESS}~0x00000014
\item 
\#define \hyperlink{a00573_ad251acb591ab595a7e8ba50da83394bf}{SPI\_\-SPIMSC\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a7620e344b82fff7dd11e3c08ef9eed9a}{SPI\_\-SPIMSC\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a5106adffe460f2f6e0ec5f85f7893454}{SPI\_\-SPIMSC\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_af10e91d323a47ea13abc64af035691ac}{SPI\_\-SPIMSC\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a4e93dd5a3f94cbdf23bc375c9e3676fd}{SPI\_\-TXIM\_\-OFFSETADDRESS}~SPI\_\-SPIMSC\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_adf4b224361b5c4229b61a2ae0568c637}{SPI\_\-TXIM\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00573_a73eb5dab3c6ab4f2455672f59935322c}{SPI\_\-TXIM\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a56b039c34622fe50892014688d6bc8b7}{SPI\_\-TXIM\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00573_a2a0cd61805c483762171647939f87d1d}{SPI\_\-TXIM\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a7247b90c01473a83bcb870f788b20428}{SPI\_\-RXIM\_\-OFFSETADDRESS}~SPI\_\-SPIMSC\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a2438f86c5b0aae511656af7fe0954d09}{SPI\_\-RXIM\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00573_a0d0458bc756d44abf421f862a30dfbc0}{SPI\_\-RXIM\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_abf50f598d6e33ead7b7cdfdb129126c6}{SPI\_\-RXIM\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00573_af1dfc6d82796f4c6362c43c744463fb3}{SPI\_\-RXIM\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a4deec936b62e0546923d51a33a47ce31}{SPI\_\-RTIM\_\-OFFSETADDRESS}~SPI\_\-SPIMSC\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a7f4d8d63d09526adbda13a3bf76a10ec}{SPI\_\-RTIM\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_adfad177bc729a0975fdb631ae02af240}{SPI\_\-RTIM\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a226360e8192363369a8ad546547f9a1f}{SPI\_\-RTIM\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_a92d40cfc57918105d17238c10b8e492e}{SPI\_\-RTIM\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a495f3db6f3a59bfa4e33a6a8778c19de}{SPI\_\-RORIM\_\-OFFSETADDRESS}~SPI\_\-SPIMSC\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a0f4f331185afea92b5efb19347c02fec}{SPI\_\-RORIM\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_aa7026cd01d9579f79ab7987fa61c3e46}{SPI\_\-RORIM\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_ae4cab1a633155b6b56dd67e53bb9d17d}{SPI\_\-RORIM\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_a0ffce744f6e410787ca6b112cc33a630}{SPI\_\-RORIM\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_adc1d8bcb31e8c25fd6524d7cebb6ed75}{SPI\_\-SPIMIS\_\-OFFSETADDRESS}~0x0000001c
\item 
\#define \hyperlink{a00573_abbf262ace71c155ba67496acc7dd735a}{SPI\_\-SPIMIS\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_af362e131cb4eb93e36eb27ff5c7c319b}{SPI\_\-SPIMIS\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a24a2e0fa5878b0c6949ad82bb66a7992}{SPI\_\-SPIMIS\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_ace9032ae14156b64859571b63c291893}{SPI\_\-SPIMIS\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a17fdcc0d678721c6e51d71df679e91a5}{SPI\_\-TXMIS\_\-OFFSETADDRESS}~SPI\_\-SPIMIS\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a6625dd3bc7e72078abe177c01fa2497b}{SPI\_\-TXMIS\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00573_a7491d95e1fd8f833e57fbdde2e2e8ffb}{SPI\_\-TXMIS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a7612b8971eec740196ba67c1a724f576}{SPI\_\-TXMIS\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00573_a1e33eb4eef42d189cc34dc24c8de91bc}{SPI\_\-TXMIS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a27dfb6ca9f79deb890863d46a3a51b8f}{SPI\_\-RXMIS\_\-OFFSETADDRESS}~SPI\_\-SPIMIS\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_ab2bf8ffb23b2c1e5c63dd61e90152a6e}{SPI\_\-RXMIS\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00573_ad2ba92c55a5196b711026de3cc6e255b}{SPI\_\-RXMIS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a6703bc849f39949115183c767fd530d9}{SPI\_\-RXMIS\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00573_a0eb9ab11b19ad887df985c8b96cd2d4d}{SPI\_\-RXMIS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a15ef02cf82b573bd110bbbbf13039f53}{SPI\_\-RTMIS\_\-OFFSETADDRESS}~SPI\_\-SPIMIS\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a405ac4f8c1a2839580c374beb3ee0a61}{SPI\_\-RTMIS\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_a5f955c5f3c09ec35af280ac192a5925a}{SPI\_\-RTMIS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_afdd65a70f35d843a6fbfa6bf8c1895f4}{SPI\_\-RTMIS\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_a476f42f80088901623eb6d094aa81ffd}{SPI\_\-RTMIS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_adc9c3419ae723ecdf769ddd6d18cfb6c}{SPI\_\-RORMIS\_\-OFFSETADDRESS}~SPI\_\-SPIMIS\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a391c430412c0b002a26b239a9f74bfa5}{SPI\_\-RORMIS\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a32770f6db6a124288ea37856d841f1eb}{SPI\_\-RORMIS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a66a4611e83d7a271912739d842e9491c}{SPI\_\-RORMIS\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_ad2ef79be1d9b4b9ea49852361084b6fd}{SPI\_\-RORMIS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a356267879c0295e9ef1f74dc838c8d32}{SPI\_\-SPIICR\_\-OFFSETADDRESS}~0x00000020
\item 
\#define \hyperlink{a00573_a38d9e4e3e205e09352e0222f2e3ddb6a}{SPI\_\-SPIICR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_af27f74f7bbce2e5b786afce1d14669e0}{SPI\_\-SPIICR\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a7c2ace4513b174b3e4a15d14046ed8aa}{SPI\_\-SPIICR\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a87eb23dc6c5cb884d038ba6da298457f}{SPI\_\-SPIICR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_a7d47b349a24ce05c845fb04cc2cc2308}{SPI\_\-RTIC\_\-OFFSETADDRESS}~SPI\_\-SPIICR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_ad4ff566b6cecfc9973238637da78fe52}{SPI\_\-RTIC\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_aab6fa54aaf63d9dc65666692e91348f9}{SPI\_\-RTIC\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a2807b2e4ea98c1ab83dcd2730a635531}{SPI\_\-RTIC\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_abab0e0a8f14a20e6339b64ae18ea5f53}{SPI\_\-RTIC\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_acc51cbfcdd596dfb0377ee9a57b8ba54}{SPI\_\-RORIC\_\-OFFSETADDRESS}~SPI\_\-SPIICR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a54d2e2e72b4afa7c6e31f86c4d437b43}{SPI\_\-RORIC\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a7425ed2f8f04ed2b9a0bced83d4dffa4}{SPI\_\-RORIC\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_a13749d1556601632887df6fb9dfee6f6}{SPI\_\-RORIC\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_ad656b71a7db69dcc6152f336c3cd1a59}{SPI\_\-RORIC\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a98d31fef51cbbd7c7f15228b340f339b}{SPI\_\-SPIDMACR\_\-OFFSETADDRESS}~0x00000024
\item 
\#define \hyperlink{a00573_a883a47cfddaef8cb0a07d13ee6c9c3d2}{SPI\_\-SPIDMACR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_afc70c82bcc821825a2cd32afc693662b}{SPI\_\-SPIDMACR\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00573_a789032b814d4af832650941924986c0d}{SPI\_\-SPIDMACR\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00573_a93c159ed0b647aa50646fc96e01698ea}{SPI\_\-SPIDMACR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00573_abc19b1e85e7657ff99d850f41a6eddf5}{SPI\_\-TXDMAE\_\-OFFSETADDRESS}~SPI\_\-SPIDMACR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a6320c6c2a9d0f65dc5d41b31120d354c}{SPI\_\-TXDMAE\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00573_a6fe9249c6f7da451405b7baf2c381f37}{SPI\_\-TXDMAE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_aeb497e174fcd5bfcbf5ae15b8b67879d}{SPI\_\-TXDMAE\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00573_a05d19a398baeea4fac5ce87562c6f3ea}{SPI\_\-TXDMAE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00573_a5aa989278ecd25795173121768aca2c7}{SPI\_\-RXDMAE\_\-OFFSETADDRESS}~SPI\_\-SPIDMACR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00573_a6cd5ac85e28ff2fa0511ce564ed4dc6e}{SPI\_\-RXDMAE\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00573_a9076b370ba9d8d252f666cfdbe258d84}{SPI\_\-RXDMAE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00573_ab26e5074c50fb60c7a15bf63a549956f}{SPI\_\-RXDMAE\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00573_a52da47e7cb15211b390c39f07f49f015}{SPI\_\-RXDMAE\_\-INIT}~0x0
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{a00573_aea5d7602e4be8541bc8df74dd619bc7b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!GSN\_\-SPI\_\-NUM\_\-0@{GSN\_\-SPI\_\-NUM\_\-0}}
\index{GSN\_\-SPI\_\-NUM\_\-0@{GSN\_\-SPI\_\-NUM\_\-0}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{GSN\_\-SPI\_\-NUM\_\-0}]{\setlength{\rightskip}{0pt plus 5cm}\#define GSN\_\-SPI\_\-NUM\_\-0~0x40030000}}
\label{a00573_aea5d7602e4be8541bc8df74dd619bc7b}


Definition at line 49 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a541265993fecdde13c3815c2cfce00d8}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!GSN\_\-SPI\_\-NUM\_\-1@{GSN\_\-SPI\_\-NUM\_\-1}}
\index{GSN\_\-SPI\_\-NUM\_\-1@{GSN\_\-SPI\_\-NUM\_\-1}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{GSN\_\-SPI\_\-NUM\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}\#define GSN\_\-SPI\_\-NUM\_\-1~0x40040000}}
\label{a00573_a541265993fecdde13c3815c2cfce00d8}


Definition at line 50 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad53cc4c58458552bdbafa8c42fa265bd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-BSY\_\-BITFIELDSIZE@{SPI\_\-BSY\_\-BITFIELDSIZE}}
\index{SPI\_\-BSY\_\-BITFIELDSIZE@{SPI\_\-BSY\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-BSY\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-BSY\_\-BITFIELDSIZE~1}}
\label{a00573_ad53cc4c58458552bdbafa8c42fa265bd}


Definition at line 187 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af3a7d37206af7bfa6e2188971e59d6e1}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-BSY\_\-BITMASK@{SPI\_\-BSY\_\-BITMASK}}
\index{SPI\_\-BSY\_\-BITMASK@{SPI\_\-BSY\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-BSY\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-BSY\_\-BITMASK~0x00000010}}
\label{a00573_af3a7d37206af7bfa6e2188971e59d6e1}


Definition at line 188 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a935c4a34137e3d94f86974e68481909f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-BSY\_\-BITOFFSET@{SPI\_\-BSY\_\-BITOFFSET}}
\index{SPI\_\-BSY\_\-BITOFFSET@{SPI\_\-BSY\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-BSY\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-BSY\_\-BITOFFSET~4}}
\label{a00573_a935c4a34137e3d94f86974e68481909f}


Definition at line 186 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aedf5172adf0f64b6ac2e60377a5f1802}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-BSY\_\-INIT@{SPI\_\-BSY\_\-INIT}}
\index{SPI\_\-BSY\_\-INIT@{SPI\_\-BSY\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-BSY\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-BSY\_\-INIT~0x0}}
\label{a00573_aedf5172adf0f64b6ac2e60377a5f1802}


Definition at line 189 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a95a47cdeb59f8a7d9ea5c87499f13acb}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-BSY\_\-OFFSETADDRESS@{SPI\_\-BSY\_\-OFFSETADDRESS}}
\index{SPI\_\-BSY\_\-OFFSETADDRESS@{SPI\_\-BSY\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-BSY\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-BSY\_\-OFFSETADDRESS~SPI\_\-SPISR\_\-OFFSETADDRESS}}
\label{a00573_a95a47cdeb59f8a7d9ea5c87499f13acb}


Definition at line 185 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a176e329104fe39336c062d48d464ee47}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-CPSDVSR\_\-BITFIELDSIZE@{SPI\_\-CPSDVSR\_\-BITFIELDSIZE}}
\index{SPI\_\-CPSDVSR\_\-BITFIELDSIZE@{SPI\_\-CPSDVSR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-CPSDVSR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-CPSDVSR\_\-BITFIELDSIZE~8}}
\label{a00573_a176e329104fe39336c062d48d464ee47}


Definition at line 242 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a458127b1e341e4fa1258cc48117154f7}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-CPSDVSR\_\-BITMASK@{SPI\_\-CPSDVSR\_\-BITMASK}}
\index{SPI\_\-CPSDVSR\_\-BITMASK@{SPI\_\-CPSDVSR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-CPSDVSR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-CPSDVSR\_\-BITMASK~0x000000ff}}
\label{a00573_a458127b1e341e4fa1258cc48117154f7}


Definition at line 243 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aa9a1b4fe02bbf65f92572ceb8c40ba94}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-CPSDVSR\_\-BITOFFSET@{SPI\_\-CPSDVSR\_\-BITOFFSET}}
\index{SPI\_\-CPSDVSR\_\-BITOFFSET@{SPI\_\-CPSDVSR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-CPSDVSR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-CPSDVSR\_\-BITOFFSET~0}}
\label{a00573_aa9a1b4fe02bbf65f92572ceb8c40ba94}


Definition at line 241 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5c69fce252f4cd1ca2f495ab824c588d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-CPSDVSR\_\-INIT@{SPI\_\-CPSDVSR\_\-INIT}}
\index{SPI\_\-CPSDVSR\_\-INIT@{SPI\_\-CPSDVSR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-CPSDVSR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-CPSDVSR\_\-INIT~0x0}}
\label{a00573_a5c69fce252f4cd1ca2f495ab824c588d}


Definition at line 244 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a74b9586113b5b2d1ede3df72d84a071d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-CPSDVSR\_\-OFFSETADDRESS@{SPI\_\-CPSDVSR\_\-OFFSETADDRESS}}
\index{SPI\_\-CPSDVSR\_\-OFFSETADDRESS@{SPI\_\-CPSDVSR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-CPSDVSR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-CPSDVSR\_\-OFFSETADDRESS~SPI\_\-SPICPSR\_\-OFFSETADDRESS}}
\label{a00573_a74b9586113b5b2d1ede3df72d84a071d}


Definition at line 240 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afec459e47f23462c97a5b8a12db3c909}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DATA\_\-BITFIELDSIZE@{SPI\_\-DATA\_\-BITFIELDSIZE}}
\index{SPI\_\-DATA\_\-BITFIELDSIZE@{SPI\_\-DATA\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DATA\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DATA\_\-BITFIELDSIZE~16}}
\label{a00573_afec459e47f23462c97a5b8a12db3c909}


Definition at line 168 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7c9f8cfc1783904928f0f8b6254152c0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DATA\_\-BITMASK@{SPI\_\-DATA\_\-BITMASK}}
\index{SPI\_\-DATA\_\-BITMASK@{SPI\_\-DATA\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DATA\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DATA\_\-BITMASK~0x0000ffff}}
\label{a00573_a7c9f8cfc1783904928f0f8b6254152c0}


Definition at line 169 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aa1e62a8cadacab35a4298c3a78719520}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DATA\_\-BITOFFSET@{SPI\_\-DATA\_\-BITOFFSET}}
\index{SPI\_\-DATA\_\-BITOFFSET@{SPI\_\-DATA\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DATA\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DATA\_\-BITOFFSET~0}}
\label{a00573_aa1e62a8cadacab35a4298c3a78719520}


Definition at line 167 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a95256c5ae1712097e1871ffb6e3fe134}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DATA\_\-INIT@{SPI\_\-DATA\_\-INIT}}
\index{SPI\_\-DATA\_\-INIT@{SPI\_\-DATA\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DATA\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DATA\_\-INIT~0x0}}
\label{a00573_a95256c5ae1712097e1871ffb6e3fe134}


Definition at line 170 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5df5ae781fac42c083ae9d503b61a202}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DATA\_\-OFFSETADDRESS@{SPI\_\-DATA\_\-OFFSETADDRESS}}
\index{SPI\_\-DATA\_\-OFFSETADDRESS@{SPI\_\-DATA\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DATA\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DATA\_\-OFFSETADDRESS~SPI\_\-SPIDR\_\-OFFSETADDRESS}}
\label{a00573_a5df5ae781fac42c083ae9d503b61a202}


Definition at line 166 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5f14106ac3875d61e073b11d46f8ba7e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DSS\_\-BITFIELDSIZE@{SPI\_\-DSS\_\-BITFIELDSIZE}}
\index{SPI\_\-DSS\_\-BITFIELDSIZE@{SPI\_\-DSS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DSS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DSS\_\-BITFIELDSIZE~4}}
\label{a00573_a5f14106ac3875d61e073b11d46f8ba7e}


Definition at line 103 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_acc736a501ece37e3af089e36aef09e1a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DSS\_\-BITMASK@{SPI\_\-DSS\_\-BITMASK}}
\index{SPI\_\-DSS\_\-BITMASK@{SPI\_\-DSS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DSS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DSS\_\-BITMASK~0x0000000f}}
\label{a00573_acc736a501ece37e3af089e36aef09e1a}


Definition at line 104 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a64161d7def53cf9e0b0e9e1a0d4ac089}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DSS\_\-BITOFFSET@{SPI\_\-DSS\_\-BITOFFSET}}
\index{SPI\_\-DSS\_\-BITOFFSET@{SPI\_\-DSS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DSS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DSS\_\-BITOFFSET~0}}
\label{a00573_a64161d7def53cf9e0b0e9e1a0d4ac089}


Definition at line 102 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0c0022af9d0104db02024619d436370b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DSS\_\-INIT@{SPI\_\-DSS\_\-INIT}}
\index{SPI\_\-DSS\_\-INIT@{SPI\_\-DSS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DSS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DSS\_\-INIT~0x0}}
\label{a00573_a0c0022af9d0104db02024619d436370b}


Definition at line 105 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab5d56d9885baed2699e3cf00e670bfcc}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-DSS\_\-OFFSETADDRESS@{SPI\_\-DSS\_\-OFFSETADDRESS}}
\index{SPI\_\-DSS\_\-OFFSETADDRESS@{SPI\_\-DSS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-DSS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-DSS\_\-OFFSETADDRESS~SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\label{a00573_ab5d56d9885baed2699e3cf00e670bfcc}


Definition at line 101 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ac58086f3e76986eb3e2edabf1bdd9dd4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-FRF\_\-BITFIELDSIZE@{SPI\_\-FRF\_\-BITFIELDSIZE}}
\index{SPI\_\-FRF\_\-BITFIELDSIZE@{SPI\_\-FRF\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-FRF\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-FRF\_\-BITFIELDSIZE~2}}
\label{a00573_ac58086f3e76986eb3e2edabf1bdd9dd4}


Definition at line 94 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a92556c02dd2f6ae5c71b63c07acd3628}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-FRF\_\-BITMASK@{SPI\_\-FRF\_\-BITMASK}}
\index{SPI\_\-FRF\_\-BITMASK@{SPI\_\-FRF\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-FRF\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-FRF\_\-BITMASK~0x00000030}}
\label{a00573_a92556c02dd2f6ae5c71b63c07acd3628}


Definition at line 95 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abb932c58cfef04fc0a939d7c25624b70}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-FRF\_\-BITOFFSET@{SPI\_\-FRF\_\-BITOFFSET}}
\index{SPI\_\-FRF\_\-BITOFFSET@{SPI\_\-FRF\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-FRF\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-FRF\_\-BITOFFSET~4}}
\label{a00573_abb932c58cfef04fc0a939d7c25624b70}


Definition at line 93 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4c9e5acb1fbb254d7bb8a00760edee09}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-FRF\_\-INIT@{SPI\_\-FRF\_\-INIT}}
\index{SPI\_\-FRF\_\-INIT@{SPI\_\-FRF\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-FRF\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-FRF\_\-INIT~0x0}}
\label{a00573_a4c9e5acb1fbb254d7bb8a00760edee09}


Definition at line 96 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4cd3577861a0c1160cd3c207ad5e727e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-FRF\_\-OFFSETADDRESS@{SPI\_\-FRF\_\-OFFSETADDRESS}}
\index{SPI\_\-FRF\_\-OFFSETADDRESS@{SPI\_\-FRF\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-FRF\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-FRF\_\-OFFSETADDRESS~SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\label{a00573_a4cd3577861a0c1160cd3c207ad5e727e}


Definition at line 92 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aad5a1b1b47d9b6441701b4bccf01552a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-LBM\_\-BITFIELDSIZE@{SPI\_\-LBM\_\-BITFIELDSIZE}}
\index{SPI\_\-LBM\_\-BITFIELDSIZE@{SPI\_\-LBM\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-LBM\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-LBM\_\-BITFIELDSIZE~1}}
\label{a00573_aad5a1b1b47d9b6441701b4bccf01552a}


Definition at line 149 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ac4d3af9e2265216d54fdf20542a844a3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-LBM\_\-BITMASK@{SPI\_\-LBM\_\-BITMASK}}
\index{SPI\_\-LBM\_\-BITMASK@{SPI\_\-LBM\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-LBM\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-LBM\_\-BITMASK~0x00000001}}
\label{a00573_ac4d3af9e2265216d54fdf20542a844a3}


Definition at line 150 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a30460110478a79b3f10dd022a86afe06}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-LBM\_\-BITOFFSET@{SPI\_\-LBM\_\-BITOFFSET}}
\index{SPI\_\-LBM\_\-BITOFFSET@{SPI\_\-LBM\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-LBM\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-LBM\_\-BITOFFSET~0}}
\label{a00573_a30460110478a79b3f10dd022a86afe06}


Definition at line 148 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af3e7b414f3a207c667bf1513bfeeb3cb}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-LBM\_\-INIT@{SPI\_\-LBM\_\-INIT}}
\index{SPI\_\-LBM\_\-INIT@{SPI\_\-LBM\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-LBM\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-LBM\_\-INIT~0x0}}
\label{a00573_af3e7b414f3a207c667bf1513bfeeb3cb}


Definition at line 151 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a2afcc7c11f56ce41ab46be6b456cad04}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-LBM\_\-OFFSETADDRESS@{SPI\_\-LBM\_\-OFFSETADDRESS}}
\index{SPI\_\-LBM\_\-OFFSETADDRESS@{SPI\_\-LBM\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-LBM\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-LBM\_\-OFFSETADDRESS~SPI\_\-SPICR1\_\-OFFSETADDRESS}}
\label{a00573_a2afcc7c11f56ce41ab46be6b456cad04}


Definition at line 147 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abec5b657176970f3ac47a472672631a3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-MS\_\-BITFIELDSIZE@{SPI\_\-MS\_\-BITFIELDSIZE}}
\index{SPI\_\-MS\_\-BITFIELDSIZE@{SPI\_\-MS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-MS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-MS\_\-BITFIELDSIZE~1}}
\label{a00573_abec5b657176970f3ac47a472672631a3}


Definition at line 131 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a75e45a9a2f6e215dd944e87a5be985c3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-MS\_\-BITMASK@{SPI\_\-MS\_\-BITMASK}}
\index{SPI\_\-MS\_\-BITMASK@{SPI\_\-MS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-MS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-MS\_\-BITMASK~0x00000004}}
\label{a00573_a75e45a9a2f6e215dd944e87a5be985c3}


Definition at line 132 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a00fa809aec9920ed92a3abb4a0a8361a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-MS\_\-BITOFFSET@{SPI\_\-MS\_\-BITOFFSET}}
\index{SPI\_\-MS\_\-BITOFFSET@{SPI\_\-MS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-MS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-MS\_\-BITOFFSET~2}}
\label{a00573_a00fa809aec9920ed92a3abb4a0a8361a}


Definition at line 130 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a56ba0df6627cd38d8edfdca3de81495c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-MS\_\-INIT@{SPI\_\-MS\_\-INIT}}
\index{SPI\_\-MS\_\-INIT@{SPI\_\-MS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-MS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-MS\_\-INIT~0x0}}
\label{a00573_a56ba0df6627cd38d8edfdca3de81495c}


Definition at line 133 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a159e320823468b3c2978af9095cd1aaf}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-MS\_\-OFFSETADDRESS@{SPI\_\-MS\_\-OFFSETADDRESS}}
\index{SPI\_\-MS\_\-OFFSETADDRESS@{SPI\_\-MS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-MS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-MS\_\-OFFSETADDRESS~SPI\_\-SPICR1\_\-OFFSETADDRESS}}
\label{a00573_a159e320823468b3c2978af9095cd1aaf}


Definition at line 129 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a29d2697bd6417ad237880dc5e66804b1}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RFF\_\-BITFIELDSIZE@{SPI\_\-RFF\_\-BITFIELDSIZE}}
\index{SPI\_\-RFF\_\-BITFIELDSIZE@{SPI\_\-RFF\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RFF\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RFF\_\-BITFIELDSIZE~1}}
\label{a00573_a29d2697bd6417ad237880dc5e66804b1}


Definition at line 196 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4c19120c481d2ba121c0fcb48ae6ea12}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RFF\_\-BITMASK@{SPI\_\-RFF\_\-BITMASK}}
\index{SPI\_\-RFF\_\-BITMASK@{SPI\_\-RFF\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RFF\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RFF\_\-BITMASK~0x00000008}}
\label{a00573_a4c19120c481d2ba121c0fcb48ae6ea12}


Definition at line 197 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4a6e5829b0d6a2f2afa1a9696fe99fd3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RFF\_\-BITOFFSET@{SPI\_\-RFF\_\-BITOFFSET}}
\index{SPI\_\-RFF\_\-BITOFFSET@{SPI\_\-RFF\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RFF\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RFF\_\-BITOFFSET~3}}
\label{a00573_a4a6e5829b0d6a2f2afa1a9696fe99fd3}


Definition at line 195 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_acaa7e7382ebe717b20ab3ebdc79343ef}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RFF\_\-INIT@{SPI\_\-RFF\_\-INIT}}
\index{SPI\_\-RFF\_\-INIT@{SPI\_\-RFF\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RFF\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RFF\_\-INIT~0x0}}
\label{a00573_acaa7e7382ebe717b20ab3ebdc79343ef}


Definition at line 198 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abe9d2f5dbfce9ab6a16ead77b76fbece}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RFF\_\-OFFSETADDRESS@{SPI\_\-RFF\_\-OFFSETADDRESS}}
\index{SPI\_\-RFF\_\-OFFSETADDRESS@{SPI\_\-RFF\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RFF\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RFF\_\-OFFSETADDRESS~SPI\_\-SPISR\_\-OFFSETADDRESS}}
\label{a00573_abe9d2f5dbfce9ab6a16ead77b76fbece}


Definition at line 194 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a1359c99978c037bc2f8f1a668f90e6b5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RNE\_\-BITFIELDSIZE@{SPI\_\-RNE\_\-BITFIELDSIZE}}
\index{SPI\_\-RNE\_\-BITFIELDSIZE@{SPI\_\-RNE\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RNE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RNE\_\-BITFIELDSIZE~1}}
\label{a00573_a1359c99978c037bc2f8f1a668f90e6b5}


Definition at line 205 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afc54cf4ee84eff7fe7b6e3e65a8327f0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RNE\_\-BITMASK@{SPI\_\-RNE\_\-BITMASK}}
\index{SPI\_\-RNE\_\-BITMASK@{SPI\_\-RNE\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RNE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RNE\_\-BITMASK~0x00000004}}
\label{a00573_afc54cf4ee84eff7fe7b6e3e65a8327f0}


Definition at line 206 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a1cac7c2f55c444b806069f776d3bf15d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RNE\_\-BITOFFSET@{SPI\_\-RNE\_\-BITOFFSET}}
\index{SPI\_\-RNE\_\-BITOFFSET@{SPI\_\-RNE\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RNE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RNE\_\-BITOFFSET~2}}
\label{a00573_a1cac7c2f55c444b806069f776d3bf15d}


Definition at line 204 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4dc029405f808d6d4d752205920ca307}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RNE\_\-INIT@{SPI\_\-RNE\_\-INIT}}
\index{SPI\_\-RNE\_\-INIT@{SPI\_\-RNE\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RNE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RNE\_\-INIT~0x0}}
\label{a00573_a4dc029405f808d6d4d752205920ca307}


Definition at line 207 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a45efe987414d6417e82243e0c63feb0b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RNE\_\-OFFSETADDRESS@{SPI\_\-RNE\_\-OFFSETADDRESS}}
\index{SPI\_\-RNE\_\-OFFSETADDRESS@{SPI\_\-RNE\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RNE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RNE\_\-OFFSETADDRESS~SPI\_\-SPISR\_\-OFFSETADDRESS}}
\label{a00573_a45efe987414d6417e82243e0c63feb0b}


Definition at line 203 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7425ed2f8f04ed2b9a0bced83d4dffa4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIC\_\-BITFIELDSIZE@{SPI\_\-RORIC\_\-BITFIELDSIZE}}
\index{SPI\_\-RORIC\_\-BITFIELDSIZE@{SPI\_\-RORIC\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIC\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIC\_\-BITFIELDSIZE~1}}
\label{a00573_a7425ed2f8f04ed2b9a0bced83d4dffa4}


Definition at line 362 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a13749d1556601632887df6fb9dfee6f6}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIC\_\-BITMASK@{SPI\_\-RORIC\_\-BITMASK}}
\index{SPI\_\-RORIC\_\-BITMASK@{SPI\_\-RORIC\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIC\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIC\_\-BITMASK~0x00000001}}
\label{a00573_a13749d1556601632887df6fb9dfee6f6}


Definition at line 363 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a54d2e2e72b4afa7c6e31f86c4d437b43}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIC\_\-BITOFFSET@{SPI\_\-RORIC\_\-BITOFFSET}}
\index{SPI\_\-RORIC\_\-BITOFFSET@{SPI\_\-RORIC\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIC\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIC\_\-BITOFFSET~0}}
\label{a00573_a54d2e2e72b4afa7c6e31f86c4d437b43}


Definition at line 361 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad656b71a7db69dcc6152f336c3cd1a59}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIC\_\-INIT@{SPI\_\-RORIC\_\-INIT}}
\index{SPI\_\-RORIC\_\-INIT@{SPI\_\-RORIC\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIC\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIC\_\-INIT~0x0}}
\label{a00573_ad656b71a7db69dcc6152f336c3cd1a59}


Definition at line 364 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_acc51cbfcdd596dfb0377ee9a57b8ba54}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIC\_\-OFFSETADDRESS@{SPI\_\-RORIC\_\-OFFSETADDRESS}}
\index{SPI\_\-RORIC\_\-OFFSETADDRESS@{SPI\_\-RORIC\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIC\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIC\_\-OFFSETADDRESS~SPI\_\-SPIICR\_\-OFFSETADDRESS}}
\label{a00573_acc51cbfcdd596dfb0377ee9a57b8ba54}


Definition at line 360 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aa7026cd01d9579f79ab7987fa61c3e46}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIM\_\-BITFIELDSIZE@{SPI\_\-RORIM\_\-BITFIELDSIZE}}
\index{SPI\_\-RORIM\_\-BITFIELDSIZE@{SPI\_\-RORIM\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIM\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIM\_\-BITFIELDSIZE~1}}
\label{a00573_aa7026cd01d9579f79ab7987fa61c3e46}


Definition at line 288 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ae4cab1a633155b6b56dd67e53bb9d17d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIM\_\-BITMASK@{SPI\_\-RORIM\_\-BITMASK}}
\index{SPI\_\-RORIM\_\-BITMASK@{SPI\_\-RORIM\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIM\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIM\_\-BITMASK~0x00000001}}
\label{a00573_ae4cab1a633155b6b56dd67e53bb9d17d}


Definition at line 289 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0f4f331185afea92b5efb19347c02fec}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIM\_\-BITOFFSET@{SPI\_\-RORIM\_\-BITOFFSET}}
\index{SPI\_\-RORIM\_\-BITOFFSET@{SPI\_\-RORIM\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIM\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIM\_\-BITOFFSET~0}}
\label{a00573_a0f4f331185afea92b5efb19347c02fec}


Definition at line 287 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0ffce744f6e410787ca6b112cc33a630}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIM\_\-INIT@{SPI\_\-RORIM\_\-INIT}}
\index{SPI\_\-RORIM\_\-INIT@{SPI\_\-RORIM\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIM\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIM\_\-INIT~0x0}}
\label{a00573_a0ffce744f6e410787ca6b112cc33a630}


Definition at line 290 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a495f3db6f3a59bfa4e33a6a8778c19de}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORIM\_\-OFFSETADDRESS@{SPI\_\-RORIM\_\-OFFSETADDRESS}}
\index{SPI\_\-RORIM\_\-OFFSETADDRESS@{SPI\_\-RORIM\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORIM\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORIM\_\-OFFSETADDRESS~SPI\_\-SPIMSC\_\-OFFSETADDRESS}}
\label{a00573_a495f3db6f3a59bfa4e33a6a8778c19de}


Definition at line 286 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a32770f6db6a124288ea37856d841f1eb}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORMIS\_\-BITFIELDSIZE@{SPI\_\-RORMIS\_\-BITFIELDSIZE}}
\index{SPI\_\-RORMIS\_\-BITFIELDSIZE@{SPI\_\-RORMIS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORMIS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORMIS\_\-BITFIELDSIZE~1}}
\label{a00573_a32770f6db6a124288ea37856d841f1eb}


Definition at line 334 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a66a4611e83d7a271912739d842e9491c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORMIS\_\-BITMASK@{SPI\_\-RORMIS\_\-BITMASK}}
\index{SPI\_\-RORMIS\_\-BITMASK@{SPI\_\-RORMIS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORMIS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORMIS\_\-BITMASK~0x00000001}}
\label{a00573_a66a4611e83d7a271912739d842e9491c}


Definition at line 335 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a391c430412c0b002a26b239a9f74bfa5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORMIS\_\-BITOFFSET@{SPI\_\-RORMIS\_\-BITOFFSET}}
\index{SPI\_\-RORMIS\_\-BITOFFSET@{SPI\_\-RORMIS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORMIS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORMIS\_\-BITOFFSET~0}}
\label{a00573_a391c430412c0b002a26b239a9f74bfa5}


Definition at line 333 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad2ef79be1d9b4b9ea49852361084b6fd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORMIS\_\-INIT@{SPI\_\-RORMIS\_\-INIT}}
\index{SPI\_\-RORMIS\_\-INIT@{SPI\_\-RORMIS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORMIS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORMIS\_\-INIT~0x0}}
\label{a00573_ad2ef79be1d9b4b9ea49852361084b6fd}


Definition at line 336 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_adc9c3419ae723ecdf769ddd6d18cfb6c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RORMIS\_\-OFFSETADDRESS@{SPI\_\-RORMIS\_\-OFFSETADDRESS}}
\index{SPI\_\-RORMIS\_\-OFFSETADDRESS@{SPI\_\-RORMIS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RORMIS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RORMIS\_\-OFFSETADDRESS~SPI\_\-SPIMIS\_\-OFFSETADDRESS}}
\label{a00573_adc9c3419ae723ecdf769ddd6d18cfb6c}


Definition at line 332 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aab6fa54aaf63d9dc65666692e91348f9}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIC\_\-BITFIELDSIZE@{SPI\_\-RTIC\_\-BITFIELDSIZE}}
\index{SPI\_\-RTIC\_\-BITFIELDSIZE@{SPI\_\-RTIC\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIC\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIC\_\-BITFIELDSIZE~1}}
\label{a00573_aab6fa54aaf63d9dc65666692e91348f9}


Definition at line 353 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a2807b2e4ea98c1ab83dcd2730a635531}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIC\_\-BITMASK@{SPI\_\-RTIC\_\-BITMASK}}
\index{SPI\_\-RTIC\_\-BITMASK@{SPI\_\-RTIC\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIC\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIC\_\-BITMASK~0x00000002}}
\label{a00573_a2807b2e4ea98c1ab83dcd2730a635531}


Definition at line 354 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad4ff566b6cecfc9973238637da78fe52}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIC\_\-BITOFFSET@{SPI\_\-RTIC\_\-BITOFFSET}}
\index{SPI\_\-RTIC\_\-BITOFFSET@{SPI\_\-RTIC\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIC\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIC\_\-BITOFFSET~1}}
\label{a00573_ad4ff566b6cecfc9973238637da78fe52}


Definition at line 352 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abab0e0a8f14a20e6339b64ae18ea5f53}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIC\_\-INIT@{SPI\_\-RTIC\_\-INIT}}
\index{SPI\_\-RTIC\_\-INIT@{SPI\_\-RTIC\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIC\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIC\_\-INIT~0x0}}
\label{a00573_abab0e0a8f14a20e6339b64ae18ea5f53}


Definition at line 355 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7d47b349a24ce05c845fb04cc2cc2308}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIC\_\-OFFSETADDRESS@{SPI\_\-RTIC\_\-OFFSETADDRESS}}
\index{SPI\_\-RTIC\_\-OFFSETADDRESS@{SPI\_\-RTIC\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIC\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIC\_\-OFFSETADDRESS~SPI\_\-SPIICR\_\-OFFSETADDRESS}}
\label{a00573_a7d47b349a24ce05c845fb04cc2cc2308}


Definition at line 351 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_adfad177bc729a0975fdb631ae02af240}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIM\_\-BITFIELDSIZE@{SPI\_\-RTIM\_\-BITFIELDSIZE}}
\index{SPI\_\-RTIM\_\-BITFIELDSIZE@{SPI\_\-RTIM\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIM\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIM\_\-BITFIELDSIZE~1}}
\label{a00573_adfad177bc729a0975fdb631ae02af240}


Definition at line 279 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a226360e8192363369a8ad546547f9a1f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIM\_\-BITMASK@{SPI\_\-RTIM\_\-BITMASK}}
\index{SPI\_\-RTIM\_\-BITMASK@{SPI\_\-RTIM\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIM\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIM\_\-BITMASK~0x00000002}}
\label{a00573_a226360e8192363369a8ad546547f9a1f}


Definition at line 280 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7f4d8d63d09526adbda13a3bf76a10ec}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIM\_\-BITOFFSET@{SPI\_\-RTIM\_\-BITOFFSET}}
\index{SPI\_\-RTIM\_\-BITOFFSET@{SPI\_\-RTIM\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIM\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIM\_\-BITOFFSET~1}}
\label{a00573_a7f4d8d63d09526adbda13a3bf76a10ec}


Definition at line 278 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a92d40cfc57918105d17238c10b8e492e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIM\_\-INIT@{SPI\_\-RTIM\_\-INIT}}
\index{SPI\_\-RTIM\_\-INIT@{SPI\_\-RTIM\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIM\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIM\_\-INIT~0x0}}
\label{a00573_a92d40cfc57918105d17238c10b8e492e}


Definition at line 281 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4deec936b62e0546923d51a33a47ce31}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTIM\_\-OFFSETADDRESS@{SPI\_\-RTIM\_\-OFFSETADDRESS}}
\index{SPI\_\-RTIM\_\-OFFSETADDRESS@{SPI\_\-RTIM\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTIM\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTIM\_\-OFFSETADDRESS~SPI\_\-SPIMSC\_\-OFFSETADDRESS}}
\label{a00573_a4deec936b62e0546923d51a33a47ce31}


Definition at line 277 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5f955c5f3c09ec35af280ac192a5925a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTMIS\_\-BITFIELDSIZE@{SPI\_\-RTMIS\_\-BITFIELDSIZE}}
\index{SPI\_\-RTMIS\_\-BITFIELDSIZE@{SPI\_\-RTMIS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTMIS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTMIS\_\-BITFIELDSIZE~1}}
\label{a00573_a5f955c5f3c09ec35af280ac192a5925a}


Definition at line 325 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afdd65a70f35d843a6fbfa6bf8c1895f4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTMIS\_\-BITMASK@{SPI\_\-RTMIS\_\-BITMASK}}
\index{SPI\_\-RTMIS\_\-BITMASK@{SPI\_\-RTMIS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTMIS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTMIS\_\-BITMASK~0x00000002}}
\label{a00573_afdd65a70f35d843a6fbfa6bf8c1895f4}


Definition at line 326 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a405ac4f8c1a2839580c374beb3ee0a61}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTMIS\_\-BITOFFSET@{SPI\_\-RTMIS\_\-BITOFFSET}}
\index{SPI\_\-RTMIS\_\-BITOFFSET@{SPI\_\-RTMIS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTMIS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTMIS\_\-BITOFFSET~1}}
\label{a00573_a405ac4f8c1a2839580c374beb3ee0a61}


Definition at line 324 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a476f42f80088901623eb6d094aa81ffd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTMIS\_\-INIT@{SPI\_\-RTMIS\_\-INIT}}
\index{SPI\_\-RTMIS\_\-INIT@{SPI\_\-RTMIS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTMIS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTMIS\_\-INIT~0x0}}
\label{a00573_a476f42f80088901623eb6d094aa81ffd}


Definition at line 327 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a15ef02cf82b573bd110bbbbf13039f53}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RTMIS\_\-OFFSETADDRESS@{SPI\_\-RTMIS\_\-OFFSETADDRESS}}
\index{SPI\_\-RTMIS\_\-OFFSETADDRESS@{SPI\_\-RTMIS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RTMIS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RTMIS\_\-OFFSETADDRESS~SPI\_\-SPIMIS\_\-OFFSETADDRESS}}
\label{a00573_a15ef02cf82b573bd110bbbbf13039f53}


Definition at line 323 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a9076b370ba9d8d252f666cfdbe258d84}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXDMAE\_\-BITFIELDSIZE@{SPI\_\-RXDMAE\_\-BITFIELDSIZE}}
\index{SPI\_\-RXDMAE\_\-BITFIELDSIZE@{SPI\_\-RXDMAE\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXDMAE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXDMAE\_\-BITFIELDSIZE~1}}
\label{a00573_a9076b370ba9d8d252f666cfdbe258d84}


Definition at line 390 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab26e5074c50fb60c7a15bf63a549956f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXDMAE\_\-BITMASK@{SPI\_\-RXDMAE\_\-BITMASK}}
\index{SPI\_\-RXDMAE\_\-BITMASK@{SPI\_\-RXDMAE\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXDMAE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXDMAE\_\-BITMASK~0x00000001}}
\label{a00573_ab26e5074c50fb60c7a15bf63a549956f}


Definition at line 391 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a6cd5ac85e28ff2fa0511ce564ed4dc6e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXDMAE\_\-BITOFFSET@{SPI\_\-RXDMAE\_\-BITOFFSET}}
\index{SPI\_\-RXDMAE\_\-BITOFFSET@{SPI\_\-RXDMAE\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXDMAE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXDMAE\_\-BITOFFSET~0}}
\label{a00573_a6cd5ac85e28ff2fa0511ce564ed4dc6e}


Definition at line 389 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a52da47e7cb15211b390c39f07f49f015}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXDMAE\_\-INIT@{SPI\_\-RXDMAE\_\-INIT}}
\index{SPI\_\-RXDMAE\_\-INIT@{SPI\_\-RXDMAE\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXDMAE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXDMAE\_\-INIT~0x0}}
\label{a00573_a52da47e7cb15211b390c39f07f49f015}


Definition at line 392 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5aa989278ecd25795173121768aca2c7}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXDMAE\_\-OFFSETADDRESS@{SPI\_\-RXDMAE\_\-OFFSETADDRESS}}
\index{SPI\_\-RXDMAE\_\-OFFSETADDRESS@{SPI\_\-RXDMAE\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXDMAE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXDMAE\_\-OFFSETADDRESS~SPI\_\-SPIDMACR\_\-OFFSETADDRESS}}
\label{a00573_a5aa989278ecd25795173121768aca2c7}


Definition at line 388 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0d0458bc756d44abf421f862a30dfbc0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXIM\_\-BITFIELDSIZE@{SPI\_\-RXIM\_\-BITFIELDSIZE}}
\index{SPI\_\-RXIM\_\-BITFIELDSIZE@{SPI\_\-RXIM\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXIM\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXIM\_\-BITFIELDSIZE~1}}
\label{a00573_a0d0458bc756d44abf421f862a30dfbc0}


Definition at line 270 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abf50f598d6e33ead7b7cdfdb129126c6}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXIM\_\-BITMASK@{SPI\_\-RXIM\_\-BITMASK}}
\index{SPI\_\-RXIM\_\-BITMASK@{SPI\_\-RXIM\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXIM\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXIM\_\-BITMASK~0x00000004}}
\label{a00573_abf50f598d6e33ead7b7cdfdb129126c6}


Definition at line 271 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a2438f86c5b0aae511656af7fe0954d09}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXIM\_\-BITOFFSET@{SPI\_\-RXIM\_\-BITOFFSET}}
\index{SPI\_\-RXIM\_\-BITOFFSET@{SPI\_\-RXIM\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXIM\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXIM\_\-BITOFFSET~2}}
\label{a00573_a2438f86c5b0aae511656af7fe0954d09}


Definition at line 269 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af1dfc6d82796f4c6362c43c744463fb3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXIM\_\-INIT@{SPI\_\-RXIM\_\-INIT}}
\index{SPI\_\-RXIM\_\-INIT@{SPI\_\-RXIM\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXIM\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXIM\_\-INIT~0x0}}
\label{a00573_af1dfc6d82796f4c6362c43c744463fb3}


Definition at line 272 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7247b90c01473a83bcb870f788b20428}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXIM\_\-OFFSETADDRESS@{SPI\_\-RXIM\_\-OFFSETADDRESS}}
\index{SPI\_\-RXIM\_\-OFFSETADDRESS@{SPI\_\-RXIM\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXIM\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXIM\_\-OFFSETADDRESS~SPI\_\-SPIMSC\_\-OFFSETADDRESS}}
\label{a00573_a7247b90c01473a83bcb870f788b20428}


Definition at line 268 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad2ba92c55a5196b711026de3cc6e255b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXMIS\_\-BITFIELDSIZE@{SPI\_\-RXMIS\_\-BITFIELDSIZE}}
\index{SPI\_\-RXMIS\_\-BITFIELDSIZE@{SPI\_\-RXMIS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXMIS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXMIS\_\-BITFIELDSIZE~1}}
\label{a00573_ad2ba92c55a5196b711026de3cc6e255b}


Definition at line 316 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a6703bc849f39949115183c767fd530d9}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXMIS\_\-BITMASK@{SPI\_\-RXMIS\_\-BITMASK}}
\index{SPI\_\-RXMIS\_\-BITMASK@{SPI\_\-RXMIS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXMIS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXMIS\_\-BITMASK~0x00000004}}
\label{a00573_a6703bc849f39949115183c767fd530d9}


Definition at line 317 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab2bf8ffb23b2c1e5c63dd61e90152a6e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXMIS\_\-BITOFFSET@{SPI\_\-RXMIS\_\-BITOFFSET}}
\index{SPI\_\-RXMIS\_\-BITOFFSET@{SPI\_\-RXMIS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXMIS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXMIS\_\-BITOFFSET~2}}
\label{a00573_ab2bf8ffb23b2c1e5c63dd61e90152a6e}


Definition at line 315 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0eb9ab11b19ad887df985c8b96cd2d4d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXMIS\_\-INIT@{SPI\_\-RXMIS\_\-INIT}}
\index{SPI\_\-RXMIS\_\-INIT@{SPI\_\-RXMIS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXMIS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXMIS\_\-INIT~0x0}}
\label{a00573_a0eb9ab11b19ad887df985c8b96cd2d4d}


Definition at line 318 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a27dfb6ca9f79deb890863d46a3a51b8f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-RXMIS\_\-OFFSETADDRESS@{SPI\_\-RXMIS\_\-OFFSETADDRESS}}
\index{SPI\_\-RXMIS\_\-OFFSETADDRESS@{SPI\_\-RXMIS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-RXMIS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-RXMIS\_\-OFFSETADDRESS~SPI\_\-SPIMIS\_\-OFFSETADDRESS}}
\label{a00573_a27dfb6ca9f79deb890863d46a3a51b8f}


Definition at line 314 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a618929caf3a02fac794ddcdda362078f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SCR\_\-BITFIELDSIZE@{SPI\_\-SCR\_\-BITFIELDSIZE}}
\index{SPI\_\-SCR\_\-BITFIELDSIZE@{SPI\_\-SCR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SCR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SCR\_\-BITFIELDSIZE~8}}
\label{a00573_a618929caf3a02fac794ddcdda362078f}


Definition at line 67 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a3bfd772fdcc3bc01e79701d5bfe75d59}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SCR\_\-BITMASK@{SPI\_\-SCR\_\-BITMASK}}
\index{SPI\_\-SCR\_\-BITMASK@{SPI\_\-SCR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SCR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SCR\_\-BITMASK~0x0000ff00}}
\label{a00573_a3bfd772fdcc3bc01e79701d5bfe75d59}


Definition at line 68 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad72d2de8f2f7eba1a9dd20711243d5d3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SCR\_\-BITOFFSET@{SPI\_\-SCR\_\-BITOFFSET}}
\index{SPI\_\-SCR\_\-BITOFFSET@{SPI\_\-SCR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SCR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SCR\_\-BITOFFSET~8}}
\label{a00573_ad72d2de8f2f7eba1a9dd20711243d5d3}


Definition at line 66 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a960fc9adfb8e83c5541a9ed076d5a5f0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SCR\_\-INIT@{SPI\_\-SCR\_\-INIT}}
\index{SPI\_\-SCR\_\-INIT@{SPI\_\-SCR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SCR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SCR\_\-INIT~0x0}}
\label{a00573_a960fc9adfb8e83c5541a9ed076d5a5f0}


Definition at line 69 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a470e780a538c1454dd736ac01cf610bc}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SCR\_\-OFFSETADDRESS@{SPI\_\-SCR\_\-OFFSETADDRESS}}
\index{SPI\_\-SCR\_\-OFFSETADDRESS@{SPI\_\-SCR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SCR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SCR\_\-OFFSETADDRESS~SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\label{a00573_a470e780a538c1454dd736ac01cf610bc}


Definition at line 65 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af0423b1aac41b57d501f48c72eabb6b9}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SOD\_\-BITFIELDSIZE@{SPI\_\-SOD\_\-BITFIELDSIZE}}
\index{SPI\_\-SOD\_\-BITFIELDSIZE@{SPI\_\-SOD\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SOD\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SOD\_\-BITFIELDSIZE~1}}
\label{a00573_af0423b1aac41b57d501f48c72eabb6b9}


Definition at line 122 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5763ac2483593d523010c18a2a795b10}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SOD\_\-BITMASK@{SPI\_\-SOD\_\-BITMASK}}
\index{SPI\_\-SOD\_\-BITMASK@{SPI\_\-SOD\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SOD\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SOD\_\-BITMASK~0x00000008}}
\label{a00573_a5763ac2483593d523010c18a2a795b10}


Definition at line 123 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a0e65fcf38c1b5c01e2fe4e55f38afe1e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SOD\_\-BITOFFSET@{SPI\_\-SOD\_\-BITOFFSET}}
\index{SPI\_\-SOD\_\-BITOFFSET@{SPI\_\-SOD\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SOD\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SOD\_\-BITOFFSET~3}}
\label{a00573_a0e65fcf38c1b5c01e2fe4e55f38afe1e}


Definition at line 121 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ae1877c1d12ba35a6eec07a335b270da2}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SOD\_\-INIT@{SPI\_\-SOD\_\-INIT}}
\index{SPI\_\-SOD\_\-INIT@{SPI\_\-SOD\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SOD\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SOD\_\-INIT~0x0}}
\label{a00573_ae1877c1d12ba35a6eec07a335b270da2}


Definition at line 124 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4eab66b23191611aff0e83e2fbe675fd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SOD\_\-OFFSETADDRESS@{SPI\_\-SOD\_\-OFFSETADDRESS}}
\index{SPI\_\-SOD\_\-OFFSETADDRESS@{SPI\_\-SOD\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SOD\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SOD\_\-OFFSETADDRESS~SPI\_\-SPICR1\_\-OFFSETADDRESS}}
\label{a00573_a4eab66b23191611aff0e83e2fbe675fd}


Definition at line 120 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a3f91a0357ac087d592b9bc795d07fb99}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPH\_\-BITFIELDSIZE@{SPI\_\-SPH\_\-BITFIELDSIZE}}
\index{SPI\_\-SPH\_\-BITFIELDSIZE@{SPI\_\-SPH\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPH\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPH\_\-BITFIELDSIZE~1}}
\label{a00573_a3f91a0357ac087d592b9bc795d07fb99}


Definition at line 76 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad89722a0f921d33192794b846a42448d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPH\_\-BITMASK@{SPI\_\-SPH\_\-BITMASK}}
\index{SPI\_\-SPH\_\-BITMASK@{SPI\_\-SPH\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPH\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPH\_\-BITMASK~0x00000080}}
\label{a00573_ad89722a0f921d33192794b846a42448d}


Definition at line 77 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a029a19f64a485ace0d83faf36ef2166e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPH\_\-BITOFFSET@{SPI\_\-SPH\_\-BITOFFSET}}
\index{SPI\_\-SPH\_\-BITOFFSET@{SPI\_\-SPH\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPH\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPH\_\-BITOFFSET~7}}
\label{a00573_a029a19f64a485ace0d83faf36ef2166e}


Definition at line 75 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a8829e8547ceb20ef14e7c8264985f681}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPH\_\-INIT@{SPI\_\-SPH\_\-INIT}}
\index{SPI\_\-SPH\_\-INIT@{SPI\_\-SPH\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPH\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPH\_\-INIT~0x0}}
\label{a00573_a8829e8547ceb20ef14e7c8264985f681}


Definition at line 78 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a3d03a24de66d9d7c1a2c2a3e8a8c51a2}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPH\_\-OFFSETADDRESS@{SPI\_\-SPH\_\-OFFSETADDRESS}}
\index{SPI\_\-SPH\_\-OFFSETADDRESS@{SPI\_\-SPH\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPH\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPH\_\-OFFSETADDRESS~SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\label{a00573_a3d03a24de66d9d7c1a2c2a3e8a8c51a2}


Definition at line 74 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ae54bc3c0dfcbd07df233cd16f9a358d9}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICPSR\_\-BITFIELDSIZE@{SPI\_\-SPICPSR\_\-BITFIELDSIZE}}
\index{SPI\_\-SPICPSR\_\-BITFIELDSIZE@{SPI\_\-SPICPSR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICPSR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICPSR\_\-BITFIELDSIZE~32}}
\label{a00573_ae54bc3c0dfcbd07df233cd16f9a358d9}


Definition at line 233 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab8f38409540b7c2942c7cace1662d743}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICPSR\_\-BITMASK@{SPI\_\-SPICPSR\_\-BITMASK}}
\index{SPI\_\-SPICPSR\_\-BITMASK@{SPI\_\-SPICPSR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICPSR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICPSR\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_ab8f38409540b7c2942c7cace1662d743}


Definition at line 234 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a8c6cc390e6f90292495052f014b67c5c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICPSR\_\-BITOFFSET@{SPI\_\-SPICPSR\_\-BITOFFSET}}
\index{SPI\_\-SPICPSR\_\-BITOFFSET@{SPI\_\-SPICPSR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICPSR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICPSR\_\-BITOFFSET~0}}
\label{a00573_a8c6cc390e6f90292495052f014b67c5c}


Definition at line 232 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a58071373b955cac6e5ec266d74a1a5f0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICPSR\_\-INIT@{SPI\_\-SPICPSR\_\-INIT}}
\index{SPI\_\-SPICPSR\_\-INIT@{SPI\_\-SPICPSR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICPSR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICPSR\_\-INIT~0x00000000}}
\label{a00573_a58071373b955cac6e5ec266d74a1a5f0}


Definition at line 235 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a32969f7dce71cf4e13f020e7b349b4d8}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICPSR\_\-OFFSETADDRESS@{SPI\_\-SPICPSR\_\-OFFSETADDRESS}}
\index{SPI\_\-SPICPSR\_\-OFFSETADDRESS@{SPI\_\-SPICPSR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICPSR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICPSR\_\-OFFSETADDRESS~0x00000010}}
\label{a00573_a32969f7dce71cf4e13f020e7b349b4d8}


Definition at line 231 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab7d428619c0ccdc3925ad97544a53bdf}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR0\_\-BITFIELDSIZE@{SPI\_\-SPICR0\_\-BITFIELDSIZE}}
\index{SPI\_\-SPICR0\_\-BITFIELDSIZE@{SPI\_\-SPICR0\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR0\_\-BITFIELDSIZE~32}}
\label{a00573_ab7d428619c0ccdc3925ad97544a53bdf}


Definition at line 58 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ae23457b72791ce11590a9508deb50279}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR0\_\-BITMASK@{SPI\_\-SPICR0\_\-BITMASK}}
\index{SPI\_\-SPICR0\_\-BITMASK@{SPI\_\-SPICR0\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR0\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_ae23457b72791ce11590a9508deb50279}


Definition at line 59 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a9cacf32f81824e9d822bb3390aa19a0f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR0\_\-BITOFFSET@{SPI\_\-SPICR0\_\-BITOFFSET}}
\index{SPI\_\-SPICR0\_\-BITOFFSET@{SPI\_\-SPICR0\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR0\_\-BITOFFSET~0}}
\label{a00573_a9cacf32f81824e9d822bb3390aa19a0f}


Definition at line 57 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a9bc418fd6f049519c12a9ca025a7e1e4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR0\_\-INIT@{SPI\_\-SPICR0\_\-INIT}}
\index{SPI\_\-SPICR0\_\-INIT@{SPI\_\-SPICR0\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR0\_\-INIT~0x00000000}}
\label{a00573_a9bc418fd6f049519c12a9ca025a7e1e4}


Definition at line 60 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ae87c9ffa29bfbf61db94992470165ed3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR0\_\-OFFSETADDRESS@{SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\index{SPI\_\-SPICR0\_\-OFFSETADDRESS@{SPI\_\-SPICR0\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR0\_\-OFFSETADDRESS~0x00000000}}
\label{a00573_ae87c9ffa29bfbf61db94992470165ed3}


Definition at line 56 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab9bda7bb0b78bd515dbdc5f49e015210}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR1\_\-BITFIELDSIZE@{SPI\_\-SPICR1\_\-BITFIELDSIZE}}
\index{SPI\_\-SPICR1\_\-BITFIELDSIZE@{SPI\_\-SPICR1\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR1\_\-BITFIELDSIZE~32}}
\label{a00573_ab9bda7bb0b78bd515dbdc5f49e015210}


Definition at line 113 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a019a124d27363e54242e4e1e62f79898}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR1\_\-BITMASK@{SPI\_\-SPICR1\_\-BITMASK}}
\index{SPI\_\-SPICR1\_\-BITMASK@{SPI\_\-SPICR1\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR1\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a019a124d27363e54242e4e1e62f79898}


Definition at line 114 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab3ea9b0cfed75365cdd9580cf5b1a819}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR1\_\-BITOFFSET@{SPI\_\-SPICR1\_\-BITOFFSET}}
\index{SPI\_\-SPICR1\_\-BITOFFSET@{SPI\_\-SPICR1\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR1\_\-BITOFFSET~0}}
\label{a00573_ab3ea9b0cfed75365cdd9580cf5b1a819}


Definition at line 112 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a79d063e4103aa31c0352e5b7d4d25377}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR1\_\-INIT@{SPI\_\-SPICR1\_\-INIT}}
\index{SPI\_\-SPICR1\_\-INIT@{SPI\_\-SPICR1\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR1\_\-INIT~0x00000000}}
\label{a00573_a79d063e4103aa31c0352e5b7d4d25377}


Definition at line 115 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7c60d3ea4950f6026e1fa45d0541914e}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPICR1\_\-OFFSETADDRESS@{SPI\_\-SPICR1\_\-OFFSETADDRESS}}
\index{SPI\_\-SPICR1\_\-OFFSETADDRESS@{SPI\_\-SPICR1\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPICR1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPICR1\_\-OFFSETADDRESS~0x00000004}}
\label{a00573_a7c60d3ea4950f6026e1fa45d0541914e}


Definition at line 111 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afc70c82bcc821825a2cd32afc693662b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDMACR\_\-BITFIELDSIZE@{SPI\_\-SPIDMACR\_\-BITFIELDSIZE}}
\index{SPI\_\-SPIDMACR\_\-BITFIELDSIZE@{SPI\_\-SPIDMACR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDMACR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDMACR\_\-BITFIELDSIZE~32}}
\label{a00573_afc70c82bcc821825a2cd32afc693662b}


Definition at line 372 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a789032b814d4af832650941924986c0d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDMACR\_\-BITMASK@{SPI\_\-SPIDMACR\_\-BITMASK}}
\index{SPI\_\-SPIDMACR\_\-BITMASK@{SPI\_\-SPIDMACR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDMACR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDMACR\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a789032b814d4af832650941924986c0d}


Definition at line 373 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a883a47cfddaef8cb0a07d13ee6c9c3d2}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDMACR\_\-BITOFFSET@{SPI\_\-SPIDMACR\_\-BITOFFSET}}
\index{SPI\_\-SPIDMACR\_\-BITOFFSET@{SPI\_\-SPIDMACR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDMACR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDMACR\_\-BITOFFSET~0}}
\label{a00573_a883a47cfddaef8cb0a07d13ee6c9c3d2}


Definition at line 371 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a93c159ed0b647aa50646fc96e01698ea}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDMACR\_\-INIT@{SPI\_\-SPIDMACR\_\-INIT}}
\index{SPI\_\-SPIDMACR\_\-INIT@{SPI\_\-SPIDMACR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDMACR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDMACR\_\-INIT~0x00000000}}
\label{a00573_a93c159ed0b647aa50646fc96e01698ea}


Definition at line 374 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a98d31fef51cbbd7c7f15228b340f339b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDMACR\_\-OFFSETADDRESS@{SPI\_\-SPIDMACR\_\-OFFSETADDRESS}}
\index{SPI\_\-SPIDMACR\_\-OFFSETADDRESS@{SPI\_\-SPIDMACR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDMACR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDMACR\_\-OFFSETADDRESS~0x00000024}}
\label{a00573_a98d31fef51cbbd7c7f15228b340f339b}


Definition at line 370 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5450afb7342d269a595c7b6eaea9a9e3}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDR\_\-BITFIELDSIZE@{SPI\_\-SPIDR\_\-BITFIELDSIZE}}
\index{SPI\_\-SPIDR\_\-BITFIELDSIZE@{SPI\_\-SPIDR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDR\_\-BITFIELDSIZE~32}}
\label{a00573_a5450afb7342d269a595c7b6eaea9a9e3}


Definition at line 159 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5abaa540effda73cde59e303cc5d6993}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDR\_\-BITMASK@{SPI\_\-SPIDR\_\-BITMASK}}
\index{SPI\_\-SPIDR\_\-BITMASK@{SPI\_\-SPIDR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDR\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a5abaa540effda73cde59e303cc5d6993}


Definition at line 160 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a3ab67f6ddbb675849cde7f8cc3d2b960}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDR\_\-BITOFFSET@{SPI\_\-SPIDR\_\-BITOFFSET}}
\index{SPI\_\-SPIDR\_\-BITOFFSET@{SPI\_\-SPIDR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDR\_\-BITOFFSET~0}}
\label{a00573_a3ab67f6ddbb675849cde7f8cc3d2b960}


Definition at line 158 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a8322bb1b9452e342f783c0b18e0f19f9}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDR\_\-INIT@{SPI\_\-SPIDR\_\-INIT}}
\index{SPI\_\-SPIDR\_\-INIT@{SPI\_\-SPIDR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDR\_\-INIT~0x00000000}}
\label{a00573_a8322bb1b9452e342f783c0b18e0f19f9}


Definition at line 161 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad2c6e72df96595c66cc94c12eab6f471}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIDR\_\-OFFSETADDRESS@{SPI\_\-SPIDR\_\-OFFSETADDRESS}}
\index{SPI\_\-SPIDR\_\-OFFSETADDRESS@{SPI\_\-SPIDR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIDR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIDR\_\-OFFSETADDRESS~0x00000008}}
\label{a00573_ad2c6e72df96595c66cc94c12eab6f471}


Definition at line 157 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af27f74f7bbce2e5b786afce1d14669e0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIICR\_\-BITFIELDSIZE@{SPI\_\-SPIICR\_\-BITFIELDSIZE}}
\index{SPI\_\-SPIICR\_\-BITFIELDSIZE@{SPI\_\-SPIICR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIICR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIICR\_\-BITFIELDSIZE~32}}
\label{a00573_af27f74f7bbce2e5b786afce1d14669e0}


Definition at line 344 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7c2ace4513b174b3e4a15d14046ed8aa}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIICR\_\-BITMASK@{SPI\_\-SPIICR\_\-BITMASK}}
\index{SPI\_\-SPIICR\_\-BITMASK@{SPI\_\-SPIICR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIICR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIICR\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a7c2ace4513b174b3e4a15d14046ed8aa}


Definition at line 345 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a38d9e4e3e205e09352e0222f2e3ddb6a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIICR\_\-BITOFFSET@{SPI\_\-SPIICR\_\-BITOFFSET}}
\index{SPI\_\-SPIICR\_\-BITOFFSET@{SPI\_\-SPIICR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIICR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIICR\_\-BITOFFSET~0}}
\label{a00573_a38d9e4e3e205e09352e0222f2e3ddb6a}


Definition at line 343 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a87eb23dc6c5cb884d038ba6da298457f}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIICR\_\-INIT@{SPI\_\-SPIICR\_\-INIT}}
\index{SPI\_\-SPIICR\_\-INIT@{SPI\_\-SPIICR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIICR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIICR\_\-INIT~0x00000000}}
\label{a00573_a87eb23dc6c5cb884d038ba6da298457f}


Definition at line 346 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a356267879c0295e9ef1f74dc838c8d32}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIICR\_\-OFFSETADDRESS@{SPI\_\-SPIICR\_\-OFFSETADDRESS}}
\index{SPI\_\-SPIICR\_\-OFFSETADDRESS@{SPI\_\-SPIICR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIICR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIICR\_\-OFFSETADDRESS~0x00000020}}
\label{a00573_a356267879c0295e9ef1f74dc838c8d32}


Definition at line 342 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af362e131cb4eb93e36eb27ff5c7c319b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMIS\_\-BITFIELDSIZE@{SPI\_\-SPIMIS\_\-BITFIELDSIZE}}
\index{SPI\_\-SPIMIS\_\-BITFIELDSIZE@{SPI\_\-SPIMIS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMIS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMIS\_\-BITFIELDSIZE~32}}
\label{a00573_af362e131cb4eb93e36eb27ff5c7c319b}


Definition at line 298 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a24a2e0fa5878b0c6949ad82bb66a7992}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMIS\_\-BITMASK@{SPI\_\-SPIMIS\_\-BITMASK}}
\index{SPI\_\-SPIMIS\_\-BITMASK@{SPI\_\-SPIMIS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMIS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMIS\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a24a2e0fa5878b0c6949ad82bb66a7992}


Definition at line 299 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abbf262ace71c155ba67496acc7dd735a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMIS\_\-BITOFFSET@{SPI\_\-SPIMIS\_\-BITOFFSET}}
\index{SPI\_\-SPIMIS\_\-BITOFFSET@{SPI\_\-SPIMIS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMIS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMIS\_\-BITOFFSET~0}}
\label{a00573_abbf262ace71c155ba67496acc7dd735a}


Definition at line 297 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ace9032ae14156b64859571b63c291893}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMIS\_\-INIT@{SPI\_\-SPIMIS\_\-INIT}}
\index{SPI\_\-SPIMIS\_\-INIT@{SPI\_\-SPIMIS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMIS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMIS\_\-INIT~0x00000000}}
\label{a00573_ace9032ae14156b64859571b63c291893}


Definition at line 300 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_adc1d8bcb31e8c25fd6524d7cebb6ed75}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMIS\_\-OFFSETADDRESS@{SPI\_\-SPIMIS\_\-OFFSETADDRESS}}
\index{SPI\_\-SPIMIS\_\-OFFSETADDRESS@{SPI\_\-SPIMIS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMIS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMIS\_\-OFFSETADDRESS~0x0000001c}}
\label{a00573_adc1d8bcb31e8c25fd6524d7cebb6ed75}


Definition at line 296 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7620e344b82fff7dd11e3c08ef9eed9a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMSC\_\-BITFIELDSIZE@{SPI\_\-SPIMSC\_\-BITFIELDSIZE}}
\index{SPI\_\-SPIMSC\_\-BITFIELDSIZE@{SPI\_\-SPIMSC\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMSC\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMSC\_\-BITFIELDSIZE~32}}
\label{a00573_a7620e344b82fff7dd11e3c08ef9eed9a}


Definition at line 252 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a5106adffe460f2f6e0ec5f85f7893454}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMSC\_\-BITMASK@{SPI\_\-SPIMSC\_\-BITMASK}}
\index{SPI\_\-SPIMSC\_\-BITMASK@{SPI\_\-SPIMSC\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMSC\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMSC\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a5106adffe460f2f6e0ec5f85f7893454}


Definition at line 253 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad251acb591ab595a7e8ba50da83394bf}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMSC\_\-BITOFFSET@{SPI\_\-SPIMSC\_\-BITOFFSET}}
\index{SPI\_\-SPIMSC\_\-BITOFFSET@{SPI\_\-SPIMSC\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMSC\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMSC\_\-BITOFFSET~0}}
\label{a00573_ad251acb591ab595a7e8ba50da83394bf}


Definition at line 251 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af10e91d323a47ea13abc64af035691ac}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMSC\_\-INIT@{SPI\_\-SPIMSC\_\-INIT}}
\index{SPI\_\-SPIMSC\_\-INIT@{SPI\_\-SPIMSC\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMSC\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMSC\_\-INIT~0x00000000}}
\label{a00573_af10e91d323a47ea13abc64af035691ac}


Definition at line 254 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a18b229ab4c2e569746670650be4cf72a}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPIMSC\_\-OFFSETADDRESS@{SPI\_\-SPIMSC\_\-OFFSETADDRESS}}
\index{SPI\_\-SPIMSC\_\-OFFSETADDRESS@{SPI\_\-SPIMSC\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPIMSC\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPIMSC\_\-OFFSETADDRESS~0x00000014}}
\label{a00573_a18b229ab4c2e569746670650be4cf72a}


Definition at line 250 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a14002a8968e489d283279b1ac1d602d5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPISR\_\-BITFIELDSIZE@{SPI\_\-SPISR\_\-BITFIELDSIZE}}
\index{SPI\_\-SPISR\_\-BITFIELDSIZE@{SPI\_\-SPISR\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPISR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPISR\_\-BITFIELDSIZE~32}}
\label{a00573_a14002a8968e489d283279b1ac1d602d5}


Definition at line 178 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a1028f570efd47ca92d4164ff1d6217ab}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPISR\_\-BITMASK@{SPI\_\-SPISR\_\-BITMASK}}
\index{SPI\_\-SPISR\_\-BITMASK@{SPI\_\-SPISR\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPISR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPISR\_\-BITMASK~0xFFFFFFFF}}
\label{a00573_a1028f570efd47ca92d4164ff1d6217ab}


Definition at line 179 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a383ac627129114ff62c14f496d720d80}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPISR\_\-BITOFFSET@{SPI\_\-SPISR\_\-BITOFFSET}}
\index{SPI\_\-SPISR\_\-BITOFFSET@{SPI\_\-SPISR\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPISR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPISR\_\-BITOFFSET~0}}
\label{a00573_a383ac627129114ff62c14f496d720d80}


Definition at line 177 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ac61b96b3b08a4cd275553b624848060c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPISR\_\-INIT@{SPI\_\-SPISR\_\-INIT}}
\index{SPI\_\-SPISR\_\-INIT@{SPI\_\-SPISR\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPISR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPISR\_\-INIT~0x00000000}}
\label{a00573_ac61b96b3b08a4cd275553b624848060c}


Definition at line 180 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a949508ccf8388d5540658d6b515997fd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPISR\_\-OFFSETADDRESS@{SPI\_\-SPISR\_\-OFFSETADDRESS}}
\index{SPI\_\-SPISR\_\-OFFSETADDRESS@{SPI\_\-SPISR\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPISR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPISR\_\-OFFSETADDRESS~0x0000000c}}
\label{a00573_a949508ccf8388d5540658d6b515997fd}


Definition at line 176 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a732f4956a82bd56d8f26559dcef2acff}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPO\_\-BITFIELDSIZE@{SPI\_\-SPO\_\-BITFIELDSIZE}}
\index{SPI\_\-SPO\_\-BITFIELDSIZE@{SPI\_\-SPO\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPO\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPO\_\-BITFIELDSIZE~1}}
\label{a00573_a732f4956a82bd56d8f26559dcef2acff}


Definition at line 85 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a22d30b2da982bb491cee8354bc7ac302}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPO\_\-BITMASK@{SPI\_\-SPO\_\-BITMASK}}
\index{SPI\_\-SPO\_\-BITMASK@{SPI\_\-SPO\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPO\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPO\_\-BITMASK~0x00000040}}
\label{a00573_a22d30b2da982bb491cee8354bc7ac302}


Definition at line 86 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afad8700e3398535ed93efcd17d5f81d0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPO\_\-BITOFFSET@{SPI\_\-SPO\_\-BITOFFSET}}
\index{SPI\_\-SPO\_\-BITOFFSET@{SPI\_\-SPO\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPO\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPO\_\-BITOFFSET~6}}
\label{a00573_afad8700e3398535ed93efcd17d5f81d0}


Definition at line 84 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad2263aff8d70935c03305fd06c6724b4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPO\_\-INIT@{SPI\_\-SPO\_\-INIT}}
\index{SPI\_\-SPO\_\-INIT@{SPI\_\-SPO\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPO\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPO\_\-INIT~0x0}}
\label{a00573_ad2263aff8d70935c03305fd06c6724b4}


Definition at line 87 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a82072330df5e7554bc2aa751a36dbbef}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SPO\_\-OFFSETADDRESS@{SPI\_\-SPO\_\-OFFSETADDRESS}}
\index{SPI\_\-SPO\_\-OFFSETADDRESS@{SPI\_\-SPO\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SPO\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SPO\_\-OFFSETADDRESS~SPI\_\-SPICR0\_\-OFFSETADDRESS}}
\label{a00573_a82072330df5e7554bc2aa751a36dbbef}


Definition at line 83 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afcf7eb20c32844bb6982d808778b27fb}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SSE\_\-BITFIELDSIZE@{SPI\_\-SSE\_\-BITFIELDSIZE}}
\index{SPI\_\-SSE\_\-BITFIELDSIZE@{SPI\_\-SSE\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SSE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SSE\_\-BITFIELDSIZE~1}}
\label{a00573_afcf7eb20c32844bb6982d808778b27fb}


Definition at line 140 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_acfaaa8c0edbc2da742d1e3bb4b31a3db}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SSE\_\-BITMASK@{SPI\_\-SSE\_\-BITMASK}}
\index{SPI\_\-SSE\_\-BITMASK@{SPI\_\-SSE\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SSE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SSE\_\-BITMASK~0x00000002}}
\label{a00573_acfaaa8c0edbc2da742d1e3bb4b31a3db}


Definition at line 141 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_af6a30258987277a9ea19b5cb36c4d8b0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SSE\_\-BITOFFSET@{SPI\_\-SSE\_\-BITOFFSET}}
\index{SPI\_\-SSE\_\-BITOFFSET@{SPI\_\-SSE\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SSE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SSE\_\-BITOFFSET~1}}
\label{a00573_af6a30258987277a9ea19b5cb36c4d8b0}


Definition at line 139 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4cc4519c062525a4516ac7c0e3e473da}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SSE\_\-INIT@{SPI\_\-SSE\_\-INIT}}
\index{SPI\_\-SSE\_\-INIT@{SPI\_\-SSE\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SSE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SSE\_\-INIT~0x0}}
\label{a00573_a4cc4519c062525a4516ac7c0e3e473da}


Definition at line 142 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a172c46569e97fe65061e141abc4ab35b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-SSE\_\-OFFSETADDRESS@{SPI\_\-SSE\_\-OFFSETADDRESS}}
\index{SPI\_\-SSE\_\-OFFSETADDRESS@{SPI\_\-SSE\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-SSE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-SSE\_\-OFFSETADDRESS~SPI\_\-SPICR1\_\-OFFSETADDRESS}}
\label{a00573_a172c46569e97fe65061e141abc4ab35b}


Definition at line 138 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abc6b7e8d933986cc3520eb0c5ec70b00}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TFE\_\-BITFIELDSIZE@{SPI\_\-TFE\_\-BITFIELDSIZE}}
\index{SPI\_\-TFE\_\-BITFIELDSIZE@{SPI\_\-TFE\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TFE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TFE\_\-BITFIELDSIZE~1}}
\label{a00573_abc6b7e8d933986cc3520eb0c5ec70b00}


Definition at line 223 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aac136ca41a3dae2e1862838501dbfde5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TFE\_\-BITMASK@{SPI\_\-TFE\_\-BITMASK}}
\index{SPI\_\-TFE\_\-BITMASK@{SPI\_\-TFE\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TFE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TFE\_\-BITMASK~0x00000001}}
\label{a00573_aac136ca41a3dae2e1862838501dbfde5}


Definition at line 224 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad0fa7846f16b31684616c3ac4dd7a3e5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TFE\_\-BITOFFSET@{SPI\_\-TFE\_\-BITOFFSET}}
\index{SPI\_\-TFE\_\-BITOFFSET@{SPI\_\-TFE\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TFE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TFE\_\-BITOFFSET~0}}
\label{a00573_ad0fa7846f16b31684616c3ac4dd7a3e5}


Definition at line 222 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a43a92145fb41189a767dee62b473fe55}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TFE\_\-INIT@{SPI\_\-TFE\_\-INIT}}
\index{SPI\_\-TFE\_\-INIT@{SPI\_\-TFE\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TFE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TFE\_\-INIT~0x0}}
\label{a00573_a43a92145fb41189a767dee62b473fe55}


Definition at line 225 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_afe8c25ea4ef0e0fe0fa2179b28a697e2}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TFE\_\-OFFSETADDRESS@{SPI\_\-TFE\_\-OFFSETADDRESS}}
\index{SPI\_\-TFE\_\-OFFSETADDRESS@{SPI\_\-TFE\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TFE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TFE\_\-OFFSETADDRESS~SPI\_\-SPISR\_\-OFFSETADDRESS}}
\label{a00573_afe8c25ea4ef0e0fe0fa2179b28a697e2}


Definition at line 221 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ad654c84bd9fc5590c68d3f3541b4771c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TNF\_\-BITFIELDSIZE@{SPI\_\-TNF\_\-BITFIELDSIZE}}
\index{SPI\_\-TNF\_\-BITFIELDSIZE@{SPI\_\-TNF\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TNF\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TNF\_\-BITFIELDSIZE~1}}
\label{a00573_ad654c84bd9fc5590c68d3f3541b4771c}


Definition at line 214 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a112fca55bbacf0c97ac5feb8d001dcb4}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TNF\_\-BITMASK@{SPI\_\-TNF\_\-BITMASK}}
\index{SPI\_\-TNF\_\-BITMASK@{SPI\_\-TNF\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TNF\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TNF\_\-BITMASK~0x00000002}}
\label{a00573_a112fca55bbacf0c97ac5feb8d001dcb4}


Definition at line 215 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a17fcb52295bb50d1dd15a402412f6ab6}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TNF\_\-BITOFFSET@{SPI\_\-TNF\_\-BITOFFSET}}
\index{SPI\_\-TNF\_\-BITOFFSET@{SPI\_\-TNF\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TNF\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TNF\_\-BITOFFSET~1}}
\label{a00573_a17fcb52295bb50d1dd15a402412f6ab6}


Definition at line 213 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_ab3aa49c50909b34ccbad40561d371f6b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TNF\_\-INIT@{SPI\_\-TNF\_\-INIT}}
\index{SPI\_\-TNF\_\-INIT@{SPI\_\-TNF\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TNF\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TNF\_\-INIT~0x0}}
\label{a00573_ab3aa49c50909b34ccbad40561d371f6b}


Definition at line 216 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a280896b40e0248f0f8d83c6480ec81c0}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TNF\_\-OFFSETADDRESS@{SPI\_\-TNF\_\-OFFSETADDRESS}}
\index{SPI\_\-TNF\_\-OFFSETADDRESS@{SPI\_\-TNF\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TNF\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TNF\_\-OFFSETADDRESS~SPI\_\-SPISR\_\-OFFSETADDRESS}}
\label{a00573_a280896b40e0248f0f8d83c6480ec81c0}


Definition at line 212 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a6fe9249c6f7da451405b7baf2c381f37}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXDMAE\_\-BITFIELDSIZE@{SPI\_\-TXDMAE\_\-BITFIELDSIZE}}
\index{SPI\_\-TXDMAE\_\-BITFIELDSIZE@{SPI\_\-TXDMAE\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXDMAE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXDMAE\_\-BITFIELDSIZE~1}}
\label{a00573_a6fe9249c6f7da451405b7baf2c381f37}


Definition at line 381 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_aeb497e174fcd5bfcbf5ae15b8b67879d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXDMAE\_\-BITMASK@{SPI\_\-TXDMAE\_\-BITMASK}}
\index{SPI\_\-TXDMAE\_\-BITMASK@{SPI\_\-TXDMAE\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXDMAE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXDMAE\_\-BITMASK~0x00000002}}
\label{a00573_aeb497e174fcd5bfcbf5ae15b8b67879d}


Definition at line 382 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a6320c6c2a9d0f65dc5d41b31120d354c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXDMAE\_\-BITOFFSET@{SPI\_\-TXDMAE\_\-BITOFFSET}}
\index{SPI\_\-TXDMAE\_\-BITOFFSET@{SPI\_\-TXDMAE\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXDMAE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXDMAE\_\-BITOFFSET~1}}
\label{a00573_a6320c6c2a9d0f65dc5d41b31120d354c}


Definition at line 380 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a05d19a398baeea4fac5ce87562c6f3ea}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXDMAE\_\-INIT@{SPI\_\-TXDMAE\_\-INIT}}
\index{SPI\_\-TXDMAE\_\-INIT@{SPI\_\-TXDMAE\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXDMAE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXDMAE\_\-INIT~0x0}}
\label{a00573_a05d19a398baeea4fac5ce87562c6f3ea}


Definition at line 383 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_abc19b1e85e7657ff99d850f41a6eddf5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXDMAE\_\-OFFSETADDRESS@{SPI\_\-TXDMAE\_\-OFFSETADDRESS}}
\index{SPI\_\-TXDMAE\_\-OFFSETADDRESS@{SPI\_\-TXDMAE\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXDMAE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXDMAE\_\-OFFSETADDRESS~SPI\_\-SPIDMACR\_\-OFFSETADDRESS}}
\label{a00573_abc19b1e85e7657ff99d850f41a6eddf5}


Definition at line 379 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a73eb5dab3c6ab4f2455672f59935322c}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXIM\_\-BITFIELDSIZE@{SPI\_\-TXIM\_\-BITFIELDSIZE}}
\index{SPI\_\-TXIM\_\-BITFIELDSIZE@{SPI\_\-TXIM\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXIM\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXIM\_\-BITFIELDSIZE~1}}
\label{a00573_a73eb5dab3c6ab4f2455672f59935322c}


Definition at line 261 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a56b039c34622fe50892014688d6bc8b7}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXIM\_\-BITMASK@{SPI\_\-TXIM\_\-BITMASK}}
\index{SPI\_\-TXIM\_\-BITMASK@{SPI\_\-TXIM\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXIM\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXIM\_\-BITMASK~0x00000008}}
\label{a00573_a56b039c34622fe50892014688d6bc8b7}


Definition at line 262 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_adf4b224361b5c4229b61a2ae0568c637}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXIM\_\-BITOFFSET@{SPI\_\-TXIM\_\-BITOFFSET}}
\index{SPI\_\-TXIM\_\-BITOFFSET@{SPI\_\-TXIM\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXIM\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXIM\_\-BITOFFSET~3}}
\label{a00573_adf4b224361b5c4229b61a2ae0568c637}


Definition at line 260 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a2a0cd61805c483762171647939f87d1d}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXIM\_\-INIT@{SPI\_\-TXIM\_\-INIT}}
\index{SPI\_\-TXIM\_\-INIT@{SPI\_\-TXIM\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXIM\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXIM\_\-INIT~0x0}}
\label{a00573_a2a0cd61805c483762171647939f87d1d}


Definition at line 263 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a4e93dd5a3f94cbdf23bc375c9e3676fd}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXIM\_\-OFFSETADDRESS@{SPI\_\-TXIM\_\-OFFSETADDRESS}}
\index{SPI\_\-TXIM\_\-OFFSETADDRESS@{SPI\_\-TXIM\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXIM\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXIM\_\-OFFSETADDRESS~SPI\_\-SPIMSC\_\-OFFSETADDRESS}}
\label{a00573_a4e93dd5a3f94cbdf23bc375c9e3676fd}


Definition at line 259 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7491d95e1fd8f833e57fbdde2e2e8ffb}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXMIS\_\-BITFIELDSIZE@{SPI\_\-TXMIS\_\-BITFIELDSIZE}}
\index{SPI\_\-TXMIS\_\-BITFIELDSIZE@{SPI\_\-TXMIS\_\-BITFIELDSIZE}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXMIS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXMIS\_\-BITFIELDSIZE~1}}
\label{a00573_a7491d95e1fd8f833e57fbdde2e2e8ffb}


Definition at line 307 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a7612b8971eec740196ba67c1a724f576}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXMIS\_\-BITMASK@{SPI\_\-TXMIS\_\-BITMASK}}
\index{SPI\_\-TXMIS\_\-BITMASK@{SPI\_\-TXMIS\_\-BITMASK}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXMIS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXMIS\_\-BITMASK~0x00000008}}
\label{a00573_a7612b8971eec740196ba67c1a724f576}


Definition at line 308 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a6625dd3bc7e72078abe177c01fa2497b}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXMIS\_\-BITOFFSET@{SPI\_\-TXMIS\_\-BITOFFSET}}
\index{SPI\_\-TXMIS\_\-BITOFFSET@{SPI\_\-TXMIS\_\-BITOFFSET}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXMIS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXMIS\_\-BITOFFSET~3}}
\label{a00573_a6625dd3bc7e72078abe177c01fa2497b}


Definition at line 306 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a1e33eb4eef42d189cc34dc24c8de91bc}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXMIS\_\-INIT@{SPI\_\-TXMIS\_\-INIT}}
\index{SPI\_\-TXMIS\_\-INIT@{SPI\_\-TXMIS\_\-INIT}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXMIS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXMIS\_\-INIT~0x0}}
\label{a00573_a1e33eb4eef42d189cc34dc24c8de91bc}


Definition at line 309 of file gsn\_\-reg\_\-spi\_\-spec.h.

\hypertarget{a00573_a17fdcc0d678721c6e51d71df679e91a5}{
\index{gsn\_\-reg\_\-spi\_\-spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}!SPI\_\-TXMIS\_\-OFFSETADDRESS@{SPI\_\-TXMIS\_\-OFFSETADDRESS}}
\index{SPI\_\-TXMIS\_\-OFFSETADDRESS@{SPI\_\-TXMIS\_\-OFFSETADDRESS}!gsn_reg_spi_spec.h@{gsn\_\-reg\_\-spi\_\-spec.h}}
\subsubsection[{SPI\_\-TXMIS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI\_\-TXMIS\_\-OFFSETADDRESS~SPI\_\-SPIMIS\_\-OFFSETADDRESS}}
\label{a00573_a17fdcc0d678721c6e51d71df679e91a5}


Definition at line 305 of file gsn\_\-reg\_\-spi\_\-spec.h.

