; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define void @store_v1i1_zero(ptr %p) {
; X64-LABEL: <store_v1i1_zero>:
; X64:         mov byte ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v1i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ret
  store <1 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v2i1_zero(ptr %p) {
; X64-LABEL: <store_v2i1_zero>:
; X64:         mov byte ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v2i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ret
  store <2 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v8i1_zero(ptr %p) {
; X64-LABEL: <store_v8i1_zero>:
; X64:         mov byte ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v8i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ret
  store <8 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v8i1_const(ptr %p) {
; X64-LABEL: <store_v8i1_const>:
; X64:         mov byte ptr [rdi], 0x53
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v8i1_const>:
; ARM64:         mov x1, #0x53 // =83
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ret
  store <8 x i1> <i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0>, ptr %p
  ret void
}

define void @store_v16i1_zero(ptr %p) {
; X64-LABEL: <store_v16i1_zero>:
; X64:         mov word ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v16i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    ret
  store <16 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v32i1_zero(ptr %p) {
; X64-LABEL: <store_v32i1_zero>:
; X64:         mov dword ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v32i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    ret
  store <32 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v37i1_zero(ptr %p) {
; X64-LABEL: <store_v37i1_zero>:
; X64:         mov dword ptr [rdi], 0x0
; X64-NEXT:    xor eax, eax
; X64-NEXT:    shr rax, 0x20
; X64-NEXT:    mov byte ptr [rdi + 0x4], al
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v37i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    lsr x2, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x4]
; ARM64-NEXT:    ret
  store <37 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v64i1_zero(ptr %p) {
; X64-LABEL: <store_v64i1_zero>:
; X64:         mov qword ptr [rdi], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v64i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ret
  store <64 x i1> zeroinitializer, ptr %p
  ret void
}

define void @store_v64i1_const(ptr %p) {
; X64-LABEL: <store_v64i1_const>:
; X64:         movabs rax, 0x5353535353535353
; X64-NEXT:    mov qword ptr [rdi], rax
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_v64i1_const>:
; ARM64:         mov x1, #0x5353 // =21331
; ARM64-NEXT:    movk x1, #0x5353, lsl #16
; ARM64-NEXT:    movk x1, #0x5353, lsl #32
; ARM64-NEXT:    movk x1, #0x5353, lsl #48
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ret
  store <64 x i1> <i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 1, i1 0>, ptr %p
  ret void
}

define void @store_a2v4i1_zero(ptr %p) {
; X64-LABEL: <store_a2v4i1_zero>:
; X64:         mov byte ptr [rdi], 0x0
; X64-NEXT:    mov byte ptr [rdi + 0x1], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_a2v4i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    strb w1, [x0, #0x1]
; ARM64-NEXT:    ret
  store [2 x <4 x i1>] zeroinitializer, ptr %p
  ret void
}

define void @store_a2v37i1_zero(ptr %p) {
; X64-LABEL: <store_a2v37i1_zero>:
; X64:         mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_a2v37i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    ret
  store [2 x <37 x i1>] zeroinitializer, ptr %p
  ret void
}

define void @store_a2v64i1_zero(ptr %p) {
; X64-LABEL: <store_a2v64i1_zero>:
; X64:         mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_a2v64i1_zero>:
; ARM64:         mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    ret
  store [2 x <64 x i1>] zeroinitializer, ptr %p
  ret void
}
