// Seed: 56418609
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wand id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    output logic id_11,
    output supply1 id_12,
    input wor id_13,
    input wor id_14,
    input tri1 id_15
);
  parameter id_17 = {1, -1, -1, 1};
  initial id_11 <= 1 & id_10;
  assign module_1._id_3 = 0;
  logic id_18 = 1;
  logic id_19;
  assign id_18 = id_17;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output tri1  id_0,
    output uwire id_1,
    input  uwire id_2 [id_3  -  -1 : -1  < ""],
    input  uwire _id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  tri0  id_6,
    output logic id_7
);
  always id_7 = id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_2,
      id_1,
      id_4,
      id_6,
      id_5,
      id_2,
      id_6,
      id_4,
      id_7,
      id_0,
      id_2,
      id_2,
      id_6
  );
  wire id_9;
endmodule
