// Seed: 1408464983
module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output id_8
    , id_9
);
  assign id_3 = (1'd0);
  assign id_8[1'b0] = 1;
  assign id_4 = 1;
  logic id_10;
  type_16 id_11 (
      1,
      1,
      id_6
  );
  logic id_12;
endmodule
