# Compile of testing.v failed with 2 errors.
# Compile of testing.v failed with 2 errors.
# Compile of testing.v failed with 2 errors.
# Compile of testing.v failed with 2 errors.
# Compile of testing.v failed with 2 errors.
# Compile of testing.v failed with 1 errors.
# Compile of testing.v failed with 1 errors.
# Compile of testing.v failed with 1 errors.
# Compile of testing.v failed with 1 errors.
# Compile of testing.v failed with 1 errors.
# Compile of testing.v was successful with warnings.
# Load canceled
# Compile of testing.v was successful with warnings.
# Compile of testing.v was successful with warnings.
vsim -gui testing.v
# vsim -gui testing.v 
# Start time: 17:21:17 on Sep 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'testing' at "testing".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:21:18 on Sep 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 17
# Compile of testing.v was successful with warnings.
vsim -gui testing.v
# vsim -gui testing.v 
# Start time: 17:22:34 on Sep 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'testing' at "testing".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:22:35 on Sep 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of testing.v was successful with warnings.
# Compile of testing.v was successful with warnings.
# Compile of testing.v was successful.
vsim -gui testing.v
# vsim -gui testing.v 
# Start time: 17:25:38 on Sep 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'testing' at "testing".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:25:40 on Sep 15,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 4
# Compile of testing.v was successful.
vsim -gui work.testing
# vsim -gui work.testing 
# Start time: 17:30:18 on Sep 15,2024
# Loading work.testing
add wave -position insertpoint sim:/testing/#INITIAL#10/*
# ** UI-Msg: (vish-4014) No objects found matching '/testing/#INITIAL#10/*'.
add wave -position insertpoint  \
{sim:/testing/combo[3]} \
{sim:/testing/combo[2]} \
{sim:/testing/combo[1]} \
{sim:/testing/combo[0]}
run -all
# Welcome to the test sandbox! 
#  Combo values are xxxx xxxx xxxx and xxxx 
# 
quit -sim
# End time: 19:43:42 on Sep 17,2024, Elapsed time: 50:13:24
# Errors: 0, Warnings: 2
dataset reload -f
# Dataset not found: 
# Compile of 4_CAS_array.v failed with 1 errors.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# 8 compiles, 4 failed with 12 errors.
dataset reload -f
# Dataset not found: 
# Compile of 4_CAS_array.v failed with 1 errors.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# 8 compiles, 4 failed with 12 errors.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of 4_RC_array.v failed with 1 errors.
# Error opening C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/(vlog-13038) C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_RC_array.v
# Path name 'C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/(vlog-13038) C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_RC_array.v' doesn't exist.
# Compile of 4_RC_array.v failed with 1 errors.
# Compile of 4_RC_array.v was successful.
# Compile of 4_CAS_array.v failed with 5 errors.
# Compile of 4_CAS_array.v failed with 2 errors.
# Compile of 4_CAS_array.v failed with 1 errors.
# Compile of 4_CAS_array.v was successful.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v failed with 2 errors.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v failed with 1 errors.
# Compile of long_divider.v was successful.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of 4_CAS_array.v was successful.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v was successful.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v failed with 2 errors.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# 8 compiles, 2 failed with 11 errors.
# Compile of long_divider.v was successful.
# Compile of long_divider_tb.v failed with 9 errors.
# Compile of long_divider_tb.v failed with 5 errors.
# Compile of long_divider_tb.v failed with 6 errors.
# Compile of long_divider_tb.v failed with 4 errors.
# Compile of long_divider_tb.v failed with 2 errors.
# Compile of long_divider_tb.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 1 errors.
# Compile of long_divider_tb.v failed with 2 errors.
# Compile of long_divider_tb.v failed with 2 errors.
# Compile of long_divider_tb.v failed with 2 errors.
# Compile of long_divider_tb.v was successful.
# Load canceled
# Load canceled
vsim -gui work.tb_of_divider
# vsim -gui work.tb_of_divider 
# Start time: 17:25:00 on Sep 18,2024
# Loading work.tb_of_divider
# Loading work.long_divider
# Loading work.four_RC_array
# Loading work.remainder_correction
# ** Error: (vsim-3033) Instantiation of 'full_adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_of_divider/ld/rc0/RC0 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/remainder_correction.v Line: 15
#         Searched libraries:
#             C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/work
# Error loading design
# End time: 17:25:02 on Sep 18,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 42
# Compile of 4_CAS_array.v was successful.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v was successful.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v was successful.
# Compile of long_divider_tb.v was successful.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.tb_of_divider
# vsim -gui work.tb_of_divider 
# Start time: 17:37:19 on Sep 18,2024
# Loading work.tb_of_divider
# Loading work.long_divider
# Loading work.four_RC_array
# Loading work.remainder_correction
# Loading work.full_adder
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'tb_of_divider' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /tb_of_divider/ld/rc0/RC0/FA File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/full_adder.v
# Error loading design
# End time: 17:37:20 on Sep 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of 4_CAS_array.v was successful.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v was successful.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v was successful.
# Compile of long_divider_tb.v was successful.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.tb_of_divider
# vsim -gui work.tb_of_divider 
# Start time: 17:39:43 on Sep 18,2024
# Loading work.tb_of_divider
# Loading work.long_divider
# Loading work.four_RC_array
# Loading work.remainder_correction
# Loading work.full_adder
# Loading work.four_CAS_array
# Loading work.controlled_adder_substractor
# ** Error: (vsim-3043) Unresolved reference to 'i'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider_tb.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[1]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[2]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[3]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
# Error loading design
# End time: 17:39:44 on Sep 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of 4_CAS_array.v was successful.
# Compile of 4_CAS_array_tb.v was successful.
# Compile of 4_RC_array.v was successful.
# Compile of controlled_adder_subtractor.v was successful.
# Compile of long_divider.v was successful.
# Compile of long_divider_tb.v was successful.
# Compile of remainder_correction.v was successful.
# Compile of tb_controlled_adder_subtractor.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.tb_of_divider
# vsim -gui work.tb_of_divider 
# Start time: 17:40:37 on Sep 18,2024
# Loading work.tb_of_divider
# Loading work.long_divider
# Loading work.four_RC_array
# Loading work.remainder_correction
# Loading work.full_adder
# Loading work.four_CAS_array
# Loading work.controlled_adder_substractor
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[1]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[2]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/4_CAS_array.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /tb_of_divider/ld/genblk1[3]/genblk1/cas123 File: C:/Users/the5t/Documents/ECSE 318/VLSI-FUN/Q4/long_divider.v Line: 32
