Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 01:59:26 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.663        0.000                      0                 2517        0.147        0.000                      0                 2517       49.500        0.000                       0                   888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.663        0.000                      0                 2517        0.147        0.000                      0                 2517       49.500        0.000                       0                   888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.663ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.273ns  (logic 7.694ns (30.443%)  route 17.579ns (69.557%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.640 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.640    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.974 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.834    27.808    game_datapath/game_cu/D_p1_score_q_reg[30][1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.303    28.111 f  game_datapath/game_cu/D_p1_score_q[29]_i_2/O
                         net (fo=1, routed)           0.594    28.705    game_datapath/game_cu/D_p1_score_q[29]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.829 r  game_datapath/game_cu/D_p1_score_q[29]_i_1/O
                         net (fo=12, routed)          1.589    30.419    game_datapath/game_regfiles/D[29]
    SLICE_X7Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[29]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.047   105.082    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                 74.663    

Slack (MET) :             74.667ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.291ns  (logic 7.453ns (29.469%)  route 17.838ns (70.531%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.789    30.436    game_datapath/game_regfiles/D[27]
    SLICE_X6Y26          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.502   104.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/C
                         clock pessimism              0.259   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.028   105.103    game_datapath/game_regfiles/D_p2_chef_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -30.436    
  -------------------------------------------------------------------
                         slack                                 74.667    

Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.154ns  (logic 7.453ns (29.629%)  route 17.701ns (70.371%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.652    30.299    game_datapath/game_regfiles/D[27]
    SLICE_X4Y24          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)       -0.061   105.068    game_datapath/game_regfiles/D_p1_score_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -30.299    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.810ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.116ns  (logic 7.694ns (30.634%)  route 17.422ns (69.366%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.640 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.640    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.974 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.834    27.808    game_datapath/game_cu/D_p1_score_q_reg[30][1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.303    28.111 f  game_datapath/game_cu/D_p1_score_q[29]_i_2/O
                         net (fo=1, routed)           0.594    28.705    game_datapath/game_cu/D_p1_score_q[29]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.829 r  game_datapath/game_cu/D_p1_score_q[29]_i_1/O
                         net (fo=12, routed)          1.432    30.261    game_datapath/game_regfiles/D[29]
    SLICE_X4Y24          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[29]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)       -0.058   105.071    game_datapath/game_regfiles/D_p1_score_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -30.261    
  -------------------------------------------------------------------
                         slack                                 74.810    

Slack (MET) :             74.830ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.096ns  (logic 7.453ns (29.698%)  route 17.643ns (70.302%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.594    30.241    game_datapath/game_regfiles/D[27]
    SLICE_X7Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[27]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.058   105.071    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -30.241    
  -------------------------------------------------------------------
                         slack                                 74.830    

Slack (MET) :             74.892ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.010ns  (logic 7.453ns (29.799%)  route 17.557ns (70.200%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.509    30.156    game_datapath/game_regfiles/D[27]
    SLICE_X5Y25          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[27]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.081   105.048    game_datapath/game_regfiles/D_temp_var_1_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -30.156    
  -------------------------------------------------------------------
                         slack                                 74.892    

Slack (MET) :             74.996ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_sushi_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.929ns  (logic 7.694ns (30.864%)  route 17.235ns (69.136%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.640 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.640    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.974 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.834    27.808    game_datapath/game_cu/D_p1_score_q_reg[30][1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.303    28.111 f  game_datapath/game_cu/D_p1_score_q[29]_i_2/O
                         net (fo=1, routed)           0.594    28.705    game_datapath/game_cu/D_p1_score_q[29]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.829 r  game_datapath/game_cu/D_p1_score_q[29]_i_1/O
                         net (fo=12, routed)          1.245    30.074    game_datapath/game_regfiles/D[29]
    SLICE_X3Y24          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.502   104.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[29]/C
                         clock pessimism              0.259   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)       -0.061   105.070    game_datapath/game_regfiles/D_lane_4_sushi_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.070    
                         arrival time                         -30.074    
  -------------------------------------------------------------------
                         slack                                 74.996    

Slack (MET) :             75.010ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.913ns  (logic 7.694ns (30.883%)  route 17.219ns (69.117%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.640 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.640    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.974 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.834    27.808    game_datapath/game_cu/D_p1_score_q_reg[30][1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.303    28.111 f  game_datapath/game_cu/D_p1_score_q[29]_i_2/O
                         net (fo=1, routed)           0.594    28.705    game_datapath/game_cu/D_p1_score_q[29]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.829 r  game_datapath/game_cu/D_p1_score_q[29]_i_1/O
                         net (fo=12, routed)          1.229    30.058    game_datapath/game_regfiles/D[29]
    SLICE_X5Y25          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[29]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.061   105.068    game_datapath/game_regfiles/D_temp_var_1_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -30.058    
  -------------------------------------------------------------------
                         slack                                 75.010    

Slack (MET) :             75.081ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.821ns  (logic 7.453ns (30.027%)  route 17.368ns (69.973%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.319    29.967    game_datapath/game_regfiles/D[27]
    SLICE_X4Y25          FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[27]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.081   105.048    game_datapath/game_regfiles/D_p2_score_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -29.967    
  -------------------------------------------------------------------
                         slack                                 75.081    

Slack (MET) :             75.136ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.819ns  (logic 7.453ns (30.029%)  route 17.366ns (69.971%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.561     5.145    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=804, routed)         7.847    13.510    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_2[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.634 r  game_datapath/game_cu/out_sig0_i_138/O
                         net (fo=57, routed)          3.328    16.962    game_datapath/game_regfiles/out_sig0_3
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    17.086 r  game_datapath/game_regfiles/out_sig0_i_74/O
                         net (fo=1, routed)           0.406    17.493    game_datapath/game_cu/out_sig0_44
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.124    17.617 r  game_datapath/game_cu/out_sig0_i_18/O
                         net (fo=10, routed)          1.654    19.271    game_datapath/game_alu/M_game_alu_b[14]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    23.122 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.124    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    24.642 r  game_datapath/game_alu/out_sig0__1/P[8]
                         net (fo=2, routed)           1.325    25.966    game_datapath/game_alu/out_sig0__1_n_97
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    26.090 r  game_datapath/game_alu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    26.090    game_datapath/game_alu/i__carry__1_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.730 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.818    27.548    game_datapath/game_cu/D_p1_score_q_reg[27][3]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.306    27.854 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=1, routed)           0.669    28.523    game_datapath/game_cu/D_p1_score_q[27]_i_2_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    28.647 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=12, routed)          1.317    29.965    game_datapath/game_regfiles/D[27]
    SLICE_X6Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.500   104.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.028   105.101    game_datapath/game_regfiles/D_lane_1_color_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -29.965    
  -------------------------------------------------------------------
                         slack                                 75.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.566     1.510    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.102     1.753    lane_1_sushi_driver/D_bit_ctr_q[3]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.048     1.801 r  lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.801    lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X8Y4           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.836     2.026    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.131     1.654    lane_1_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.566     1.510    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_2_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.102     1.753    lane_2_sushi_driver/D_bit_ctr_q[3]
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.048     1.801 r  lane_2_sushi_driver/D_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.801    lane_2_sushi_driver/D_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X12Y5          FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.836     2.026    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.131     1.654    lane_2_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lane_2_color_driver/D_clear_request_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_color_driver/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X7Y1           FDSE                                         r  lane_2_color_driver/D_clear_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDSE (Prop_fdse_C_Q)         0.141     1.679 f  lane_2_color_driver/D_clear_request_q_reg/Q
                         net (fo=5, routed)           0.114     1.793    lane_2_color_driver/D_clear_request_q
    SLICE_X6Y1           LUT4 (Prop_lut4_I1_O)        0.048     1.841 r  lane_2_color_driver/FSM_sequential_D_state_q[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.841    lane_2_color_driver/FSM_sequential_D_state_q[1]_i_1__6_n_0
    SLICE_X6Y1           FDRE                                         r  lane_2_color_driver/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.865     2.055    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  lane_2_color_driver/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.131     1.682    lane_2_color_driver/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lane_2_color_driver/D_clear_request_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_color_driver/FSM_sequential_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X7Y1           FDSE                                         r  lane_2_color_driver/D_clear_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDSE (Prop_fdse_C_Q)         0.141     1.679 r  lane_2_color_driver/D_clear_request_q_reg/Q
                         net (fo=5, routed)           0.114     1.793    lane_2_color_driver/D_clear_request_q
    SLICE_X6Y1           LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  lane_2_color_driver/FSM_sequential_D_state_q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.838    lane_2_color_driver/FSM_sequential_D_state_q[0]_i_1__6_n_0
    SLICE_X6Y1           FDRE                                         r  lane_2_color_driver/FSM_sequential_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.865     2.055    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  lane_2_color_driver/FSM_sequential_D_state_q_reg[0]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.121     1.672    lane_2_color_driver/FSM_sequential_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 edge_dt_p1_button_left/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.589     1.533    edge_dt_p1_button_left/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  edge_dt_p1_button_left/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  edge_dt_p1_button_left/D_last_q_reg/Q
                         net (fo=2, routed)           0.122     1.796    game_datapath/game_cu/D_last_q
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    game_datapath/game_cu/FSM_sequential_D_game_fsm_q[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.859     2.049    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.669    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lane_4_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.337%)  route 0.110ns (36.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.562     1.506    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lane_4_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.110     1.757    lane_4_color_driver/D_bit_ctr_q_reg[4]_0[0]
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.049     1.806 r  lane_4_color_driver/D_bit_ctr_q[4]_i_2__8/O
                         net (fo=1, routed)           0.000     1.806    lane_4_color_driver/D_bit_ctr_q[4]_i_2__8_n_0
    SLICE_X29Y7          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.832     2.022    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  lane_4_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.107     1.626    lane_4_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.566     1.510    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_2_sushi_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.140     1.791    lane_2_sushi_driver/D_ctr_q[1]
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  lane_2_sushi_driver/D_ctr_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.836    lane_2_sushi_driver/D_ctr_d__0[4]
    SLICE_X14Y4          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.836     2.026    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.121     1.647    lane_2_sushi_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.551     1.495    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  lane_3_sushi_driver/D_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.120     1.756    lane_3_sushi_driver/D_bit_ctr_q[1]
    SLICE_X28Y26         LUT5 (Prop_lut5_I3_O)        0.049     1.805 r  lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     1.805    lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3_n_0
    SLICE_X28Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.818     2.008    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.107     1.615    lane_3_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.276%)  route 0.145ns (43.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.565     1.509    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  p2_chef_driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=5, routed)           0.145     1.794    p2_chef_driver/M_p2_chef_driver_pixel_address[1]
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  p2_chef_driver/D_pixel_address_ctr_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.839    p2_chef_driver/D_pixel_address_ctr_q[3]_i_2__0_n_0
    SLICE_X14Y8          FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.835     2.025    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.120     1.645    p2_chef_driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.551     1.495    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  lane_3_sushi_driver/D_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.120     1.756    lane_3_sushi_driver/D_bit_ctr_q[1]
    SLICE_X28Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.801 r  lane_3_sushi_driver/D_bit_ctr_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    lane_3_sushi_driver/D_bit_ctr_q[2]_i_1__3_n_0
    SLICE_X28Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.818     2.008    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.092     1.600    lane_3_sushi_driver/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y23    btn_cond_p1_button_flip/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y24    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.919ns  (logic 5.267ns (37.839%)  route 8.652ns (62.161%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.566     5.150    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[4]/Q
                         net (fo=7, routed)           1.140     6.808    game_datapath/game_regfiles/D_lane_4_sushi_q_reg[4]_0[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     6.958 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           1.140     8.099    game_datapath/game_regfiles/M_lane_4_sushi_rom_out[8][1]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.328     8.427 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.920     9.347    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.471 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.471    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209     9.680 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.966    10.646    lane_4_sushi_driver/M_lane_4_sushi_driver_color[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.297    10.943 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.303    11.246    lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.183    15.553    lane_4_sushi_data_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.517    19.070 r  lane_4_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    19.070    lane_4_sushi_data
    P5                                                                r  lane_4_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.720ns  (logic 5.292ns (38.571%)  route 8.428ns (61.429%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.569     7.240    lane_1_sushi_driver/pixel_address[0]
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.148     7.388 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.737     8.125    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_1
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.453 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.162     8.615    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_7_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I1_O)        0.124     8.739 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.739    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.209     8.948 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.752     9.699    lane_1_sushi_driver/M_lane_1_sushi_driver_color[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.297     9.996 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.185    11.182    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124    11.306 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.024    15.330    lane_1_sushi_data_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.544    18.874 r  lane_1_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.874    lane_1_sushi_data
    T3                                                                r  lane_1_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 6.016ns (45.247%)  route 7.279ns (54.753%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.836     9.471    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.331     9.802 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.586    10.388    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.326    10.714 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.669    11.384    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.508 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.112    12.619    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.154    12.773 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.891    14.665    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.782    18.446 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.446    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 5.779ns (43.817%)  route 7.410ns (56.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.838     9.473    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.661    10.437    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.561 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.939    11.500    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.964    12.587    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.150    12.737 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.824    14.561    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    18.340 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.340    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.038ns  (logic 5.770ns (44.254%)  route 7.268ns (55.746%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.838     9.473    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.661    10.437    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.561 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.939    11.500    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.975    12.599    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.150    12.749 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671    14.420    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.770    18.190 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.190    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 5.783ns (44.879%)  route 7.102ns (55.121%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.836     9.471    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.331     9.802 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.586    10.388    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.326    10.714 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.669    11.384    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.508 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.112    12.619    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124    12.743 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714    14.458    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    18.037 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.037    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.864ns  (logic 5.542ns (43.081%)  route 7.322ns (56.919%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.838     9.473    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.661    10.437    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.561 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.939    11.500    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.975    12.599    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124    12.723 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.725    14.447    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    18.015 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.015    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.857ns  (logic 5.299ns (41.210%)  route 7.559ns (58.790%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.671 r  lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=9, routed)           1.011     6.682    lane_2_sushi_driver/pixel_address[1]
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.150     6.832 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.810     7.642    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_1
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.328     7.970 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.473     8.443    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_7_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I1_O)        0.124     8.567 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.567    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X11Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.779 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.735     9.514    lane_2_sushi_driver/M_lane_2_sushi_driver_color[0]
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.299     9.813 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.641    10.454    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.578 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.889    14.467    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    18.011 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.011    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 5.538ns (43.281%)  route 7.257ns (56.719%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.838     9.473    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.661    10.437    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.561 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.939    11.500    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][1]
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.964    12.587    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.124    12.711 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671    14.383    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    17.947 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.947    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 5.773ns (45.961%)  route 6.787ns (54.039%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=21, routed)          1.671     7.278    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.514     7.917    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.302 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.302    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.836     9.471    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_49059228_remainder0[6]
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.331     9.802 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.586    10.388    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.326    10.714 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.669    11.384    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124    11.508 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824    12.332    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.124    12.456 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.686    14.142    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    17.711 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.711    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.463ns (77.396%)  route 0.427ns (22.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.145     1.824    seg/ctr/S[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.151    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.427 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.427    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.517ns (74.942%)  route 0.507ns (25.058%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.145     1.824    seg/ctr/S[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.872 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.234    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.328     3.562 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.517ns (73.418%)  route 0.549ns (26.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.174     1.852    seg/ctr/S[1]
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.900 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.276    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.328     3.604 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.533ns (67.280%)  route 0.746ns (32.720%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.342     2.021    seg/ctr/S[1]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.044     2.065 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.468    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.348     3.816 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.816    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.500ns (64.160%)  route 0.838ns (35.840%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.254     1.933    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.978 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.232     2.210    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     2.255 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.607    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.876 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.876    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.510ns (63.345%)  route 0.874ns (36.655%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.254     1.933    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.978 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.265     2.243    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     2.288 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.643    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.922 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.922    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.496ns (62.511%)  route 0.897ns (37.489%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=6, routed)           0.223     1.900    game_datapath/game_regfiles/D_p1_score_q_reg[4]_0[2]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.356     2.301    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     2.346 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.317     2.664    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.928 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.928    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.499ns (61.682%)  route 0.931ns (38.318%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.268     1.946    seg/ctr/S[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.312     2.304    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.045     2.349 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.700    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.968 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.968    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.564ns (63.077%)  route 0.916ns (36.923%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.268     1.946    seg/ctr/S[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.312     2.304    game_datapath/game_regfiles/io_segment[6][0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.048     2.352 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.687    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.330     4.018 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.018    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.575ns (62.604%)  route 0.941ns (37.396%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.594     1.538    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.254     1.933    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.978 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.265     2.243    game_datapath/game_regfiles/seg/M_seg_dec_char[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     2.288 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.710    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.344     4.054 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.054    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.634ns (32.697%)  route 3.363ns (67.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.617    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     3.741 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.256     4.997    reset_cond/M_reset_cond_in
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.634ns (32.697%)  route 3.363ns (67.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.617    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     3.741 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.256     4.997    reset_cond/M_reset_cond_in
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 1.634ns (35.225%)  route 3.004ns (64.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.617    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     3.741 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.898     4.638    reset_cond/M_reset_cond_in
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 1.634ns (35.968%)  route 2.909ns (64.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.617    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     3.741 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.802     4.543    reset_cond/M_reset_cond_in
    SLICE_X12Y21         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y21         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.516ns (57.497%)  route 1.121ns (42.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.121     2.637    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.505     4.910    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 1.534ns (59.212%)  route 1.057ns (40.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.591    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.505     4.910    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 1.517ns (59.633%)  route 1.027ns (40.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.027     2.545    btn_cond_p1_button_right/sync/D[0]
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.507     4.912    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 1.521ns (60.646%)  route 0.987ns (39.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.987     2.508    btn_cond_p1_button_left/sync/D[0]
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.507     4.912    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 1.500ns (60.980%)  route 0.960ns (39.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.960     2.460    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X1Y20          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.508     4.913    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 1.519ns (62.838%)  route 0.898ns (37.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.898     2.417    btn_cond_p2_button_right/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.505     4.910    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.268ns (41.930%)  route 0.371ns (58.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.639    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X1Y20          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.855     2.045    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.286ns (44.698%)  route 0.354ns (55.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.641    btn_cond_p2_button_right/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.853     2.043    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.285ns (42.015%)  route 0.393ns (57.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.393     0.678    btn_cond_p1_button_right/sync/D[0]
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.854     2.044    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.302ns (43.368%)  route 0.394ns (56.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.696    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.853     2.043    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.288ns (41.410%)  route 0.408ns (58.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.408     0.696    btn_cond_p1_button_left/sync/D[0]
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.854     2.044    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.284ns (38.319%)  route 0.457ns (61.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.457     0.741    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.853     2.043    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.322ns (21.826%)  route 1.155ns (78.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.111    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.156 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.321     1.477    reset_cond/M_reset_cond_in
    SLICE_X12Y21         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y21         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.322ns (21.466%)  route 1.179ns (78.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.111    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.156 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.346     1.502    reset_cond/M_reset_cond_in
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.322ns (19.184%)  route 1.358ns (80.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.111    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.156 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.524     1.681    reset_cond/M_reset_cond_in
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.322ns (19.184%)  route 1.358ns (80.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.111    reset_cond/rst_n_IBUF
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.156 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.524     1.681    reset_cond/M_reset_cond_in
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X12Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





