[    7.539759] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539792] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539825] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539857] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539890] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539923] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539955] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.539987] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.540020] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.540052] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.540085] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.540117] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.540148] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.540179] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.540211] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540244] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540277] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540309] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540342] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540375] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540407] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540440] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540473] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540505] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540538] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540571] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540603] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540636] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.540678] RTW: hal_com_config_channel_plan chplan:0x20
[    7.624562] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.624576] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.624583] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.624590] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.624597] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.624603] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.624610] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.624616] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.624623] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.625856] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.645923] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.658977] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.674483] RTW: module init ret=0
[    8.302118] RTW: txpath=0x1, rxpath=0x1
[    8.302130] RTW: txpath_1ss:0x1, num:1
[    8.387968] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.073114] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.298046] RTW: start auth
[   10.302796] RTW: auth success, start assoc
[   10.308076] RTW: assoc success
[   10.308163] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.309718] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.309729] RTW: mac_id : 0
[   10.309734] RTW: wireless_mode : 0x0b
[   10.309740] RTW: mimo_type : 0
[   10.309745] RTW: static smps : N
[   10.309751] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.309757] RTW: rate_id : 3
[   10.309763] RTW: rssi : -1 (%), rssi_level : 0
[   10.309769] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.309775] RTW: disable_ra : N, disable_pt : N
[   10.309780] RTW: is_noisy : N
[   10.309785] RTW: txrx_state : 0
[   10.309792] RTW: curr_tx_rate : CCK_1M (L)
[   10.309797] RTW: curr_tx_bw : 20MHz
[   10.309803] RTW: curr_retry_ratio : 0
[   10.309809] RTW: ra_mask : 0x00000000000fffff
[   10.309809] 
[   10.313507] RTW: recv eapol packet 1/4
[   10.314669] RTW: send eapol packet 2/4
[   10.320790] RTW: recv eapol packet 3/4
[   10.321167] RTW: send eapol packet 4/4
[   10.322355] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.322652] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.303703] codec_codec_ctl: set repaly channel...
[   13.303741] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.303747] codec_codec_ctl: set sample rate...
[   13.303833] codec_codec_ctl: set device...
[   13.539177] codec_set_device: set device: speaker...
[   57.755250] ISP Register Monitor v1.3 initializing
[   57.755389] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   57.782962] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   57.784528] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   57.784666] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   62.200887] sensor_gc2053_t31: Unknown symbol private_clk_enable (err 0)
[   62.200911] sensor_gc2053_t31: Unknown symbol tx_isp_subdev_deinit (err 0)
[   62.200927] sensor_gc2053_t31: Unknown symbol private_clk_put (err 0)
[   62.200942] sensor_gc2053_t31: Unknown symbol private_clk_set_rate (err 0)
[   62.200953] sensor_gc2053_t31: Unknown symbol tx_isp_subdev_init (err 0)
[   62.200963] sensor_gc2053_t31: Unknown symbol private_i2c_del_driver (err 0)
[   62.200975] sensor_gc2053_t31: Unknown symbol private_gpio_request (err 0)
[   62.200987] sensor_gc2053_t31: Unknown symbol private_gpio_free (err 0)
[   62.200997] sensor_gc2053_t31: Unknown symbol private_msleep (err 0)
[   62.201009] sensor_gc2053_t31: Unknown symbol private_clk_disable (err 0)
[   62.201023] sensor_gc2053_t31: Unknown symbol private_i2c_get_clientdata (err 0)
[   62.201037] sensor_gc2053_t31: Unknown symbol isp_printf (err 0)
[   62.201052] sensor_gc2053_t31: Unknown symbol private_capable (err 0)
[   62.201063] sensor_gc2053_t31: Unknown symbol private_driver_get_interface (err 0)
[   62.201074] sensor_gc2053_t31: Unknown symbol private_jzgpio_set_func (err 0)
[   62.201085] sensor_gc2053_t31: Unknown symbol private_i2c_set_clientdata (err 0)
[   62.201096] sensor_gc2053_t31: Unknown symbol private_i2c_transfer (err 0)
[   62.201111] sensor_gc2053_t31: Unknown symbol private_i2c_add_driver (err 0)
[   62.201123] sensor_gc2053_t31: Unknown symbol private_gpio_direction_output (err 0)
[   62.201603] sensor_gc2053_t31: Unknown symbol private_clk_enable (err 0)
[   62.201626] sensor_gc2053_t31: Unknown symbol tx_isp_subdev_deinit (err 0)
[   62.201642] sensor_gc2053_t31: Unknown symbol private_clk_put (err 0)
[   62.201657] sensor_gc2053_t31: Unknown symbol private_clk_set_rate (err 0)
[   62.201667] sensor_gc2053_t31: Unknown symbol tx_isp_subdev_init (err 0)
[   62.201679] sensor_gc2053_t31: Unknown symbol private_i2c_del_driver (err 0)
[   62.201689] sensor_gc2053_t31: Unknown symbol private_gpio_request (err 0)
[   62.201702] sensor_gc2053_t31: Unknown symbol private_gpio_free (err 0)
[   62.201713] sensor_gc2053_t31: Unknown symbol private_msleep (err 0)
[   62.201723] sensor_gc2053_t31: Unknown symbol private_clk_disable (err 0)
[   62.201738] sensor_gc2053_t31: Unknown symbol private_i2c_get_clientdata (err 0)
[   62.201752] sensor_gc2053_t31: Unknown symbol isp_printf (err 0)
[   62.201767] sensor_gc2053_t31: Unknown symbol private_capable (err 0)
[   62.201778] sensor_gc2053_t31: Unknown symbol private_driver_get_interface (err 0)
[   62.201789] sensor_gc2053_t31: Unknown symbol private_jzgpio_set_func (err 0)
[   62.201800] sensor_gc2053_t31: Unknown symbol private_i2c_set_clientdata (err 0)
[   62.201811] sensor_gc2053_t31: Unknown symbol private_i2c_transfer (err 0)
[   62.201826] sensor_gc2053_t31: Unknown symbol private_i2c_add_driver (err 0)
[   62.201839] sensor_gc2053_t31: Unknown symbol private_gpio_direction_output (err 0)
[   67.039526] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   67.045842] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   67.045860] *** PROBE: ISP device allocated successfully: 811d0000 ***
[   67.045875] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   67.045881] *** PROBE: ISP device mutex and spinlock initialized ***
[   67.045888] *** PROBE: Event callback structure initialized at 0x805d3680 (offset 0xc from isp_dev) ***
[   67.045898] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   67.045906] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   67.045911] *** PROBE: Platform data: c06de550 ***
[   67.045916] *** PROBE: Platform data validation passed ***
[   67.045922] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   67.045928] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   67.045934] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   67.045939] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   67.045945] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   67.064717] All ISP subdev platform drivers registered successfully
[   67.067270] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   67.067284] *** Registering platform device 0 from platform data ***
[   67.076177] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   67.076193] *** tx_isp_subdev_init: pdev=c06de230, sd=805ce000, ops=c06de850 ***
[   67.076199] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.076206] *** tx_isp_subdev_init: ops=c06de850, ops->core=c06de884 ***
[   67.076212] *** tx_isp_subdev_init: ops->core->init=c06942b8 ***
[   67.076219] *** tx_isp_subdev_init: Set sd->dev=c06de240, sd->pdev=c06de230 ***
[   67.076226] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   67.076232] tx_isp_module_init: Module initialized for isp-w00
[   67.076238] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.076244] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   67.076251] tx_isp_subdev_init: platform_get_resource returned c06de328 for device isp-w00
[   67.076258] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   67.076268] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   67.076274] isp_subdev_init_clks: Using platform data clock arrays: c06de318
[   67.076280] isp_subdev_init_clks: Using platform data clock configs
[   67.076288] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.076298] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.076306] Clock cgu_isp enabled successfully
[   67.076312] Platform data clock[1]: name=isp, rate=65535
[   67.076320] Clock isp enabled successfully
[   67.099396] CPM clock gates configured
[   67.099410] isp_subdev_init_clks: Successfully initialized 2 clocks
[   67.099419] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de230, sd=805ce000, ourISPdev=811d0000 ***
[   67.099428] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=811d0000 ***
[   67.099434] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   67.099439] *** DEBUG: About to check device name matches ***
[   67.099445] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   67.099452] *** LINKED CSI device: 805ce000, regs: b0022000 ***
[   67.099459] *** CSI PROBE: Set dev_priv to csi_dev 805ce000 AFTER subdev_init ***
[   67.099465] *** CSI PROBE: Set host_priv to csi_dev 805ce000 AFTER subdev_init ***
[   67.099472] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   67.099478] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   67.099500] *** Platform device 0 (isp-w00) registered successfully ***
[   67.099508] *** Registering platform device 1 from platform data ***
[   67.106525] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   67.106540] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   67.106546] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   67.106553] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   67.106560] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   67.106566] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   67.106571] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   67.106577] *** VIC will operate in FULL mode with complete buffer operations ***
[   67.106582] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   67.106589] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   67.106595] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   67.106602] *** VIC PROBE: Stored vic_dev pointer 805ce400 in subdev dev_priv ***
[   67.106608] *** VIC PROBE: Set host_priv to vic_dev 805ce400 for Binary Ninja compatibility ***
[   67.106614] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   67.106621] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   67.106628] *** tx_isp_subdev_init: pdev=c06de348, sd=805ce400, ops=c06de7d0 ***
[   67.106635] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.106642] *** tx_isp_subdev_init: ops=c06de7d0, ops->core=c06de7ec ***
[   67.106648] *** tx_isp_subdev_init: ops->core->init=c06a9f74 ***
[   67.106654] *** tx_isp_subdev_init: Set sd->dev=c06de358, sd->pdev=c06de348 ***
[   67.106661] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   67.106667] tx_isp_module_init: Module initialized for isp-w02
[   67.106673] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.106681] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   67.106688] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   67.106698] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c069ca18, thread=c068f584, flags=0x80, name=isp-w02, dev_id=811d0000) ***
[   67.106706] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c069ca18, thread=c068f584 ***
[   67.108969] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   67.108980] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   67.108987] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   67.108996] tx_isp_subdev_init: platform_get_resource returned c06de440 for device isp-w02
[   67.109004] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   67.109013] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   67.109020] isp_subdev_init_clks: Using platform data clock arrays: c06de430
[   67.109026] isp_subdev_init_clks: Using platform data clock configs
[   67.109034] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.109050] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.109056] Clock cgu_isp enabled successfully
[   67.109063] Platform data clock[1]: name=isp, rate=65535
[   67.109070] Clock isp enabled successfully
[   67.123364] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   67.123379] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   67.123388] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   67.123398] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   67.123410] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   67.123420] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   67.123429] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   67.123438] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   67.123451] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   67.123460] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   67.123470] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   67.123478] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   67.123488] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   67.123497] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   67.123507] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   67.123516] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   67.123525] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   67.123534] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   67.123544] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   67.123553] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   67.123562] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   67.123572] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   67.123581] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   67.123590] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   67.123600] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   67.123610] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   67.123619] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   67.123634] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   67.123644] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   67.123653] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   67.129395] CPM clock gates configured
[   67.129408] isp_subdev_init_clks: Successfully initialized 2 clocks
[   67.129418] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de348, sd=805ce400, ourISPdev=811d0000 ***
[   67.129426] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=811d0000 ***
[   67.129432] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   67.129437] *** DEBUG: About to check device name matches ***
[   67.129442] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   67.129449] *** DEBUG: Retrieved vic_dev from subdev data: 805ce400 ***
[   67.129455] *** DEBUG: About to set ourISPdev->vic_dev = 805ce400 ***
[   67.129461] *** DEBUG: ourISPdev before linking: 811d0000 ***
[   67.129466] *** DEBUG: ourISPdev->vic_dev set to: 805ce400 ***
[   67.129472] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   67.129478] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   67.129484] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   67.129492] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   67.129497] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   67.129503] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   67.129508] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   67.129530] *** Platform device 1 (isp-w02) registered successfully ***
[   67.129537] *** Registering platform device 2 from platform data ***
[   67.129688] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   67.129701] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   67.129710] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.129719] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   67.129729] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.129738] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   67.129752] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.129761] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.129770] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   67.129780] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   67.129790] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   67.129800] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   67.129809] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   67.129818] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   67.129828] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   67.129837] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   67.129846] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   67.129856] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   67.129865] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   67.129876] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   67.129885] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   67.131913] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   67.131932] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   67.131942] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   67.131952] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.131960] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.131970] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   67.131980] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   67.131990] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   67.132015] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   67.132024] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   67.132035] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   67.132044] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.132056] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.132066] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.132074] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   67.132084] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.132093] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.132102] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   67.132113] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   67.132122] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   67.132376] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   67.132386] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132396] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132405] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132414] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   67.132424] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132433] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132443] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   67.132452] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   67.132462] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   67.132471] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   67.132480] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   67.132490] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   67.132499] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   67.132509] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   67.132518] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   67.132529] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   67.132538] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   67.132548] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   67.132557] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   67.132566] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   67.136876] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   67.136892] *** tx_isp_subdev_init: pdev=c06de158, sd=811e3000, ops=c06df6b4 ***
[   67.136898] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.136905] *** tx_isp_subdev_init: ops=c06df6b4, ops->core=c06df6d4 ***
[   67.136911] *** tx_isp_subdev_init: ops->core->init=c06b63c0 ***
[   67.136918] *** tx_isp_subdev_init: Set sd->dev=c06de168, sd->pdev=c06de158 ***
[   67.136924] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06df6b4 ***
[   67.136931] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06de850 ***
[   67.136937] tx_isp_module_init: Module initialized for isp-w01
[   67.136943] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.136951] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de158, sd=811e3000, ourISPdev=811d0000 ***
[   67.136958] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=811d0000 ***
[   67.136964] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   67.136970] *** DEBUG: About to check device name matches ***
[   67.136975] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   67.136981] *** LINKED VIN device: 811e3000 ***
[   67.136988] *** VIN SUBDEV OPS CONFIGURED: core=c06df6d4, video=c06df6c8, s_stream=c06b65b8 ***
[   67.136995] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   67.137002] *** VIN PROBE: Set dev_priv to vin_dev 811e3000 AFTER subdev_init ***
[   67.137008] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   67.137027] *** Platform device 2 (isp-w01) registered successfully ***
[   67.137034] *** Registering platform device 3 from platform data ***
[   67.139578] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   67.139594] *** tx_isp_subdev_init: pdev=c06de018, sd=811e3400, ops=c06de904 ***
[   67.139600] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.139607] *** tx_isp_subdev_init: ops=c06de904, ops->core=c06e578c ***
[   67.139613] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   67.139620] *** tx_isp_subdev_init: Set sd->dev=c06de028, sd->pdev=c06de018 ***
[   67.139626] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06de904 ***
[   67.139633] *** tx_isp_subdev_init: ops->sensor=c06e5780, csi_subdev_ops=c06de850 ***
[   67.139639] tx_isp_module_init: Module initialized for isp-fs
[   67.139645] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.139651] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   67.139658] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   67.139664] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   67.139672] *** FS PROBE: Set dev_priv to fs_dev 811e3400 AFTER subdev_init ***
[   67.139678] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   67.139698] *** Platform device 3 (isp-fs) registered successfully ***
[   67.139704] *** Registering platform device 4 from platform data ***
[   67.142190] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   67.142203] *** tx_isp_create_core_device: Creating ISP core device ***
[   67.142212] *** tx_isp_create_core_device: Core device created successfully: 805ce800 ***
[   67.142219] *** CORE PROBE: Set dev_priv to core_dev 805ce800 ***
[   67.142226] *** CORE PROBE: Set host_priv to core_dev 805ce800 - PREVENTS BadVA CRASH ***
[   67.142232] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   67.142240] *** tx_isp_subdev_init: pdev=c06ddee0, sd=805ce800, ops=c06de608 ***
[   67.142246] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.142253] *** tx_isp_subdev_init: ops=c06de608, ops->core=c06de634 ***
[   67.142259] *** tx_isp_subdev_init: ops->core->init=c06a6aa8 ***
[   67.142266] *** tx_isp_subdev_init: Set sd->dev=c06ddef0, sd->pdev=c06ddee0 ***
[   67.142272] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   67.142278] tx_isp_module_init: Module initialized for isp-m0
[   67.142284] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.142293] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   67.142300] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   67.142310] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c069ca18, thread=c068f584, flags=0x80, name=isp-m0, dev_id=811d0000) ***
[   67.142318] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c069ca18, thread=c068f584 ***
[   67.144583] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   67.144594] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   67.144602] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   67.144610] tx_isp_subdev_init: platform_get_resource returned c06ddfe0 for device isp-m0
[   67.144618] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   67.144629] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   67.144636] isp_subdev_init_clks: Using platform data clock arrays: c06ddfc8
[   67.144642] isp_subdev_init_clks: Using platform data clock configs
[   67.144649] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.144658] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.144664] Clock cgu_isp enabled successfully
[   67.144671] Platform data clock[1]: name=isp, rate=65535
[   67.144678] Clock isp enabled successfully
[   67.144685] Platform data clock[2]: name=csi, rate=65535
[   67.144692] Clock csi enabled successfully
[   67.169397] CPM clock gates configured
[   67.169410] isp_subdev_init_clks: Successfully initialized 3 clocks
[   67.169420] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ddee0, sd=805ce800, ourISPdev=811d0000 ***
[   67.169429] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=811d0000 ***
[   67.169434] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   67.169440] *** DEBUG: About to check device name matches ***
[   67.169446] *** DEBUG: CORE device name matched! Setting up Core device ***
[   67.169452] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   67.169460] *** tx_isp_link_core_device: Linking core device 805ce800 to ISP device 811d0000 ***
[   67.169466] *** tx_isp_link_core_device: Core device linked successfully ***
[   67.169472] *** Core subdev already registered at slot 3: 805ce800 ***
[   67.169478] *** LINKED CORE device: 805ce800 ***
[   67.169484] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   67.169489] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   67.169496] *** tx_isp_core_device_init: Initializing core device: 805ce800 ***
[   67.169508] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   67.169513] *** tx_isp_core_device_init: Core device initialized successfully ***
[   67.169519] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   67.169526] *** tx_isp_link_core_device: Linking core device 805ce800 to ISP device 811d0000 ***
[   67.169532] *** tx_isp_link_core_device: Core device linked successfully ***
[   67.169538] *** Core subdev already registered at slot 3: 805ce800 ***
[   67.169552] *** tx_isp_core_probe: Assigned frame_channels=805cec00 to core_dev ***
[   67.169557] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   67.169563] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   67.169568] *** tx_isp_core_probe: Calling sensor_early_init ***
[   67.169574] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   67.169580] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   67.169586] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   67.169592] ispcore_slake_module: VIC device=805ce400, state=1ispcore_slake_module: Processing subdevices
[   67.169601] *** DEBUG: isp_dev=811d0000, isp_dev->subdevs=811d3274 ***<6>[   67.169609] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   67.169616] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   67.169622] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   67.169627] ispcore_slake_module: CSI slake success
[   67.169631] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   67.169638] *** tx_isp_vic_slake_subdev: ENTRY - sd=805ce400 ***
[   67.169644] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=805ce400, current state=1 ***
[   67.169651] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   67.169656] ispcore_slake_module: VIC slake success
[   67.169661] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   67.169666] ispcore_slake_module: Managing ISP clocks
[   67.169670] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   67.169678] ispcore_slake_module: Complete, result=0<6>[   67.169684] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   67.169688] *** tx_isp_core_probe: Core device setup complete ***
[   67.169694] ***   - Core device: 805ce800 ***
[   67.169700] ***   - Channel count: 6 ***
[   67.169705] ***   - Linked to ISP device: 811d0000 ***
[   67.169710] *** tx_isp_core_probe: Initializing core tuning system ***
[   67.169716] isp_core_tuning_init: Initializing tuning data structure
[   67.169728] isp_core_tuning_init: Tuning data structure initialized at 84d2e000
[   67.169734] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   67.169739] *** SAFE: mode_flag properly initialized using struct member access ***
[   67.169744] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   67.169750] *** tx_isp_core_probe: Set platform driver data ***
[   67.169755] *** tx_isp_core_probe: Set global core device reference ***
[   67.169760] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   67.169766] ***   - Core device: 805ce800 ***
[   67.169772] ***   - Tuning device: 84d2e000 ***
[   67.169777] *** tx_isp_core_probe: Creating frame channel devices ***
[   67.169782] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   67.177294] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   67.179588] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   67.182504] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   67.185047] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   67.185058] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   67.185064] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   67.185069] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   67.185075] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   67.185084] tisp_code_create_tuning_node: Allocated dynamic major 251
[   67.197540] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   67.197552] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   67.197557] *** tx_isp_core_probe: Core probe completed successfully ***
[   67.197578] *** Platform device 4 (isp-m0) registered successfully ***
[   67.197584] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   67.197606] *** Created /proc/jz/isp directory ***
[   67.197614] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   67.197623] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   67.197630] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   67.197637] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06abe00 ***
[   67.197644] *** PROC ENTRY FIX: Using ISP device 811d0000 instead of VIC device 805ce400 for isp-w02 ***
[   67.197653] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   67.197660] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   67.197668] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   67.197678] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   67.197686] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   67.197692] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   67.197698] *** Misc device registration handled via main tx-isp device ***
[   67.197703] *** Misc device registration handled via main tx-isp device ***
[   67.197708] *** Misc device registration handled via main tx-isp device ***
[   67.197714] *** Misc device registration handled via main tx-isp device ***
[   67.197719] *** Misc device registration handled via main tx-isp device ***
[   67.197724] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   67.197733] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   67.197740] *** Frame channel 1 initialized: 640x360, state=2 ***
[   67.197746] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   67.197753] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 805ce400 ***
[   67.197759] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   67.197764] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   67.197770] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   67.197776] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   67.197781] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   67.197786] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   67.197792] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   67.197798] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   67.197803] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   67.197809] *** PROBE: Binary Ninja reference implementation complete ***
[   67.199656] *** tx_isp_init: Platform device and driver registered successfully ***
[   67.212938] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   67.215864] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   67.215873] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.215883] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   67.219462] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   67.221300] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 90.000 ms)
[   67.221341] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 90.000 ms)
[   67.221350] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 90.000 ms)
[   68.371158] === gc2053 SENSOR MODULE INIT ===
[   68.373632] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   67.136924] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06df6b4 ***
[   67.136931] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06de850 ***
[   67.136937] tx_isp_module_init: Module initialized for isp-w01
[   67.136943] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.136951] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de158, sd=811e3000, ourISPdev=811d0000 ***
[   67.136958] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=811d0000 ***
[   67.136964] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   67.136970] *** DEBUG: About to check device name matches ***
[   67.136975] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   67.136981] *** LINKED VIN device: 811e3000 ***
[   67.136988] *** VIN SUBDEV OPS CONFIGURED: core=c06df6d4, video=c06df6c8, s_stream=c06b65b8 ***
[   67.136995] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   67.137002] *** VIN PROBE: Set dev_priv to vin_dev 811e3000 AFTER subdev_init ***
[   67.137008] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   67.137027] *** Platform device 2 (isp-w01) registered successfully ***
[   67.137034] *** Registering platform device 3 from platform data ***
[   67.139578] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   67.139594] *** tx_isp_subdev_init: pdev=c06de018, sd=811e3400, ops=c06de904 ***
[   67.139600] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.139607] *** tx_isp_subdev_init: ops=c06de904, ops->core=c06e578c ***
[   67.139613] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   67.139620] *** tx_isp_subdev_init: Set sd->dev=c06de028, sd->pdev=c06de018 ***
[   67.139626] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06de904 ***
[   67.139633] *** tx_isp_subdev_init: ops->sensor=c06e5780, csi_subdev_ops=c06de850 ***
[   67.139639] tx_isp_module_init: Module initialized for isp-fs
[   67.139645] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.139651] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   67.139658] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   67.139664] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   67.139672] *** FS PROBE: Set dev_priv to fs_dev 811e3400 AFTER subdev_init ***
[   67.139678] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   67.139698] *** Platform device 3 (isp-fs) registered successfully ***
[   67.139704] *** Registering platform device 4 from platform data ***
[   67.142190] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   67.142203] *** tx_isp_create_core_device: Creating ISP core device ***
[   67.142212] *** tx_isp_create_core_device: Core device created successfully: 805ce800 ***
[   67.142219] *** CORE PROBE: Set dev_priv to core_dev 805ce800 ***
[   67.142226] *** CORE PROBE: Set host_priv to core_dev 805ce800 - PREVENTS BadVA CRASH ***
[   67.142232] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   67.142240] *** tx_isp_subdev_init: pdev=c06ddee0, sd=805ce800, ops=c06de608 ***
[   67.142246] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   67.142253] *** tx_isp_subdev_init: ops=c06de608, ops->core=c06de634 ***
[   67.142259] *** tx_isp_subdev_init: ops->core->init=c06a6aa8 ***
[   67.142266] *** tx_isp_subdev_init: Set sd->dev=c06ddef0, sd->pdev=c06ddee0 ***
[   67.142272] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   67.142278] tx_isp_module_init: Module initialized for isp-m0
[   67.142284] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   67.142293] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   67.142300] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   67.142310] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c069ca18, thread=c068f584, flags=0x80, name=isp-m0, dev_id=811d0000) ***
[   67.142318] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c069ca18, thread=c068f584 ***
[   67.144583] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   67.144594] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   67.144602] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   67.144610] tx_isp_subdev_init: platform_get_resource returned c06ddfe0 for device isp-m0
[   67.144618] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   67.144629] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   67.144636] isp_subdev_init_clks: Using platform data clock arrays: c06ddfc8
[   67.144642] isp_subdev_init_clks: Using platform data clock configs
[   67.144649] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.144658] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.144664] Clock cgu_isp enabled successfully
[   67.144671] Platform data clock[1]: name=isp, rate=65535
[   67.144678] Clock isp enabled successfully
[   67.144685] Platform data clock[2]: name=csi, rate=65535
[   67.144692] Clock csi enabled successfully
[   67.169397] CPM clock gates configured
[   67.169410] isp_subdev_init_clks: Successfully initialized 3 clocks
[   67.169420] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ddee0, sd=805ce800, ourISPdev=811d0000 ***
[   67.169429] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=811d0000 ***
[   67.169434] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   67.169440] *** DEBUG: About to check device name matches ***
[   67.169446] *** DEBUG: CORE device name matched! Setting up Core device ***
[   67.169452] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   67.169460] *** tx_isp_link_core_device: Linking core device 805ce800 to ISP device 811d0000 ***
[   67.169466] *** tx_isp_link_core_device: Core device linked successfully ***
[   67.169472] *** Core subdev already registered at slot 3: 805ce800 ***
[   67.169478] *** LINKED CORE device: 805ce800 ***
[   67.169484] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   67.169489] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   67.169496] *** tx_isp_core_device_init: Initializing core device: 805ce800 ***
[   67.169508] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   67.169513] *** tx_isp_core_device_init: Core device initialized successfully ***
[   67.169519] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   67.169526] *** tx_isp_link_core_device: Linking core device 805ce800 to ISP device 811d0000 ***
[   67.169532] *** tx_isp_link_core_device: Core device linked successfully ***
[   67.169538] *** Core subdev already registered at slot 3: 805ce800 ***
[   67.169552] *** tx_isp_core_probe: Assigned frame_channels=805cec00 to core_dev ***
[   67.169557] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   67.169563] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   67.169568] *** tx_isp_core_probe: Calling sensor_early_init ***
[   67.169574] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   67.169580] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   67.169586] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   67.169592] ispcore_slake_module: VIC device=805ce400, state=1ispcore_slake_module: Processing subdevices
[   67.169601] *** DEBUG: isp_dev=811d0000, isp_dev->subdevs=811d3274 ***<6>[   67.169609] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   67.169616] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   67.169622] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   67.169627] ispcore_slake_module: CSI slake success
[   67.169631] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   67.169638] *** tx_isp_vic_slake_subdev: ENTRY - sd=805ce400 ***
[   67.169644] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=805ce400, current state=1 ***
[   67.169651] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   67.169656] ispcore_slake_module: VIC slake success
[   67.169661] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   67.169666] ispcore_slake_module: Managing ISP clocks
[   67.169670] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   67.169678] ispcore_slake_module: Complete, result=0<6>[   67.169684] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   67.169688] *** tx_isp_core_probe: Core device setup complete ***
[   67.169694] ***   - Core device: 805ce800 ***
[   67.169700] ***   - Channel count: 6 ***
[   67.169705] ***   - Linked to ISP device: 811d0000 ***
[   67.169710] *** tx_isp_core_probe: Initializing core tuning system ***
[   67.169716] isp_core_tuning_init: Initializing tuning data structure
[   67.169728] isp_core_tuning_init: Tuning data structure initialized at 84d2e000
[   67.169734] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   67.169739] *** SAFE: mode_flag properly initialized using struct member access ***
[   67.169744] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   67.169750] *** tx_isp_core_probe: Set platform driver data ***
[   67.169755] *** tx_isp_core_probe: Set global core device reference ***
[   67.169760] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   67.169766] ***   - Core device: 805ce800 ***
[   67.169772] ***   - Tuning device: 84d2e000 ***
[   67.169777] *** tx_isp_core_probe: Creating frame channel devices ***
[   67.169782] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   67.177294] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   67.179588] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   67.182504] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   67.185047] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   67.185058] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   67.185064] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   67.185069] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   67.185075] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   67.185084] tisp_code_create_tuning_node: Allocated dynamic major 251
[   67.197540] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   67.197552] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   67.197557] *** tx_isp_core_probe: Core probe completed successfully ***
[   67.197578] *** Platform device 4 (isp-m0) registered successfully ***
[   67.197584] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   67.197606] *** Created /proc/jz/isp directory ***
[   67.197614] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   67.197623] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   67.197630] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   67.197637] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06abe00 ***
[   67.197644] *** PROC ENTRY FIX: Using ISP device 811d0000 instead of VIC device 805ce400 for isp-w02 ***
[   67.197653] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   67.197660] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   67.197668] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   67.197678] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   67.197686] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   67.197692] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   67.197698] *** Misc device registration handled via main tx-isp device ***
[   67.197703] *** Misc device registration handled via main tx-isp device ***
[   67.197708] *** Misc device registration handled via main tx-isp device ***
[   67.197714] *** Misc device registration handled via main tx-isp device ***
[   67.197719] *** Misc device registration handled via main tx-isp device ***
[   67.197724] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   67.197733] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   67.197740] *** Frame channel 1 initialized: 640x360, state=2 ***
[   67.197746] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   67.197753] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 805ce400 ***
[   67.197759] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   67.197764] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   67.197770] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   67.197776] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   67.197781] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   67.197786] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   67.197792] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   67.197798] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   67.197803] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   67.197809] *** PROBE: Binary Ninja reference implementation complete ***
[   67.199656] *** tx_isp_init: Platform device and driver registered successfully ***
[   67.212938] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   67.215864] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   67.215873] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   67.215883] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   67.219462] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   67.221300] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 90.000 ms)
[   67.221341] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 90.000 ms)
[   67.221350] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 90.000 ms)
[   68.371158] === gc2053 SENSOR MODULE INIT ===
[   68.373632] gc2053 I2C driver registered, waiting for device creation by ISP
[   74.031196] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   74.031210] === ISP Subdevice Array Status ===
[   74.031219]   [0]: isp-w00 (sd=805ce000)
[   74.031226]   [1]: isp-w02 (sd=805ce400)
[   74.031232]   [2]: isp-w01 (sd=811e3000)
[   74.031239]   [3]: isp-m0 (sd=805ce800)
[   74.031244]   [4]: (empty)
[   74.031250]   [5]: (empty)
[   74.031254]   [6]: (empty)
[   74.031260]   [7]: (empty)
[   74.031264]   [8]: (empty)
[   74.031270]   [9]: (empty)
[   74.031274]   [10]: (empty)
[   74.031280]   [11]: (empty)
[   74.031284]   [12]: (empty)
[   74.031290]   [13]: (empty)
[   74.031295]   [14]: (empty)
[   74.031300]   [15]: (empty)
[   74.031304] === End Subdevice Array ===
[   74.031311] *** tx_isp_open: Found core subdev 805ce800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   74.031318] *** DEBUG: core_sd->dev_priv=805ce800, core_sd->host_priv=805ce800 ***
[   74.031325] *** DEBUG: core_sd->pdev=c06ddee0, core_sd->ops=c06de608 ***
[   74.031332] *** ispcore_core_ops_init: ENTRY - sd=805ce800, on=1 ***
[   74.031339] *** ispcore_core_ops_init: sd->dev_priv=805ce800, sd->host_priv=805ce800 ***
[   74.031346] *** ispcore_core_ops_init: sd->pdev=c06ddee0, sd->ops=c06de608 ***
[   74.031352] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   74.031358] *** ispcore_core_ops_init: ISP device=811d0000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   74.031366] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.031372] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   74.031377] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   74.031382] *** ispcore_core_ops_init: s0 (core_dev) = 805ce800 from sd->host_priv ***
[   74.031390] ispcore_core_ops_init: core_dev=805ce800, vic_dev=805ce400, vic_state=1
[   74.031394] ispcore_core_ops_init: Complete, result=0<6>[   74.031400] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   74.031406] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   74.031748] ISP IOCTL: cmd=0x805056c1 arg=0x77d88d60
[   74.031763] subdev_sensor_ops_ioctl: cmd=0x2000000
[   74.031769] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   74.031775] *** Creating I2C sensor device on adapter 0 ***
[   74.031783] *** Creating I2C device: gc2053 at 0x37 ***
[   74.031788] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   74.031796] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   74.031802] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   74.034628] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   74.038774] === GC2053 SENSOR PROBE START ===
[   74.038790] sensor_probe: client=85562d00, addr=0x37, adapter=84074c10 (i2c0)
[   74.038796] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   74.038802] Requesting reset GPIO 18
[   74.038810] GPIO reset sequence: HIGH -> LOW -> HIGH
[   74.259459] GPIO reset sequence completed successfully
[   74.259472] === GPIO INITIALIZATION COMPLETE ===
[   74.259482] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   74.259497] sensor_probe: data_interface=1, sensor_max_fps=30
[   74.259503] sensor_probe: MIPI 30fps
[   74.259510] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   74.259518] *** tx_isp_subdev_init: pdev=c0708168, sd=85f31c00, ops=c0708248 ***
[   74.259524] *** tx_isp_subdev_init: ourISPdev=811d0000 ***
[   74.259531] *** tx_isp_subdev_init: ops=c0708248, ops->core=c0708274 ***
[   74.259537] *** tx_isp_subdev_init: ops->core->init=c07056bc ***
[   74.259544] *** tx_isp_subdev_init: Set sd->dev=c0708178, sd->pdev=c0708168 ***
[   74.259551] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c0708248, ops->sensor=c070825c ***
[   74.259557] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   74.259564] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f31c00 ***
[   74.259570] *** tx_isp_subdev_init: SENSOR ops=c0708248, ops->sensor=c070825c ***
[   74.259576] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   74.259582] tx_isp_module_init: Module initialized for (null)
[   74.259588] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.259597] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0708168, sd=85f31c00, ourISPdev=811d0000 ***
[   74.259604] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=811d0000 ***
[   74.259610] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   74.259615] *** DEBUG: About to check device name matches ***
[   74.259622] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   74.259628] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   74.259635] *** SENSOR subdev: 85f31c00, ops: c0708248 ***
[   74.259641] *** SENSOR ops->sensor: c070825c ***
[   74.259646] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   74.259652] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   74.259724] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   74.259732] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   74.259739] sensor_probe: I2C client association complete
[   74.259747]   sd=85f31c00, client=85562d00, addr=0x37, adapter=i2c0
[   74.259752] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   74.259761] sensor_read: reg=0xf0, client=85562d00, adapter=i2c0, addr=0x37
[   74.260170] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   74.260177] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   74.260182] *** SUCCESS: I2C communication working after GPIO reset! ***
[   74.260190] sensor_read: reg=0xf1, client=85562d00, adapter=i2c0, addr=0x37
[   74.260680] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   74.260687] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   74.260692] === I2C COMMUNICATION TEST COMPLETE ===
[   74.260700] Registering gc2053 with ISP framework (sd=85f31c00, sensor=85f31c00)
[   74.260705] gc2053 registered with ISP framework successfully
[   74.260726] *** MIPS-SAFE: I2C device created successfully at 0x85562d00 ***
[   74.260733] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   74.260740] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   74.260746] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   74.260753] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   74.260788] ISP IOCTL: cmd=0xc050561a arg=0x7f8b0328
[   74.260795] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   74.260802] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   74.260810] ISP IOCTL: cmd=0xc050561a arg=0x7f8b0328
[   74.260830] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   74.260837] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   74.260845] ISP IOCTL: cmd=0xc0045627 arg=0x7f8b0380
[   74.260856] ISP IOCTL: cmd=0x800856d5 arg=0x7f8b0378
[   74.260861] TX_ISP_GET_BUF: IOCTL handler called
[   74.260868] TX_ISP_GET_BUF: core_dev=805ce800, isp_dev=811d0000
[   74.260874] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   74.260882] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   74.328858] ISP IOCTL: cmd=0x800856d4 arg=0x7f8b0378
[   74.328873] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   74.339509] ISP IOCTL: cmd=0x40045626 arg=0x7f8b0390
[   74.339524] subdev_sensor_ops_ioctl: cmd=0x2000003
[   74.339530] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   74.339536] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   74.339542] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   74.339552] ISP IOCTL: cmd=0x80045612 arg=0x0
[   74.339558] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   74.339564] === ISP Subdevice Array Status ===
[   74.339572]   [0]: isp-w00 (sd=805ce000)
[   74.339579]   [1]: isp-w02 (sd=805ce400)
[   74.339586]   [2]: isp-w01 (sd=811e3000)
[   74.339592]   [3]: isp-m0 (sd=805ce800)
[   74.339598]   [4]: gc2053 (sd=85f31c00)
[   74.339605]   [5]: gc2053 (sd=85f31c00)
[   74.339610]   [6]: (empty)
[   74.339615]   [7]: (empty)
[   74.339620]   [8]: (empty)
[   74.339625]   [9]: (empty)
[   74.339630]   [10]: (empty)
[   74.339635]   [11]: (empty)
[   74.339640]   [12]: (empty)
[   74.339645]   [13]: (empty)
[   74.339650]   [14]: (empty)
[   74.339656]   [15]: (empty)
[   74.339660] === End Subdevice Array ===
[   74.339665] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   74.339671] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   74.339677] *** ispcore_activate_module: Fixed for our struct layouts ***
[   74.339682] *** VIC device in state 1, proceeding with activation ***
[   74.339689] *** CLOCK CONFIGURATION SECTION: clk_array=85f61f00, clk_count=2 ***
[   74.339697] Clock 0 set to 100000000 Hz
[   74.339703] Clock 0 enabled
[   74.339709] Clock 1 set to 100000000 Hz
[   74.339714] Clock 1 enabled
[   74.339719] *** SUBDEVICE VALIDATION SECTION ***
[   74.339724] VIC device state set to 2 (activated)
[   74.339729] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   74.339734] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   74.339740] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   74.339744] *** SUBDEVICE INITIALIZATION LOOP ***
[   74.339750] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   74.339756] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   74.339764] *** SENSOR_INIT: gc2053 enable=1 ***
[   74.339772] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   74.339778] *** CALLING SENSOR_WRITE_ARRAY WITH c0708e20 (should be 137 registers) ***
[   74.339788] sensor_write: reg=0xfe val=0x80, client=85562d00, adapter=i2c0, addr=0x37
[   74.340110] sensor_write: reg=0xfe val=0x80 SUCCESS
[   74.340117] sensor_write_array: reg[1] 0xfe=0x80 OK
[   74.340126] sensor_write: reg=0xfe val=0x80, client=85562d00, adapter=i2c0, addr=0x37
[   74.340428] sensor_write: reg=0xfe val=0x80 SUCCESS
[   74.340436] sensor_write_array: reg[2] 0xfe=0x80 OK
[   74.340444] sensor_write: reg=0xfe val=0x80, client=85562d00, adapter=i2c0, addr=0x37
[   74.340757] sensor_write: reg=0xfe val=0x80 SUCCESS
[   74.340764] sensor_write_array: reg[3] 0xfe=0x80 OK
[   74.340772] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.341086] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.341093] sensor_write_array: reg[4] 0xfe=0x00 OK
[   74.341102] sensor_write: reg=0xf2 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.341414] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   74.341422] sensor_write_array: reg[5] 0xf2=0x00 OK
[   74.341430] sensor_write: reg=0xf3 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.341748] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   74.341755] sensor_write_array: reg[6] 0xf3=0x00 OK
[   74.341763] sensor_write: reg=0xf4 val=0x36, client=85562d00, adapter=i2c0, addr=0x37
[   74.342076] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   74.342084] sensor_write_array: reg[7] 0xf4=0x36 OK
[   74.342092] sensor_write: reg=0xf5 val=0xc0, client=85562d00, adapter=i2c0, addr=0x37
[   74.342405] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   74.342412] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   74.342420] sensor_write: reg=0xf6 val=0x44, client=85562d00, adapter=i2c0, addr=0x37
[   74.342734] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   74.342740] sensor_write_array: reg[9] 0xf6=0x44 OK
[   74.342749] sensor_write: reg=0xf7 val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.343062] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   74.343069] sensor_write_array: reg[10] 0xf7=0x01 OK
[   74.343077] sensor_write: reg=0xf8 val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.349491] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   74.349506] sensor_write: reg=0xf9 val=0x40, client=85562d00, adapter=i2c0, addr=0x37
[   74.349824] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   74.349834] sensor_write: reg=0xfc val=0x8e, client=85562d00, adapter=i2c0, addr=0x37
[   74.350145] sensor_write: reg=0xfc val=0x8e SUCCESS
[   74.350154] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.350522] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.350533] sensor_write: reg=0x87 val=0x18, client=85562d00, adapter=i2c0, addr=0x37
[   74.350849] sensor_write: reg=0x87 val=0x18 SUCCESS
[   74.350858] sensor_write: reg=0xee val=0x30, client=85562d00, adapter=i2c0, addr=0x37
[   74.351170] sensor_write: reg=0xee val=0x30 SUCCESS
[   74.351178] sensor_write: reg=0xd0 val=0xb7, client=85562d00, adapter=i2c0, addr=0x37
[   74.351492] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   74.351500] sensor_write: reg=0x03 val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.351813] sensor_write: reg=0x03 val=0x04 SUCCESS
[   74.351822] sensor_write: reg=0x04 val=0x60, client=85562d00, adapter=i2c0, addr=0x37
[   74.352142] sensor_write: reg=0x04 val=0x60 SUCCESS
[   74.352152] sensor_write: reg=0x05 val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.352465] sensor_write: reg=0x05 val=0x04 SUCCESS
[   74.352474] sensor_write: reg=0x06 val=0x4c, client=85562d00, adapter=i2c0, addr=0x37
[   74.352787] sensor_write: reg=0x06 val=0x4c SUCCESS
[   74.352796] sensor_write: reg=0x07 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.353108] sensor_write: reg=0x07 val=0x00 SUCCESS
[   74.353117] sensor_write: reg=0x08 val=0x11, client=85562d00, adapter=i2c0, addr=0x37
[   74.353430] sensor_write: reg=0x08 val=0x11 SUCCESS
[   74.353438] sensor_write: reg=0x09 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.353751] sensor_write: reg=0x09 val=0x00 SUCCESS
[   74.353760] sensor_write: reg=0x0a val=0x02, client=85562d00, adapter=i2c0, addr=0x37
[   74.354072] sensor_write: reg=0x0a val=0x02 SUCCESS
[   74.354081] sensor_write: reg=0x0b val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.354394] sensor_write: reg=0x0b val=0x00 SUCCESS
[   74.354402] sensor_write: reg=0x0c val=0x02, client=85562d00, adapter=i2c0, addr=0x37
[   74.354715] sensor_write: reg=0x0c val=0x02 SUCCESS
[   74.354724] sensor_write: reg=0x0d val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.355036] sensor_write: reg=0x0d val=0x04 SUCCESS
[   74.355045] sensor_write: reg=0x0e val=0x40, client=85562d00, adapter=i2c0, addr=0x37
[   74.359466] sensor_write: reg=0x0e val=0x40 SUCCESS
[   74.359480] sensor_write: reg=0x12 val=0xe2, client=85562d00, adapter=i2c0, addr=0x37
[   74.359798] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   74.359807] sensor_write: reg=0x13 val=0x16, client=85562d00, adapter=i2c0, addr=0x37
[   74.360125] sensor_write: reg=0x13 val=0x16 SUCCESS
[   74.360134] sensor_write: reg=0x19 val=0x0a, client=85562d00, adapter=i2c0, addr=0x37
[   74.360449] sensor_write: reg=0x19 val=0x0a SUCCESS
[   74.360458] sensor_write: reg=0x21 val=0x1c, client=85562d00, adapter=i2c0, addr=0x37
[   74.360760] sensor_write: reg=0x21 val=0x1c SUCCESS
[   74.360772] sensor_write: reg=0x28 val=0x0a, client=85562d00, adapter=i2c0, addr=0x37
[   74.361087] sensor_write: reg=0x28 val=0x0a SUCCESS
[   74.361096] sensor_write: reg=0x29 val=0x24, client=85562d00, adapter=i2c0, addr=0x37
[   74.361410] sensor_write: reg=0x29 val=0x24 SUCCESS
[   74.361418] sensor_write: reg=0x2b val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.361732] sensor_write: reg=0x2b val=0x04 SUCCESS
[   74.361740] sensor_write: reg=0x32 val=0xf8, client=85562d00, adapter=i2c0, addr=0x37
[   74.362053] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   74.362062] sensor_write: reg=0x37 val=0x03, client=85562d00, adapter=i2c0, addr=0x37
[   74.362375] sensor_write: reg=0x37 val=0x03 SUCCESS
[   74.362383] sensor_write: reg=0x39 val=0x15, client=85562d00, adapter=i2c0, addr=0x37
[   74.362696] sensor_write: reg=0x39 val=0x15 SUCCESS
[   74.362705] sensor_write: reg=0x43 val=0x07, client=85562d00, adapter=i2c0, addr=0x37
[   74.363018] sensor_write: reg=0x43 val=0x07 SUCCESS
[   74.363026] sensor_write: reg=0x44 val=0x40, client=85562d00, adapter=i2c0, addr=0x37
[   74.363339] sensor_write: reg=0x44 val=0x40 SUCCESS
[   74.363348] sensor_write: reg=0x46 val=0x0b, client=85562d00, adapter=i2c0, addr=0x37
[   74.363660] sensor_write: reg=0x46 val=0x0b SUCCESS
[   74.363669] sensor_write: reg=0x4b val=0x20, client=85562d00, adapter=i2c0, addr=0x37
[   74.369470] sensor_write: reg=0x4b val=0x20 SUCCESS
[   74.369485] sensor_write: reg=0x4e val=0x08, client=85562d00, adapter=i2c0, addr=0x37
[   74.369804] sensor_write: reg=0x4e val=0x08 SUCCESS
[   74.369812] sensor_write: reg=0x55 val=0x20, client=85562d00, adapter=i2c0, addr=0x37
[   74.370130] sensor_write: reg=0x55 val=0x20 SUCCESS
[   74.370139] sensor_write: reg=0x66 val=0x05, client=85562d00, adapter=i2c0, addr=0x37
[   74.370453] sensor_write: reg=0x66 val=0x05 SUCCESS
[   74.370462] sensor_write: reg=0x67 val=0x05, client=85562d00, adapter=i2c0, addr=0x37
[   74.370764] sensor_write: reg=0x67 val=0x05 SUCCESS
[   74.370774] sensor_write: reg=0x77 val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.371090] sensor_write: reg=0x77 val=0x01 SUCCESS
[   74.371098] sensor_write: reg=0x78 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.371410] sensor_write: reg=0x78 val=0x00 SUCCESS
[   74.371418] sensor_write: reg=0x7c val=0x93, client=85562d00, adapter=i2c0, addr=0x37
[   74.371730] sensor_write: reg=0x7c val=0x93 SUCCESS
[   74.371737] sensor_write_array: reg[50] 0x7c=0x93 OK
[   74.371745] sensor_write: reg=0x8c val=0x12, client=85562d00, adapter=i2c0, addr=0x37
[   74.372059] sensor_write: reg=0x8c val=0x12 SUCCESS
[   74.372067] sensor_write: reg=0x8d val=0x92, client=85562d00, adapter=i2c0, addr=0x37
[   74.372389] sensor_write: reg=0x8d val=0x92 SUCCESS
[   74.372398] sensor_write: reg=0x90 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.372712] sensor_write: reg=0x90 val=0x00 SUCCESS
[   74.372720] sensor_write: reg=0x41 val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.373034] sensor_write: reg=0x41 val=0x04 SUCCESS
[   74.373042] sensor_write: reg=0x42 val=0x9d, client=85562d00, adapter=i2c0, addr=0x37
[   74.373355] sensor_write: reg=0x42 val=0x9d SUCCESS
[   74.373364] sensor_write: reg=0x9d val=0x10, client=85562d00, adapter=i2c0, addr=0x37
[   74.373675] sensor_write: reg=0x9d val=0x10 SUCCESS
[   74.373683] sensor_write: reg=0xce val=0x7c, client=85562d00, adapter=i2c0, addr=0x37
[   74.380618] sensor_write: reg=0xce val=0x7c SUCCESS
[   74.380634] sensor_write: reg=0xd2 val=0x41, client=85562d00, adapter=i2c0, addr=0x37
[   74.380939] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   74.380949] sensor_write: reg=0xd3 val=0xdc, client=85562d00, adapter=i2c0, addr=0x37
[   74.381264] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   74.381273] sensor_write: reg=0xe6 val=0x50, client=85562d00, adapter=i2c0, addr=0x37
[   74.381587] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   74.381596] sensor_write: reg=0xb6 val=0xc0, client=85562d00, adapter=i2c0, addr=0x37
[   74.381910] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   74.381918] sensor_write: reg=0xb0 val=0x70, client=85562d00, adapter=i2c0, addr=0x37
[   74.382231] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   74.382240] sensor_write: reg=0xb1 val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.382553] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   74.382562] sensor_write: reg=0xb2 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.382874] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   74.382883] sensor_write: reg=0xb3 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.383196] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   74.383204] sensor_write: reg=0xb4 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.383518] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   74.383526] sensor_write: reg=0xb8 val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.383839] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   74.383847] sensor_write: reg=0xb9 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.389471] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   74.389486] sensor_write: reg=0x26 val=0x30, client=85562d00, adapter=i2c0, addr=0x37
[   74.389804] sensor_write: reg=0x26 val=0x30 SUCCESS
[   74.389812] sensor_write: reg=0xfe val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.390130] sensor_write: reg=0xfe val=0x01 SUCCESS
[   74.390139] sensor_write: reg=0x40 val=0x23, client=85562d00, adapter=i2c0, addr=0x37
[   74.390454] sensor_write: reg=0x40 val=0x23 SUCCESS
[   74.390462] sensor_write: reg=0x55 val=0x07, client=85562d00, adapter=i2c0, addr=0x37
[   74.390831] sensor_write: reg=0x55 val=0x07 SUCCESS
[   74.390841] sensor_write: reg=0x60 val=0x40, client=85562d00, adapter=i2c0, addr=0x37
[   74.391154] sensor_write: reg=0x60 val=0x40 SUCCESS
[   74.391162] sensor_write: reg=0xfe val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.391477] sensor_write: reg=0xfe val=0x04 SUCCESS
[   74.391486] sensor_write: reg=0x14 val=0x78, client=85562d00, adapter=i2c0, addr=0x37
[   74.391800] sensor_write: reg=0x14 val=0x78 SUCCESS
[   74.391808] sensor_write: reg=0x15 val=0x78, client=85562d00, adapter=i2c0, addr=0x37
[   74.392130] sensor_write: reg=0x15 val=0x78 SUCCESS
[   74.392139] sensor_write: reg=0x16 val=0x78, client=85562d00, adapter=i2c0, addr=0x37
[   74.392453] sensor_write: reg=0x16 val=0x78 SUCCESS
[   74.392462] sensor_write: reg=0x17 val=0x78, client=85562d00, adapter=i2c0, addr=0x37
[   74.392775] sensor_write: reg=0x17 val=0x78 SUCCESS
[   74.392784] sensor_write: reg=0xfe val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.393097] sensor_write: reg=0xfe val=0x01 SUCCESS
[   74.393105] sensor_write: reg=0x92 val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.393418] sensor_write: reg=0x92 val=0x00 SUCCESS
[   74.393427] sensor_write: reg=0x94 val=0x03, client=85562d00, adapter=i2c0, addr=0x37
[   74.393740] sensor_write: reg=0x94 val=0x03 SUCCESS
[   74.393748] sensor_write: reg=0x95 val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.394062] sensor_write: reg=0x95 val=0x04 SUCCESS
[   74.394070] sensor_write: reg=0x96 val=0x38, client=85562d00, adapter=i2c0, addr=0x37
[   74.394383] sensor_write: reg=0x96 val=0x38 SUCCESS
[   74.394392] sensor_write: reg=0x97 val=0x07, client=85562d00, adapter=i2c0, addr=0x37
[   74.399464] sensor_write: reg=0x97 val=0x07 SUCCESS
[   74.399478] sensor_write: reg=0x98 val=0x80, client=85562d00, adapter=i2c0, addr=0x37
[   74.399796] sensor_write: reg=0x98 val=0x80 SUCCESS
[   74.399804] sensor_write: reg=0xfe val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.400122] sensor_write: reg=0xfe val=0x01 SUCCESS
[   74.400132] sensor_write: reg=0x01 val=0x05, client=85562d00, adapter=i2c0, addr=0x37
[   74.400446] sensor_write: reg=0x01 val=0x05 SUCCESS
[   74.400454] sensor_write: reg=0x02 val=0x89, client=85562d00, adapter=i2c0, addr=0x37
[   74.400768] sensor_write: reg=0x02 val=0x89 SUCCESS
[   74.400776] sensor_write: reg=0x04 val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.401078] sensor_write: reg=0x04 val=0x01 SUCCESS
[   74.401089] sensor_write: reg=0x07 val=0xa6, client=85562d00, adapter=i2c0, addr=0x37
[   74.401462] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   74.401476] sensor_write: reg=0x08 val=0xa9, client=85562d00, adapter=i2c0, addr=0x37
[   74.401789] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   74.401798] sensor_write: reg=0x09 val=0xa8, client=85562d00, adapter=i2c0, addr=0x37
[   74.402109] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   74.402118] sensor_write: reg=0x0a val=0xa7, client=85562d00, adapter=i2c0, addr=0x37
[   74.402432] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   74.402440] sensor_write: reg=0x0b val=0xff, client=85562d00, adapter=i2c0, addr=0x37
[   74.402754] sensor_write: reg=0x0b val=0xff SUCCESS
[   74.402763] sensor_write: reg=0x0c val=0xff, client=85562d00, adapter=i2c0, addr=0x37
[   74.403076] sensor_write: reg=0x0c val=0xff SUCCESS
[   74.403084] sensor_write: reg=0x0f val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.403397] sensor_write: reg=0x0f val=0x00 SUCCESS
[   74.403406] sensor_write: reg=0x50 val=0x1c, client=85562d00, adapter=i2c0, addr=0x37
[   74.403719] sensor_write: reg=0x50 val=0x1c SUCCESS
[   74.403728] sensor_write: reg=0x89 val=0x03, client=85562d00, adapter=i2c0, addr=0x37
[   74.404040] sensor_write: reg=0x89 val=0x03 SUCCESS
[   74.404049] sensor_write: reg=0xfe val=0x04, client=85562d00, adapter=i2c0, addr=0x37
[   74.409472] sensor_write: reg=0xfe val=0x04 SUCCESS
[   74.409487] sensor_write: reg=0x28 val=0x86, client=85562d00, adapter=i2c0, addr=0x37
[   74.409806] sensor_write: reg=0x28 val=0x86 SUCCESS
[   74.409814] sensor_write_array: reg[100] 0x28=0x86 OK
[   74.409823] sensor_write: reg=0x29 val=0x86, client=85562d00, adapter=i2c0, addr=0x37
[   74.410142] sensor_write: reg=0x29 val=0x86 SUCCESS
[   74.410151] sensor_write: reg=0x2a val=0x86, client=85562d00, adapter=i2c0, addr=0x37
[   74.410465] sensor_write: reg=0x2a val=0x86 SUCCESS
[   74.410474] sensor_write: reg=0x2b val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.410787] sensor_write: reg=0x2b val=0x68 SUCCESS
[   74.410795] sensor_write: reg=0x2c val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.411163] sensor_write: reg=0x2c val=0x68 SUCCESS
[   74.411173] sensor_write: reg=0x2d val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.411487] sensor_write: reg=0x2d val=0x68 SUCCESS
[   74.411495] sensor_write: reg=0x2e val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.411810] sensor_write: reg=0x2e val=0x68 SUCCESS
[   74.411819] sensor_write: reg=0x2f val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.412144] sensor_write: reg=0x2f val=0x68 SUCCESS
[   74.412153] sensor_write: reg=0x30 val=0x4f, client=85562d00, adapter=i2c0, addr=0x37
[   74.412467] sensor_write: reg=0x30 val=0x4f SUCCESS
[   74.412476] sensor_write: reg=0x31 val=0x68, client=85562d00, adapter=i2c0, addr=0x37
[   74.412789] sensor_write: reg=0x31 val=0x68 SUCCESS
[   74.412798] sensor_write: reg=0x32 val=0x67, client=85562d00, adapter=i2c0, addr=0x37
[   74.413111] sensor_write: reg=0x32 val=0x67 SUCCESS
[   74.413119] sensor_write: reg=0x33 val=0x66, client=85562d00, adapter=i2c0, addr=0x37
[   74.413433] sensor_write: reg=0x33 val=0x66 SUCCESS
[   74.413441] sensor_write: reg=0x34 val=0x66, client=85562d00, adapter=i2c0, addr=0x37
[   74.413755] sensor_write: reg=0x34 val=0x66 SUCCESS
[   74.413763] sensor_write: reg=0x35 val=0x66, client=85562d00, adapter=i2c0, addr=0x37
[   74.414076] sensor_write: reg=0x35 val=0x66 SUCCESS
[   74.414085] sensor_write: reg=0x36 val=0x66, client=85562d00, adapter=i2c0, addr=0x37
[   74.414397] sensor_write: reg=0x36 val=0x66 SUCCESS
[   74.414406] sensor_write: reg=0x37 val=0x66, client=85562d00, adapter=i2c0, addr=0x37
[   74.419465] sensor_write: reg=0x37 val=0x66 SUCCESS
[   74.419479] sensor_write: reg=0x38 val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.419797] sensor_write: reg=0x38 val=0x62 SUCCESS
[   74.419807] sensor_write: reg=0x39 val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.420125] sensor_write: reg=0x39 val=0x62 SUCCESS
[   74.420134] sensor_write: reg=0x3a val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.420448] sensor_write: reg=0x3a val=0x62 SUCCESS
[   74.420457] sensor_write: reg=0x3b val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.420771] sensor_write: reg=0x3b val=0x62 SUCCESS
[   74.420779] sensor_write: reg=0x3c val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.421149] sensor_write: reg=0x3c val=0x62 SUCCESS
[   74.421159] sensor_write: reg=0x3d val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.421471] sensor_write: reg=0x3d val=0x62 SUCCESS
[   74.421480] sensor_write: reg=0x3e val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.421795] sensor_write: reg=0x3e val=0x62 SUCCESS
[   74.421804] sensor_write: reg=0x3f val=0x62, client=85562d00, adapter=i2c0, addr=0x37
[   74.422117] sensor_write: reg=0x3f val=0x62 SUCCESS
[   74.422126] sensor_write: reg=0xfe val=0x01, client=85562d00, adapter=i2c0, addr=0x37
[   74.422439] sensor_write: reg=0xfe val=0x01 SUCCESS
[   74.422447] sensor_write: reg=0x9a val=0x06, client=85562d00, adapter=i2c0, addr=0x37
[   74.422761] sensor_write: reg=0x9a val=0x06 SUCCESS
[   74.422769] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.423082] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.423091] sensor_write: reg=0x7b val=0x2a, client=85562d00, adapter=i2c0, addr=0x37
[   74.423403] sensor_write: reg=0x7b val=0x2a SUCCESS
[   74.423412] sensor_write: reg=0x23 val=0x2d, client=85562d00, adapter=i2c0, addr=0x37
[   74.423725] sensor_write: reg=0x23 val=0x2d SUCCESS
[   74.423733] sensor_write: reg=0xfe val=0x03, client=85562d00, adapter=i2c0, addr=0x37
[   74.428906] sensor_write: reg=0xfe val=0x03 SUCCESS
[   74.428922] sensor_write: reg=0x01 val=0x27, client=85562d00, adapter=i2c0, addr=0x37
[   74.429243] sensor_write: reg=0x01 val=0x27 SUCCESS
[   74.429252] sensor_write: reg=0x02 val=0x56, client=85562d00, adapter=i2c0, addr=0x37
[   74.429591] sensor_write: reg=0x02 val=0x56 SUCCESS
[   74.429601] sensor_write: reg=0x03 val=0x8e, client=85562d00, adapter=i2c0, addr=0x37
[   74.429919] sensor_write: reg=0x03 val=0x8e SUCCESS
[   74.429927] sensor_write: reg=0x12 val=0x80, client=85562d00, adapter=i2c0, addr=0x37
[   74.430239] sensor_write: reg=0x12 val=0x80 SUCCESS
[   74.430248] sensor_write: reg=0x13 val=0x07, client=85562d00, adapter=i2c0, addr=0x37
[   74.430561] sensor_write: reg=0x13 val=0x07 SUCCESS
[   74.430570] sensor_write: reg=0x15 val=0x12, client=85562d00, adapter=i2c0, addr=0x37
[   74.430883] sensor_write: reg=0x15 val=0x12 SUCCESS
[   74.430891] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   74.431254] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.431264] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   74.431577] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.431583] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   74.431590] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   74.431596] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   74.431603] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   74.431610] *** SENSOR_INIT: gc2053 enable=1 ***
[   74.431616] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   74.431623] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   74.431629] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   74.431636] *** ispcore_core_ops_init: ENTRY - sd=805ce800, on=1 ***
[   74.431643] *** ispcore_core_ops_init: sd->dev_priv=805ce800, sd->host_priv=805ce800 ***
[   74.431650] *** ispcore_core_ops_init: sd->pdev=c06ddee0, sd->ops=c06de608 ***
[   74.431656] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   74.431661] *** ispcore_core_ops_init: ISP device=811d0000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   74.431670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.431678] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   74.431685] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   74.431691] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   74.431696] *** ispcore_core_ops_init: s0 (core_dev) = 805ce800 from sd->host_priv ***
[   74.431703] ispcore_core_ops_init: core_dev=805ce800, vic_dev=805ce400, vic_state=2
[   74.431708] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   74.431717] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   74.431725] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.431733] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   74.431739] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   74.431744] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   74.431749] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   74.431755] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   74.431761] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   74.431768] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   74.431773] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   74.431779] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   74.431785] tisp_event_init: Initializing ISP event system
[   74.431792] tisp_event_init: SAFE event system initialized with 20 nodes
[   74.431798] tisp_event_set_cb: Setting callback for event 4
[   74.431805] tisp_event_set_cb: Event 4 callback set to c06aca40
[   74.431810] tisp_event_set_cb: Setting callback for event 5
[   74.431817] tisp_event_set_cb: Event 5 callback set to c06acf08
[   74.431822] tisp_event_set_cb: Setting callback for event 7
[   74.431829] tisp_event_set_cb: Event 7 callback set to c06acad4
[   74.431834] tisp_event_set_cb: Setting callback for event 9
[   74.431841] tisp_event_set_cb: Event 9 callback set to c06acb5c
[   74.431846] tisp_event_set_cb: Setting callback for event 8
[   74.431853] tisp_event_set_cb: Event 8 callback set to c06acc20
[   74.431859] *** system_irq_func_set: Registered handler c06a5704 at index 13 ***
[   74.449862] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.449879] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   74.449886] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449893] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449900] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449907] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   74.449914] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449921] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449928] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   74.449935] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   74.449942] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   74.449949] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   74.449955] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   74.449962] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   74.449969] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   74.449976] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   74.449982] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   74.449988] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
d[   74.449995] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   74.450001] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   74.450008] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   74.450015] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   74.450021] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   74.450026] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.450033] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   74.450040] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   74.450047] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   74.450053] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   74.450060] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   74.450067] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   74.450073] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   74.450081] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   74.450086] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.450093] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   74.450100] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   74.450107] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   74.450113] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   74.450120] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   74.450127] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   74.450133] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   74.450140] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   74.450146] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   74.450153] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   74.450159] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   74.450167] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   74.450174] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   74.450181] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   74.450187] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   74.450193] *** tisp_init: ISP control register set to enable processing pipeline ***
[   74.450199] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.450205] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   74.450212] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.450218] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   74.450224] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   74.450231] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   74.450237] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   74.450243] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   74.450250] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   74.450255] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   74.450262] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   74.450269] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   74.450276] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   74.450283] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   74.450289] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   74.450296] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   74.450302] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   74.450309] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   74.450315] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   74.450321] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   74.450328] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   74.450335] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   74.450341] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   74.450349] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   74.450357] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   74.450365] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   74.450372] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   74.450379] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   74.450385] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   74.450391] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   74.450397] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   74.450403] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   74.450409] *** This should eliminate green frames by enabling proper color processing ***
[   74.450415] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   74.450422] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   74.450429] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   74.450435] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   74.450441] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   74.450448] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   74.450455] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   74.450461] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   74.450468] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   74.450474] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   74.450479] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   74.450485] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   74.450490] *** tisp_init: Standard tuning parameters loaded successfully ***
[   74.450496] *** tisp_init: Custom tuning parameters loaded successfully ***
[   74.450502] tisp_set_csc_version: Setting CSC version 0
[   74.450508] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   74.450515] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   74.450521] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   74.450527] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.450534] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.450540] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   74.450545] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   74.450551] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   74.450558] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   74.450563] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   74.450570] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   74.450577] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   74.450582] *** tisp_init: ISP processing pipeline fully enabled ***
[   74.450588] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   74.450595] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   74.450601] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   74.450607] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.450614] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.450619] tisp_init: ISP memory buffers configured
[   74.450625] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   74.450632] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   74.450641] tiziano_ae_params_refresh: Refreshing AE parameters
[   74.450655] tiziano_ae_params_refresh: AE parameters refreshed
[   74.450660] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   74.450666] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   74.450671] tiziano_ae_para_addr: Setting up AE parameter addresses
[   74.450677] tiziano_ae_para_addr: AE parameter addresses configured
[   74.450683] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   74.450690] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
m[   74.450697] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   74.450704] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   74.450711] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   74.450717] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   74.450725] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   74.450731] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6df61814 (Binary Ninja EXACT) ***
[   74.450738] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   74.450745] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   74.450751] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   74.450759] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   74.450765] tiziano_ae_set_hardware_param: Parameters written to AE0
[   74.450771] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   74.450777] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   74.450783] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   74.450790] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   74.450797] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   74.450803] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   74.450810] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   74.450817] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   74.450823] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   74.450829] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   74.450836] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   74.450843] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   74.450849] tiziano_ae_set_hardware_param: Parameters written to AE1
[   74.450855] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   74.450863] *** system_irq_func_set: Registered handler c06adc18 at index 10 ***
[   74.468697] *** system_irq_func_set: Registered handler c06add30 at index 27 ***
[   74.479451] *** system_irq_func_set: Registered handler c06adc18 at index 26 ***
[   74.487091] *** system_irq_func_set: Registered handler c06ade18 at index 29 ***
[   74.501929] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   74.502075] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   74.502465] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   74.502479] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   74.502500] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 7370.000 ms)
[   74.504802] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   74.778527] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   74.778534] csi_core_ops_init: sd=805ce000, csi_dev=805ce000, enable=1
[   74.778540] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   74.778545] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   74.778551] *** vic_core_ops_init: ENTRY - sd=805ce400, enable=1 ***
[   74.778557] *** vic_core_ops_init: vic_dev=805ce400, current state check ***
[   74.778564] *** vic_core_ops_init: current_state=3, enable=1 ***
[   74.778569] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   74.778574] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   74.778581] *** ispcore_core_ops_init: ENTRY - sd=805ce800, on=1 ***
[   74.778588] *** ispcore_core_ops_init: sd->dev_priv=805ce800, sd->host_priv=805ce800 ***
[   74.778595] *** ispcore_core_ops_init: sd->pdev=c06ddee0, sd->ops=c06de608 ***
[   74.778601] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   74.778606] *** ispcore_core_ops_init: ISP device=811d0000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   74.778613] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.778621] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   74.778627] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   74.778633] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   74.778638] *** ispcore_core_ops_init: s0 (core_dev) = 805ce800 from sd->host_priv ***
[   74.778645] ispcore_core_ops_init: core_dev=805ce800, vic_dev=805ce400, vic_state=3
[   74.778649] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   74.778659] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   74.778667] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.778674] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   74.778680] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   74.778685] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   74.778690] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   74.778696] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   74.778703] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   74.778709] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   74.778715] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   74.778720] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   74.778725] tisp_event_init: Initializing ISP event system
[   74.778732] tisp_event_init: SAFE event system initialized with 20 nodes
[   74.778737] tisp_event_set_cb: Setting callback for event 4
[   74.778744] tisp_event_set_cb: Event 4 callback set to c06aca40
[   74.778749] tisp_event_set_cb: Setting callback for event 5
[   74.778756] tisp_event_set_cb: Event 5 callback set to c06acf08
[   74.778761] tisp_event_set_cb: Setting callback for event 7
[   74.778768] tisp_event_set_cb: Event 7 callback set to c06acad4
[   74.778773] tisp_event_set_cb: Setting callback for event 9
[   74.778780] tisp_event_set_cb: Event 9 callback set to c06acb5c
[   74.778785] tisp_event_set_cb: Setting callback for event 8
[   74.778791] tisp_event_set_cb: Event 8 callback set to c06acc20
[   74.778799] *** system_irq_func_set: Registered handler c06a5704 at index 13 ***
[   74.797483] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.797499] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   74.797506] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797513] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797520] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797527] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   74.797533] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797541] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797547] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   74.797554] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   74.797561] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   74.797568] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   74.797575] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   74.797581] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   74.797588] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   74.797595] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   74.797601] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   74.797607] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   74.797614] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   74.797621] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   74.797627] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   74.797634] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   74.797639] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   74.797645] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.797652] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   74.797659] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   74.797665] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   74.797672] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   74.797679] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   74.797685] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   74.797693] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   74.797699] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   74.797705] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   74.797712] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   74.797719] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   74.797725] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   74.797732] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   74.797739] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   74.797745] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   74.797752] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   74.797759] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   74.797765] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   74.797771] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   74.797777] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   74.797785] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   74.797793] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   74.797799] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   74.797805] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   74.797811] *** tisp_init: ISP control register set to enable processing pipeline ***
[   74.797817] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.797823] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   74.797831] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.797836] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   74.797842] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   74.797849] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   74.797859] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=811d0000 ***
[   74.805310] *** isp_irq_handle: IRQ 37 received, dev_id=811d0000 ***
[   74.805315] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   74.813035] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=811d0000 ***
[   74.820491] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   74.828215] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   74.835751] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   74.841943] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   74.850018] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06adc18 ***
[   74.858271] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   74.867516] ae0_interrupt_static: Processing AE0 static interrupt
[   74.867523] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   74.867529] ae0_interrupt_static: AE0 static interrupt processed
[   74.867535] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   74.875705] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   74.912001] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 7780.000 ms)
[   74.912015] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 7780.000 ms)
[   74.912033] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   74.914384] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   74.914398] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   74.969462] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   74.969478] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   74.969485] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   74.969491] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   74.969497] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   74.969505] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   74.969512] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   74.969519] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   74.969525] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   74.969532] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   74.969537] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   74.969544] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   74.969551] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   74.969557] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   74.969563] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   74.969570] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   74.969577] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   74.969584] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   74.969593] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   74.969599] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   74.969607] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   74.969613] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   74.969620] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   74.969627] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   74.969632] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   74.969637] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   74.969643] *** This should eliminate green frames by enabling proper color processing ***
[   74.969650] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   74.969656] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   74.969663] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   74.969669] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   74.969676] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   74.969683] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   74.969689] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   74.969696] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   74.969702] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   74.969708] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   74.969713] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   74.969719] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   74.969724] *** tisp_init: Standard tuning parameters loaded successfully ***
[   74.969729] *** tisp_init: Custom tuning parameters loaded successfully ***
[   74.969736] tisp_set_csc_version: Setting CSC version 0
[   74.969742] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   74.969749] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   74.969755] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   74.969761] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.969768] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.969773] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   74.969779] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   74.969785] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   74.969791] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   74.969797] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   74.969803] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   74.969810] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   74.969815] *** tisp_init: ISP processing pipeline fully enabled ***
[   74.969822] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   74.969828] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   74.969834] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   74.969841] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   74.969847] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   74.969853] tisp_init: ISP memory buffers configured
[   74.969857] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   74.969865] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   74.969873] tiziano_ae_params_refresh: Refreshing AE parameters
[   74.969884] tiziano_ae_params_refresh: AE parameters refreshed
[   74.969890] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   74.969896] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   74.969901] tiziano_ae_para_addr: Setting up AE parameter addresses
[   74.969907] tiziano_ae_para_addr: AE parameter addresses configured
[   74.969913] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   74.969920] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   74.969927] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   74.969934] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   74.969941] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   74.969947] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   74.969955] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   74.969961] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6df61814 (Binary Ninja EXACT) ***
[   74.969968] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   74.969975] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   74.969981] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   74.969988] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   74.969994] tiziano_ae_set_hardware_param: Parameters written to AE0
[   74.970000] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   74.970007] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   74.970013] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   74.970020] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   74.970027] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   74.970033] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   74.970039] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   74.970046] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   74.970053] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   74.970059] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   74.970065] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   74.970072] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   74.970078] tiziano_ae_set_hardware_param: Parameters written to AE1
[   74.970083] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   74.970091] *** system_irq_func_set: Registered handler c06adc18 at index 10 ***
[   74.980413] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   74.980427] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   74.986767] *** system_irq_func_set: Registered handler c06add30 at index 27 ***
[   75.004591] *** system_irq_func_set: Registered handler c06adc18 at index 26 ***
[   75.015924] *** system_irq_func_set: Registered handler c06ade18 at index 29 ***
[   75.034889] *** system_irq_func_set: Registered handler c06adda4 at index 28 ***
[   75.049460] *** system_irq_func_set: Registered handler c06ade8c at index 30 ***
[   75.067264] *** system_irq_func_set: Registered handler c06adee0 at index 20 ***
[   75.082915] *** system_irq_func_set: Registered handler c06adf34 at index 18 ***
[   75.095568] *** system_irq_func_set: Registered handler c06adf88 at index 31 ***
[   75.113407] *** system_irq_func_set: Registered handler c06adfdc at index 11 ***
[   75.129472] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   75.129495] tiziano_deflicker_expt: Generated 119 LUT entries
[   75.129502] tisp_event_set_cb: Setting callback for event 1
[   75.129510] tisp_event_set_cb: Event 1 callback set to c06ad818
[   75.129516] tisp_event_set_cb: Setting callback for event 6
[   75.129522] tisp_event_set_cb: Event 6 callback set to c06acd78
[   75.129528] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   75.129534] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   75.129541] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   75.129548] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   75.129555] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   75.129560] tiziano_awb_init: AWB hardware blocks enabled
[   75.129566] tiziano_gamma_init: Initializing Gamma processing
[   75.129571] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   75.129630] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   75.129636] tiziano_gib_init: Initializing GIB processing
[   75.129642] tiziano_lsc_init: Initializing LSC processing
[   75.129646] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   75.129654] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   75.129660] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   75.129667] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   75.129672] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   75.129730] tiziano_ccm_init: Initializing Color Correction Matrix
[   75.129736] tiziano_ccm_init: Using linear CCM parameters
[   75.129742] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   75.129748] jz_isp_ccm: EV=64, CT=9984
[   75.129754] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   75.129760] cm_control: saturation=128
[   75.129765] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   75.129772] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   75.129777] tiziano_ccm_init: CCM initialized successfully
[   75.129782] tiziano_dmsc_init: Initializing DMSC processing
[   75.129788] tiziano_sharpen_init: Initializing Sharpening
[   75.129793] tiziano_sharpen_init: Using linear sharpening parameters
[   75.129798] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   75.129805] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   75.129811] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   75.129837] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   75.129844] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   75.129850] tiziano_sharpen_init: Sharpening initialized successfully
[   75.129855] tiziano_sdns_init: Initializing SDNS processing
[   75.129863] tiziano_sdns_init: Using linear SDNS parameters
[   75.129868] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   75.129875] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   75.129881] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   75.129913] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   75.129920] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   75.129926] tiziano_sdns_init: SDNS processing initialized successfully
[   75.129932] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   75.129937] tiziano_mdns_init: Using linear MDNS parameters
[   75.129947] tiziano_mdns_init: MDNS processing initialized successfully
[   75.129952] tiziano_clm_init: Initializing CLM processing
[   75.129958] tiziano_dpc_init: Initializing DPC processing
[   75.129963] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   75.129969] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   75.129976] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   75.129981] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   75.129996] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   75.130002] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   75.130008] tiziano_hldc_init: Initializing HLDC processing
[   75.130014] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   75.130021] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   75.130028] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   75.130034] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   75.130041] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   75.130048] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   75.130055] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   75.130062] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   75.130069] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   75.130076] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   75.130082] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   75.130090] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   75.130096] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   75.130102] tiziano_adr_params_refresh: Refreshing ADR parameters
[   75.130108] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   75.130113] tiziano_adr_params_init: Initializing ADR parameter arrays
[   75.130120] tisp_adr_set_params: Writing ADR parameters to registers
[   75.130152] tisp_adr_set_params: ADR parameters written to hardware
[   75.130158] tisp_event_set_cb: Setting callback for event 18
[   75.130164] tisp_event_set_cb: Event 18 callback set to c06adf34
[   75.130170] tisp_event_set_cb: Setting callback for event 2
[   75.130176] tisp_event_set_cb: Event 2 callback set to c06aca14
[   75.130181] tiziano_adr_init: ADR processing initialized successfully
[   75.130188] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   75.130193] tiziano_bcsh_init: Initializing BCSH processing
[   75.130198] tiziano_ydns_init: Initializing YDNS processing
[   75.130203] tiziano_rdns_init: Initializing RDNS processing
[   75.130208] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   75.130221] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f88000 (Binary Ninja EXACT) ***
[   75.130228] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f89000 (Binary Ninja EXACT) ***
[   75.130236] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f8a000 (Binary Ninja EXACT) ***
[   75.130242] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f8b000 (Binary Ninja EXACT) ***
[   75.130249] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f8c000 (Binary Ninja EXACT) ***
[   75.130256] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f8c800 (Binary Ninja EXACT) ***
[   75.130263] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f8d000 (Binary Ninja EXACT) ***
[   75.130270] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f8d800 (Binary Ninja EXACT) ***
[   75.130276] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   75.130283] *** tisp_init: AE0 buffer allocated at 0x05f88000 ***
[   75.130289] *** CRITICAL FIX: data_b2f3c initialized to 0x85f88000 (prevents stack corruption) ***
[   75.130298] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f90000 (Binary Ninja EXACT) ***
[   75.130304] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f91000 (Binary Ninja EXACT) ***
[   75.130312] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f92000 (Binary Ninja EXACT) ***
[   75.130318] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f93000 (Binary Ninja EXACT) ***
[   75.130325] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f94000 (Binary Ninja EXACT) ***
[   75.130332] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f94800 (Binary Ninja EXACT) ***
[   75.130339] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f95000 (Binary Ninja EXACT) ***
[   75.130346] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f95800 (Binary Ninja EXACT) ***
[   75.130352] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   75.130359] *** tisp_init: AE1 buffer allocated at 0x05f90000 ***
[   75.130364] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   75.130370] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   75.130377] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   75.130382] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   75.130389] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   75.130394] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   75.130402] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   75.130410] tiziano_ae_params_refresh: Refreshing AE parameters
[   75.130420] tiziano_ae_params_refresh: AE parameters refreshed
[   75.130426] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   75.130432] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   75.130438] tiziano_ae_para_addr: Setting up AE parameter addresses
[   75.130443] tiziano_ae_para_addr: AE parameter addresses configured
[   75.130449] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   75.130456] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   75.130463] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   75.130470] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   75.130477] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   75.130484] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   75.130490] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   75.130498] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6df61814 (Binary Ninja EXACT) ***
[   75.130504] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   75.130511] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   75.130518] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   75.130524] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   75.130530] tiziano_ae_set_hardware_param: Parameters written to AE0
[   75.130536] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   75.130543] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   75.130550] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   75.130556] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   75.130578] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   75.130585] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   75.130592] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   75.130598] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   75.130604] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   75.130611] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   75.130618] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   75.130624] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   75.130630] tiziano_ae_set_hardware_param: Parameters written to AE1
[   75.130636] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   75.130643] *** system_irq_func_set: Registered handler c06adc18 at index 10 ***
[   75.148448] *** system_irq_func_set: Registered handler c06add30 at index 27 ***
[   75.168640] *** system_irq_func_set: Registered handler c06adc18 at index 26 ***
[   75.176303] *** system_irq_func_set: Registered handler c06ade18 at index 29 ***
[   75.194072] *** system_irq_func_set: Registered handler c06adda4 at index 28 ***
[   75.211035] *** system_irq_func_set: Registered handler c06ade8c at index 30 ***
[   75.221476] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   75.221490] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   75.226025] *** system_irq_func_set: Registered handler c06adee0 at index 20 ***
[   75.243864] *** system_irq_func_set: Registered handler c06adf34 at index 18 ***
[   75.259466] *** system_irq_func_set: Registered handler c06adf88 at index 31 ***
[   75.277277] *** system_irq_func_set: Registered handler c06adfdc at index 11 ***
[   75.287350] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   75.287370] tiziano_deflicker_expt: Generated 119 LUT entries
[   75.287377] tisp_event_set_cb: Setting callback for event 1
[   75.287384] tisp_event_set_cb: Event 1 callback set to c06ad818
[   75.287390] tisp_event_set_cb: Setting callback for event 6
[   75.287396] tisp_event_set_cb: Event 6 callback set to c06acd78
[   75.287402] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   75.287408] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   75.287416] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   75.287423] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   75.287430] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   75.287435] tiziano_awb_init: AWB hardware blocks enabled
[   75.287440] tiziano_gamma_init: Initializing Gamma processing
[   75.287446] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   75.287506] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   75.287511] tiziano_gib_init: Initializing GIB processing
[   75.287516] tiziano_lsc_init: Initializing LSC processing
[   75.287522] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   75.287528] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   75.287535] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   75.287542] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   75.287547] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   75.287605] tiziano_ccm_init: Initializing Color Correction Matrix
[   75.287611] tiziano_ccm_init: Using linear CCM parameters
[   75.287617] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   75.287623] jz_isp_ccm: EV=64, CT=9984
[   75.287630] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   75.287636] cm_control: saturation=128
[   75.287641] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   75.287648] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   75.287653] tiziano_ccm_init: CCM initialized successfully
[   75.287658] tiziano_dmsc_init: Initializing DMSC processing
[   75.287664] tiziano_sharpen_init: Initializing Sharpening
[   75.287669] tiziano_sharpen_init: Using linear sharpening parameters
[   75.287674] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   75.287682] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   75.287688] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   75.287714] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   75.287720] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   75.287726] tiziano_sharpen_init: Sharpening initialized successfully
[   75.287731] tiziano_sdns_init: Initializing SDNS processing
[   75.287739] tiziano_sdns_init: Using linear SDNS parameters
[   75.287745] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   75.287752] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   75.287758] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   75.287790] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   75.287797] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   75.287802] tiziano_sdns_init: SDNS processing initialized successfully
[   75.287809] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   75.287814] tiziano_mdns_init: Using linear MDNS parameters
[   75.287824] tiziano_mdns_init: MDNS processing initialized successfully
[   75.287830] tiziano_clm_init: Initializing CLM processing
[   75.287835] tiziano_dpc_init: Initializing DPC processing
[   75.287840] tiziano_dpc_params_refresh: Refreshing DPC parameters
d[   75.287846] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   75.287853] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   75.287859] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   75.287874] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   75.287880] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   75.287886] tiziano_hldc_init: Initializing HLDC processing
[   75.287892] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   75.287899] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   75.287905] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   75.287912] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   75.287919] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   75.287926] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   75.287933] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   75.287940] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   75.287946] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   75.287954] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   75.287960] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   75.287967] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   75.287974] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   75.287979] tiziano_adr_params_refresh: Refreshing ADR parameters
[   75.287985] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   75.287990] tiziano_adr_params_init: Initializing ADR parameter arrays
[   75.287997] tisp_adr_set_params: Writing ADR parameters to registers
[   75.288030] tisp_adr_set_params: ADR parameters written to hardware
[   75.288036] tisp_event_set_cb: Setting callback for event 18
[   75.288042] tisp_event_set_cb: Event 18 callback set to c06adf34
[   75.288048] tisp_event_set_cb: Setting callback for event 2
[   75.288054] tisp_event_set_cb: Event 2 callback set to c06aca14
[   75.288059] tiziano_adr_init: ADR processing initialized successfully
[   75.288066] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   75.288071] tiziano_bcsh_init: Initializing BCSH processing
[   75.288076] tiziano_ydns_init: Initializing YDNS processing
[   75.288081] tiziano_rdns_init: Initializing RDNS processing
[   75.288086] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   75.288092] tisp_event_init: Initializing ISP event system
[   75.288099] tisp_event_init: SAFE event system initialized with 20 nodes
[   75.288105] tisp_event_set_cb: Setting callback for event 4
[   75.288111] tisp_event_set_cb: Event 4 callback set to c06aca40
[   75.288117] tisp_event_set_cb: Setting callback for event 5
[   75.288123] tisp_event_set_cb: Event 5 callback set to c06acf08
[   75.288129] tisp_event_set_cb: Setting callback for event 7
[   75.288135] tisp_event_set_cb: Event 7 callback set to c06acad4
[   75.288141] tisp_event_set_cb: Setting callback for event 9
[   75.288147] tisp_event_set_cb: Event 9 callback set to c06acb5c
[   75.288153] tisp_event_set_cb: Setting callback for event 8
[   75.288159] tisp_event_set_cb: Event 8 callback set to c06acc20
[   75.288164] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   75.288170] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   75.288176] tisp_param_operate_init: Initializing parameter operations
[   75.288184] tisp_netlink_init: Initializing netlink communication
[   75.288189] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   75.288222] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   75.288236] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   75.288248] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   75.288255] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   75.288261] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   75.288266] tisp_code_create_tuning_node: Device already created, skipping
[   75.288272] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   75.288278] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   75.288285] *** ispcore_core_ops_init: Second tisp_init completed ***
[   75.288290] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   75.288299] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   75.288307] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   75.288312] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   75.288318] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.288324] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   75.288329] ispcore_core_ops_init: Complete, result=0<6>[   75.288335] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   75.288341] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   75.288349] *** SENSOR_INIT: gc2053 enable=1 ***
[   75.288356] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   75.288362] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   75.288368] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   75.288373] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   75.288380] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   75.288386] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.288394] csi_video_s_stream: sd=805ce000, enable=1
[   75.288399] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.288407] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   75.288414] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   75.288420] csi_video_s_stream: Stream ON - CSI state set to 4
[   75.288426] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   75.288432] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   75.288440] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   75.288446] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   75.288451] *** vic_core_s_stream: STREAM ON ***
[   75.288456] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   75.288462] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   75.288468] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.288476] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   75.288482] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   75.288488] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   75.288494] *** STREAMING: Configuring CPM registers for VIC access ***
[   75.309484] STREAMING: CPM clocks configured for VIC access
[   75.309498] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   75.309504] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   75.309512] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   75.309517] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   75.309524] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
m[   75.309530] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.309536] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.309542] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.309550] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.309558] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.309564] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.309570] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.309576] *** VIC unlock: Commands written, checking VIC status register ***
[   75.309583] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.309588] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.309594] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.309600] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.309606] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.309612] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.309688] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.309696] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.309703] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   75.309711] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   75.309718] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.309724] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.309732] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.309738] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.309744] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.309750] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.309756] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.309763] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   75.309768] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.309774] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.309780] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.309786] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.309792] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.309798] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.309804] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.309810] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.309818] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.309823] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.309831] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.309840] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   75.309846] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.309852] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.309860] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.309866] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.309872] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.309878] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.309884] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.309889] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.309895] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.309901] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.319480] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319494] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   75.319504] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   75.319513] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   75.319522] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   75.319532] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319541] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   75.319550] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   75.319559] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   75.319568] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   75.319578] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   75.319586] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319596] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   75.319605] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   75.319614] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319623] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319632] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319642] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319651] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   75.319660] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   75.319669] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319678] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319688] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319696] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   75.319706] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   75.319715] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   75.319724] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   75.319734] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   75.319746] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319755] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319764] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.319774] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.319783] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.319792] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319801] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   75.319810] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319820] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.319829] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319838] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319847] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319856] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.319866] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319875] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.319884] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319893] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.319902] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319912] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319921] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.319930] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.319939] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.319948] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.319958] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.319967] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319976] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319986] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319995] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320004] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320013] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320022] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320032] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320040] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320050] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320059] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320068] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320077] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320086] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320096] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320105] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320114] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320123] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320132] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320142] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320151] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320160] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320169] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320178] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320188] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320197] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320206] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320216] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320225] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320234] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320244] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320252] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320262] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320271] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320280] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320289] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320298] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320308] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320317] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320326] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320336] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320344] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320354] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320363] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320372] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320382] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320391] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320400] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320410] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320418] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320428] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320438] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320446] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320456] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320465] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320474] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320484] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320492] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320520] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320529] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320538] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320548] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320557] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320566] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320584] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320594] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320603] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320612] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320622] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320631] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320640] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320650] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320659] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320817] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8110.000 ms)
[   75.320826] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320836] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8110.000 ms)
[   75.328435] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=811d0000 ***
[   75.348655] *** VIC IRQ: Got vic_dev=805ce400 ***
[   75.353548] *** VIC IRQ: Checking vic_dev validity: vic_dev=805ce400 ***
[   75.369456] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.379464] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.384411] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.401656] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.419462] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.430594] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430608] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8310.000 ms)
[   75.430618] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.430628] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8310.000 ms)
[   75.430642] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430658] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8310.000 ms)
[   75.430668] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8310.000 ms)
[   75.430683] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.435204] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.447382] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.459490] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.469488] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.474356] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.489503] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.493994] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.509484] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.526032] *** VIC IRQ: Register writes completed ***
[   75.536155] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.546268] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.564405] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   75.226025] *** system_irq_func_set: Registered handler c06adee0 at index 20 ***
[   75.243864] *** system_irq_func_set: Registered handler c06adf34 at index 18 ***
[   75.259466] *** system_irq_func_set: Registered handler c06adf88 at index 31 ***
[   75.277277] *** system_irq_func_set: Registered handler c06adfdc at index 11 ***
[   75.287350] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   75.287370] tiziano_deflicker_expt: Generated 119 LUT entries
[   75.287377] tisp_event_set_cb: Setting callback for event 1
[   75.287384] tisp_event_set_cb: Event 1 callback set to c06ad818
[   75.287390] tisp_event_set_cb: Setting callback for event 6
[   75.287396] tisp_event_set_cb: Event 6 callback set to c06acd78
[   75.287402] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   75.287408] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   75.287416] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   75.287423] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   75.287430] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   75.287435] tiziano_awb_init: AWB hardware blocks enabled
[   75.287440] tiziano_gamma_init: Initializing Gamma processing
[   75.287446] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   75.287506] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   75.287511] tiziano_gib_init: Initializing GIB processing
[   75.287516] tiziano_lsc_init: Initializing LSC processing
[   75.287522] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   75.287528] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   75.287535] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   75.287542] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   75.287547] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   75.287605] tiziano_ccm_init: Initializing Color Correction Matrix
[   75.287611] tiziano_ccm_init: Using linear CCM parameters
[   75.287617] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   75.287623] jz_isp_ccm: EV=64, CT=9984
[   75.287630] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   75.287636] cm_control: saturation=128
[   75.287641] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   75.287648] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   75.287653] tiziano_ccm_init: CCM initialized successfully
[   75.287658] tiziano_dmsc_init: Initializing DMSC processing
[   75.287664] tiziano_sharpen_init: Initializing Sharpening
[   75.287669] tiziano_sharpen_init: Using linear sharpening parameters
[   75.287674] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   75.287682] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   75.287688] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   75.287714] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   75.287720] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   75.287726] tiziano_sharpen_init: Sharpening initialized successfully
[   75.287731] tiziano_sdns_init: Initializing SDNS processing
[   75.287739] tiziano_sdns_init: Using linear SDNS parameters
[   75.287745] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   75.287752] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   75.287758] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   75.287790] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   75.287797] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   75.287802] tiziano_sdns_init: SDNS processing initialized successfully
[   75.287809] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   75.287814] tiziano_mdns_init: Using linear MDNS parameters
[   75.287824] tiziano_mdns_init: MDNS processing initialized successfully
[   75.287830] tiziano_clm_init: Initializing CLM processing
[   75.287835] tiziano_dpc_init: Initializing DPC processing
[   75.287840] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   75.287846] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   75.287853] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   75.287859] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   75.287874] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   75.287880] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   75.287886] tiziano_hldc_init: Initializing HLDC processing
[   75.287892] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   75.287899] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   75.287905] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   75.287912] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   75.287919] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   75.287926] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   75.287933] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   75.287940] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   75.287946] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   75.287954] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   75.287960] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   75.287967] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   75.287974] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   75.287979] tiziano_adr_params_refresh: Refreshing ADR parameters
[   75.287985] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   75.287990] tiziano_adr_params_init: Initializing ADR parameter arrays
[   75.287997] tisp_adr_set_params: Writing ADR parameters to registers
[   75.288030] tisp_adr_set_params: ADR parameters written to hardware
[   75.288036] tisp_event_set_cb: Setting callback for event 18
[   75.288042] tisp_event_set_cb: Event 18 callback set to c06adf34
[   75.288048] tisp_event_set_cb: Setting callback for event 2
[   75.288054] tisp_event_set_cb: Event 2 callback set to c06aca14
[   75.288059] tiziano_adr_init: ADR processing initialized successfully
[   75.288066] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   75.288071] tiziano_bcsh_init: Initializing BCSH processing
[   75.288076] tiziano_ydns_init: Initializing YDNS processing
[   75.288081] tiziano_rdns_init: Initializing RDNS processing
[   75.288086] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   75.288092] tisp_event_init: Initializing ISP event system
[   75.288099] tisp_event_init: SAFE event system initialized with 20 nodes
[   75.288105] tisp_event_set_cb: Setting callback for event 4
[   75.288111] tisp_event_set_cb: Event 4 callback set to c06aca40
[   75.288117] tisp_event_set_cb: Setting callback for event 5
[   75.288123] tisp_event_set_cb: Event 5 callback set to c06acf08
[   75.288129] tisp_event_set_cb: Setting callback for event 7
[   75.288135] tisp_event_set_cb: Event 7 callback set to c06acad4
[   75.288141] tisp_event_set_cb: Setting callback for event 9
[   75.288147] tisp_event_set_cb: Event 9 callback set to c06acb5c
[   75.288153] tisp_event_set_cb: Setting callback for event 8
[   75.288159] tisp_event_set_cb: Event 8 callback set to c06acc20
[   75.288164] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   75.288170] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   75.288176] tisp_param_operate_init: Initializing parameter operations
[   75.288184] tisp_netlink_init: Initializing netlink communication
[   75.288189] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   75.288222] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   75.288236] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   75.288248] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   75.288255] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   75.288261] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   75.288266] tisp_code_create_tuning_node: Device already created, skipping
[   75.288272] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   75.288278] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   75.288285] *** ispcore_core_ops_init: Second tisp_init completed ***
[   75.288290] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   75.288299] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   75.288307] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   75.288312] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   75.288318] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.288324] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   75.288329] ispcore_core_ops_init: Complete, result=0<6>[   75.288335] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   75.288341] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   75.288349] *** SENSOR_INIT: gc2053 enable=1 ***
[   75.288356] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   75.288362] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   75.288368] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   75.288373] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   75.288380] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   75.288386] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.288394] csi_video_s_stream: sd=805ce000, enable=1
[   75.288399] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.288407] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   75.288414] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   75.288420] csi_video_s_stream: Stream ON - CSI state set to 4
[   75.288426] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   75.288432] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   75.288440] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   75.288446] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   75.288451] *** vic_core_s_stream: STREAM ON ***
[   75.288456] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   75.288462] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   75.288468] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.288476] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   75.288482] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   75.288488] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   75.288494] *** STREAMING: Configuring CPM registers for VIC access ***
[   75.309484] STREAMING: CPM clocks configured for VIC access
[   75.309498] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   75.309504] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   75.309512] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   75.309517] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   75.309524] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   75.309530] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.309536] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.309542] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.309550] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.309558] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.309564] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.309570] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.309576] *** VIC unlock: Commands written, checking VIC status register ***
[   75.309583] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.309588] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.309594] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.309600] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.309606] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.309612] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.309688] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.309696] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.309703] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   75.309711] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   75.309718] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.309724] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.309732] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.309738] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.309744] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.309750] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.309756] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.309763] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   75.309768] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.309774] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.309780] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.309786] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.309792] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.309798] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.309804] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.309810] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.309818] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.309823] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.309831] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.309840] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   75.309846] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.309852] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.309860] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.309866] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.309872] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.309878] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.309884] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.309889] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.309895] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.309901] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.319480] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319494] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   75.319504] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   75.319513] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   75.319522] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   75.319532] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319541] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   75.319550] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   75.319559] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   75.319568] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   75.319578] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   75.319586] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319596] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   75.319605] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   75.319614] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319623] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319632] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319642] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319651] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   75.319660] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   75.319669] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319678] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319688] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319696] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   75.319706] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   75.319715] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   75.319724] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   75.319734] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   75.319746] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319755] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319764] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.319774] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.319783] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.319792] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319801] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   75.319810] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319820] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.319829] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319838] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319847] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319856] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.319866] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319875] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.319884] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319893] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.319902] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319912] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319921] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.319930] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.319939] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.319948] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.319958] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.319967] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319976] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319986] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319995] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320004] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320013] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320022] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320032] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320040] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320050] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320059] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320068] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320077] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320086] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320096] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320105] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320114] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320123] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320132] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320142] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320151] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320160] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320169] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320178] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320188] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320197] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320206] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320216] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320225] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320234] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320244] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320252] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320262] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320271] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320280] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320289] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320298] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320308] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320317] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320326] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320336] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320344] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320354] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320363] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320372] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320382] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320391] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320400] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320410] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320418] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320428] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320438] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320446] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320456] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320465] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320474] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320484] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320492] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320520] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320529] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320538] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320548] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320557] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320566] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320584] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320594] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320603] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320612] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320622] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320631] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320640] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320650] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320659] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320817] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8110.000 ms)
[   75.320826] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320836] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8110.000 ms)
[   75.328435] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=811d0000 ***
[   75.348655] *** VIC IRQ: Got vic_dev=805ce400 ***
[   75.353548] *** VIC IRQ: Checking vic_dev validity: vic_dev=805ce400 ***
[   75.369456] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.379464] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.384411] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.401656] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.419462] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.430594] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430608] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8310.000 ms)
[   75.430618] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.430628] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8310.000 ms)
[   75.430642] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430658] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8310.000 ms)
[   75.430668] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8310.000 ms)
[   75.430683] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.435204] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.447382] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.459490] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.469488] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.474356] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.489503] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.493994] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.509484] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.526032] *** VIC IRQ: Register writes completed ***
[   75.536155] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.546268] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.564405] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   75.581071] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   75.599473] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   75.599484] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   75.599491] *** VIC FRAME DONE: Frame completion signaled ***
[   75.599498] *** VIC TEST 2: Manual frame done function returned -1066538964 ***
[   75.599504] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   75.599511] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   75.599517] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.599526] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   75.599532] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   75.599538] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   75.599544] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   75.599550] ispvic_frame_channel_s_stream: arg1=805ce400, arg2=1
[   75.599557] ispvic_frame_channel_s_stream: s0 (vic_dev) = 805ce400
[   75.599564] ispvic_frame_channel_s_stream[2490]: streamon
[   75.599570] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   75.599576] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   75.599582] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   75.599587] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   75.599593] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   75.599600] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   75.599606] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   75.599613] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   75.599619] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   75.599624] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   75.599630] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   75.599636] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   75.599643] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   75.599650] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   75.599658] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   75.599666] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   75.599673] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   75.599681] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   75.599687] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   75.599693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   75.599698] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   75.599706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   75.599711] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   75.599717] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.599723] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   75.599728] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   75.599742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   75.599750] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   75.599812] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   75.599824] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   75.599830] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   75.599839] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   75.599845] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   75.599851] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   75.599858] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   75.599865] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   75.600874] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   75.600879] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   75.600884] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   75.600890] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   75.600896] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   75.600902] tx_vic_enable_irq: VIC interrupts already enabled
[   75.600907] *** tx_vic_enable_irq: completed successfully ***
[   75.667942] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 230.000 ms)
[   75.667978] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 8450.000 ms)
[   76.011615] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   76.011629] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   76.011635] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   76.011642] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   76.011649] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   76.011657] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=1 ***
[   76.011664] vin_s_stream: VIN state = 3, enable = 1
[   76.011670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.011679] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.011686] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.011692] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.011698] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   76.011703] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   76.011710] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   76.011718] gc2053: s_stream called with enable=1
[   76.011725] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.011731] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.011737] gc2053: About to write streaming registers for interface 1
[   76.011743] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.011753] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.012072] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.012080] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.012088] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.015851] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.015861] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.015868] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.015875] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.015882] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.015888] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.015895] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   76.015901] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   76.015907] gc2053: s_stream called with enable=1
[   76.015914] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.015920] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.015927] gc2053: About to write streaming registers for interface 1
[   76.015933] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.015943] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.016260] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.016267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.016275] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.016592] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.016599] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.016605] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.016612] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.016617] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.016623] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.016629] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   76.016635] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   76.033185] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 370.000 ms)
[   76.061706] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   76.061751] ISP IOCTL: cmd=0x800456d0 arg=0x7f8b0390
[   76.061759] TX_ISP_VIDEO_LINK_SETUP: config=0
[   76.061765] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   76.061772] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   76.061779] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   76.061785] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   76.061792] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   76.061799] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   76.061805] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   76.061812] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.061819] csi_video_s_stream: sd=805ce000, enable=1
[   76.061825] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.061834] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.061841] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.061847] csi_video_s_stream: Stream ON - CSI state set to 4
[   76.061854] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   76.061860] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   76.061865] *** vic_core_s_stream: STREAM ON ***
[   76.061871] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   76.061878] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=1 ***
[   76.061885] vin_s_stream: VIN state = 4, enable = 1
[   76.061890] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.061897] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.061903] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.061909] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.061915] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   76.061922] gc2053: s_stream called with enable=1
[   76.061929] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.061935] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.061942] gc2053: About to write streaming registers for interface 1
[   76.061948] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.061957] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.062277] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.062285] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.062293] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.062613] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.062620] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.062627] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.062633] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.062639] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.062645] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.062651] gc2053: s_stream called with enable=1
[   76.062659] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.062665] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.062671] gc2053: About to write streaming registers for interface 1
[   76.062677] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.062685] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.062999] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.063006] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.063015] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.063328] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.063335] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.063341] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.063347] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.063353] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.063359] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.284739] ISP M0 device open called from pid 2405
[   76.284773] *** REFERENCE DRIVER IMPLEMENTATION ***
[   76.284782] ISP M0 tuning buffer allocated: 811a8000 (size=0x500c, aligned)
[   76.284788] tisp_par_ioctl global variable set: 811a8000
[   76.284841] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   76.284848] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   76.284854] isp_core_tuning_init: Initializing tuning data structure
[   76.284873] isp_core_tuning_init: Tuning data structure initialized at 85fc0000
[   76.284880] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   76.284885] *** SAFE: mode_flag properly initialized using struct member access ***
[   76.284892] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 85fc0000
[   76.284897] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   76.284903] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   76.284910] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.284917] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.284923] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.284929] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.284935] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.284957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   76.284965] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   76.284971] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   76.284979] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   76.284986] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   76.284993] CRITICAL: Cannot access saturation field at 85fc0024 - PREVENTING BadVA CRASH
[   76.285346] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285359] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   76.285367] Set control: cmd=0x980901 value=128
[   76.285427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285435] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   76.285442] Set control: cmd=0x98091b value=128
[   76.285499] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285507] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   76.285513] Set control: cmd=0x980902 value=128
[   76.285520] tisp_bcsh_saturation: saturation=128
[   76.285525] tiziano_bcsh_update: Updating BCSH parameters
[   76.285533]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   76.285538] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   76.285600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285608] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   76.285615] Set control: cmd=0x980900 value=128
[   76.285689] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285697] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   76.285704] Set control: cmd=0x980901 value=128
[   76.285760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285768] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   76.285775] Set control: cmd=0x98091b value=128
[   76.285828] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285836] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   76.285843] Set control: cmd=0x980902 value=128
[   76.285849] tisp_bcsh_saturation: saturation=128
[   76.285854] tiziano_bcsh_update: Updating BCSH parameters
[   76.285861]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   76.285867] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   76.285922] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   76.285937] Set control: cmd=0x980900 value=128
[   76.285998] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.286007] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.286013] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.286074] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.286082] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.286087] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.287021] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.287035] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   76.287041] Set control: cmd=0x980914 value=0
[   76.287212] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.287222] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   76.287228] Set control: cmd=0x980915 value=0
[   76.287348] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.287358] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.287364] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.287507] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   76.287517] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   76.287524] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.287531] csi_video_s_stream: sd=805ce000, enable=0
[   76.287537] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.287547] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.287553] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.287559] csi_video_s_stream: Stream OFF - CSI state set to 3
[   76.287567] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=0 ***
[   76.287573] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   76.287579] *** vic_core_s_stream: STREAM OFF ***
[   76.287583] vic_core_s_stream: Stream OFF - state 4 -> 3
[   76.287591] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=0 ***
[   76.287597] vin_s_stream: VIN state = 4, enable = 0
[   76.287603] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.287610] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.287616] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.287622] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.287628] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   76.287635] gc2053: s_stream called with enable=0
[   76.287643] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.287649] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   76.287655] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   76.287664] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.287987] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.287995] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.288003] sensor_write: reg=0x3e val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.288321] sensor_write: reg=0x3e val=0x00 SUCCESS
[   76.288329] sensor_write_array: reg[2] 0x3e=0x00 OK
[   76.288335] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.288341] gc2053: Sensor hardware streaming stopped
[   76.288347] gc2053: s_stream called with enable=0
[   76.288354] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.288360] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   76.288366] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   76.288374] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.290809] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.290822] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.290833] sensor_write: reg=0x3e val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.291149] sensor_write: reg=0x3e val=0x00 SUCCESS
[   76.291156] sensor_write_array: reg[2] 0x3e=0x00 OK
[   76.291162] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.291169] gc2053: Sensor hardware streaming stopped
[   76.291185] ISP IOCTL: cmd=0x800456d1 arg=0x7f8b0390
[   76.291192] tx_isp_video_link_destroy: Destroying links for config 0
[   76.291199] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   76.291209] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.291216] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   76.291223] Set control: cmd=0x8000164 value=1
[   76.291231] ISP IOCTL: cmd=0x800456d0 arg=0x7f8b0390
[   76.291237] TX_ISP_VIDEO_LINK_SETUP: config=0
[   76.291243] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   76.291248] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   76.291255] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   76.291261] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   76.291267] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   76.291274] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   76.291281] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   76.291287] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   76.291293] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.291300] csi_video_s_stream: sd=805ce000, enable=1
[   76.291306] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.291314] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.291320] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.291326] csi_video_s_stream: Stream ON - CSI state set to 4
[   76.291333] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   76.291340] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   76.291345] *** vic_core_s_stream: STREAM ON ***
[   76.291350] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   76.291356] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   76.291362] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.291369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.291376] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.291381] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   76.291387] *** STREAMING: Configuring CPM registers for VIC access ***
[   76.292537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.292550] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.292557] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.292562] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.292567] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.319500] STREAMING: CPM clocks configured for VIC access
[   76.319514] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   76.319520] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   76.319527] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   76.319533] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   76.319539] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   76.319545] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   76.319551] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   76.319557] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   76.319566] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   76.319573] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   76.319579] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   76.319585] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   76.319591] *** VIC unlock: Commands written, checking VIC status register ***
[   76.319598] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   76.319603] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   76.319609] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   76.319615] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   76.319621] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   76.319626] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   76.319699] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   76.319707] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   76.319714] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   76.319722] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   76.319727] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   76.319735] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   76.319741] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   76.319747] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   76.319753] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   76.319759] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   76.319766] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   76.319771] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   76.319777] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   76.319783] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   76.319789] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   76.319795] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   76.319801] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   76.319807] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   76.319813] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   76.319820] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   76.319826] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   76.319834] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   76.319843] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   76.319849] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   76.319855] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   76.319862] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   76.319868] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   76.319874] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   76.319879] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   76.319885] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   76.319891] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   76.319896] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   76.319902] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   76.338185] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=811d0000 ***
[   76.358405] *** VIC IRQ: Got vic_dev=805ce400 ***
[   76.363285] *** VIC IRQ: Checking vic_dev validity: vic_dev=805ce400 ***
[   76.375211] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 710.000 ms)
[   76.378367] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   76.389482] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   76.394434] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   75.309524] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   75.309530] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.309536] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.309542] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.309550] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.309558] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.309564] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.309570] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.309576] *** VIC unlock: Commands written, checking VIC status register ***
[   75.309583] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.309588] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.309594] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.309600] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.309606] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.309612] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.309688] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.309696] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.309703] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   75.309711] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   75.309718] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.309724] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.309732] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.309738] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.309744] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.309750] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.309756] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.309763] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   75.309768] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.309774] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.309780] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.309786] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.309792] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.309798] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.309804] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.309810] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.309818] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.309823] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.309831] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.309840] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   75.309846] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.309852] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.309860] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.309866] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.309872] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.309878] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.309884] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.309889] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.309895] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.309901] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.319480] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319494] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   75.319504] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   75.319513] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   75.319522] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   75.319532] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319541] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   75.319550] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   75.319559] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   75.319568] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   75.319578] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   75.319586] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319596] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   75.319605] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   75.319614] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319623] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319632] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319642] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319651] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   75.319660] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   75.319669] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319678] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319688] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   75.319696] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   75.319706] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   75.319715] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   75.319724] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   75.319734] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   75.319746] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319755] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319764] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.319774] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.319783] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.319792] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319801] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   75.319810] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319820] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.319829] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319838] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.319847] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.319856] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.319866] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.319875] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.319884] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319893] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.319902] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.319912] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.319921] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.319930] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.319939] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.319948] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.319958] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.319967] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.319976] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.319986] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.319995] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320004] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320013] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320022] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320032] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320040] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320050] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320059] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320068] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320077] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320086] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320096] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320105] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320114] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320123] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320132] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320142] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320151] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320160] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320169] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320178] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320188] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320197] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320206] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320216] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320225] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320234] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320244] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320252] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[INFO:Opus.cpp]: Encoder bitrate: 40000
[   75.320262] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320271] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320280] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320289] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320298] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320308] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320317] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320326] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320336] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320344] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320354] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320363] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320372] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320382] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320391] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320400] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320410] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320418] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320428] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320438] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   75.320446] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   75.320456] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   75.320465] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   75.320474] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   75.320484] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320492] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   75.320502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   75.320520] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320529] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   75.320538] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   75.320548] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   75.320557] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.320566] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   75.320576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320584] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   75.320594] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   75.320603] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320612] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   75.320622] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   75.320631] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   75.320640] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   75.320650] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   75.320659] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.320817] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8110.000 ms)
[   75.320826] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.320836] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8110.000 ms)
[   75.328435] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=811d0000 ***
[   75.348655] *** VIC IRQ: Got vic_dev=805ce400 ***
[   75.353548] *** VIC IRQ: Checking vic_dev validity: vic_dev=805ce400 ***
[   75.369456] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.379464] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.384411] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.401656] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.419462] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.430594] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430608] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8310.000 ms)
[   75.430618] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.430628] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8310.000 ms)
[   75.430642] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.430658] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8310.000 ms)
[   75.430668] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8310.000 ms)
[   75.430683] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.435204] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.447382] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.459490] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.469488] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.474356] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.489503] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.493994] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.509484] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.526032] *** VIC IRQ: Register writes completed ***
[   75.536155] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.546268] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.564405] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   75.581071] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   75.599473] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   75.599484] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   75.599491] *** VIC FRAME DONE: Frame completion signaled ***
[   75.599498] *** VIC TEST 2: Manual frame done function returned -1066538964 ***
[   75.599504] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   75.599511] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   75.599517] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.599526] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   75.599532] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   75.599538] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   75.599544] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   75.599550] ispvic_frame_channel_s_stream: arg1=805ce400, arg2=1
[   75.599557] ispvic_frame_channel_s_stream: s0 (vic_dev) = 805ce400
[   75.599564] ispvic_frame_channel_s_stream[2490]: streamon
[   75.599570] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   75.599576] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   75.599582] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   75.599587] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   75.599593] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   75.599600] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   75.599606] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   75.599613] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   75.599619] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   75.599624] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   75.599630] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   75.599636] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   75.599643] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   75.599650] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   75.599658] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   75.599666] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   75.599673] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[INFO:WS.cpp]: Server started on port 8089
[   75.599681] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   75.599687] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   75.599693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   75.599698] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   75.599706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   75.599711] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   75.599717] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.599723] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   75.599728] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   75.599742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   75.599750] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   75.599812] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   75.599824] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   75.599830] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   75.599839] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   75.599845] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   75.599851] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   75.599858] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   75.599865] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   75.600874] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   75.600879] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   75.600884] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   75.600890] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   75.600896] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   75.600902] tx_vic_enable_irq: VIC interrupts already enabled
[   75.600907] *** tx_vic_enable_irq: completed successfully ***
[   75.667942] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 230.000 ms)
[   75.667978] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 8450.000 ms)
[   76.011615] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   76.011629] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   76.011635] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   76.011642] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   76.011649] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   76.011657] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=1 ***
[   76.011664] vin_s_stream: VIN state = 3, enable = 1
[   76.011670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.011679] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.011686] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.011692] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.011698] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   76.011703] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   76.011710] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   76.011718] gc2053: s_stream called with enable=1
[   76.011725] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.011731] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.011737] gc2053: About to write streaming registers for interface 1
[   76.011743] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.011753] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.012072] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.012080] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.012088] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.015851] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.015861] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.015868] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.015875] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.015882] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.015888] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.015895] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   76.015901] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   76.015907] gc2053: s_stream called with enable=1
[   76.015914] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.015920] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.015927] gc2053: About to write streaming registers for interface 1
[   76.015933] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.015943] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.016260] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.016267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.016275] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.016592] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.016599] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.016605] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.016612] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.016617] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.016623] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.016629] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   76.016635] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   76.033185] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 370.000 ms)
[   76.061706] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   76.061751] ISP IOCTL: cmd=0x800456d0 arg=0x7f8b0390
[   76.061759] TX_ISP_VIDEO_LINK_SETUP: config=0
[   76.061765] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   76.061772] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   76.061779] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   76.061785] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   76.061792] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   76.061799] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   76.061805] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   76.061812] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.061819] csi_video_s_stream: sd=805ce000, enable=1
[   76.061825] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.061834] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.061841] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.061847] csi_video_s_stream: Stream ON - CSI state set to 4
[   76.061854] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   76.061860] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   76.061865] *** vic_core_s_stream: STREAM ON ***
[   76.061871] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   76.061878] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=1 ***
[   76.061885] vin_s_stream: VIN state = 4, enable = 1
[   76.061890] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.061897] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.061903] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.061909] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.061915] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   76.061922] gc2053: s_stream called with enable=1
[   76.061929] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.061935] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.061942] gc2053: About to write streaming registers for interface 1
[   76.061948] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.061957] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.062277] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.062285] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.062293] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.062613] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.062620] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.062627] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.062633] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.062639] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.062645] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.062651] gc2053: s_stream called with enable=1
[   76.062659] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.062665] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   76.062671] gc2053: About to write streaming registers for interface 1
[   76.062677] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   76.062685] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.062999] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.063006] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.063015] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   76.063328] sensor_write: reg=0x3e val=0x91 SUCCESS
[   76.063335] sensor_write_array: reg[2] 0x3e=0x91 OK
[   76.063341] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.063347] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   76.063353] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   76.063359] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   76.284739] ISP M0 device open called from pid 2405
[   76.284773] *** REFERENCE DRIVER IMPLEMENTATION ***
[   76.284782] ISP M0 tuning buffer allocated: 811a8000 (size=0x500c, aligned)
[   76.284788] tisp_par_ioctl global variable set: 811a8000
[   76.284841] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   76.284848] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   76.284854] isp_core_tuning_init: Initializing tuning data structure
[   76.284873] isp_core_tuning_init: Tuning data structure initialized at 85fc0000
[   76.284880] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   76.284885] *** SAFE: mode_flag properly initialized using struct member access ***
[   76.284892] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 85fc0000
[   76.284897] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   76.284903] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   76.284910] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.284917] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.284923] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.284929] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.284935] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.284957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   76.284965] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   76.284971] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   76.284979] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   76.284986] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   76.284993] CRITICAL: Cannot access saturation field at 85fc0024 - PREVENTING BadVA CRASH
[   76.285346] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285359] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   76.285367] Set control: cmd=0x980901 value=128
[   76.285427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285435] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   76.285442] Set control: cmd=0x98091b value=128
[   76.285499] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285507] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   76.285513] Set control: cmd=0x980902 value=128
[   76.285520] tisp_bcsh_saturation: saturation=128
[   76.285525] tiziano_bcsh_update: Updating BCSH parameters
[   76.285533]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   76.285538] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   76.285600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285608] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   76.285615] Set control: cmd=0x980900 value=128
[   76.285689] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285697] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   76.285704] Set control: cmd=0x980901 value=128
[   76.285760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285768] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   76.285775] Set control: cmd=0x98091b value=128
[   76.285828] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285836] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   76.285843] Set control: cmd=0x980902 value=128
[   76.285849] tisp_bcsh_saturation: saturation=128
[   76.285854] tiziano_bcsh_update: Updating BCSH parameters
[   76.285861]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   76.285867] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   76.285922] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.285930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   76.285937] Set control: cmd=0x980900 value=128
[   76.285998] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.286007] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.286013] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.286074] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.286082] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.286087] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.287021] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.287035] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   76.287041] Set control: cmd=0x980914 value=0
[   76.287212] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.287222] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   76.287228] Set control: cmd=0x980915 value=0
[   76.287348] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.287358] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   76.287364] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.287507] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   76.287517] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   76.287524] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.287531] csi_video_s_stream: sd=805ce000, enable=0
[   76.287537] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.287547] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.287553] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.287559] csi_video_s_stream: Stream OFF - CSI state set to 3
[   76.287567] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=0 ***
[   76.287573] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   76.287579] *** vic_core_s_stream: STREAM OFF ***
[   76.287583] vic_core_s_stream: Stream OFF - state 4 -> 3
[   76.287591] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=0 ***
[   76.287597] vin_s_stream: VIN state = 4, enable = 0
[   76.287603] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.287610] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.287616] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.287622] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   76.287628] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   76.287635] gc2053: s_stream called with enable=0
[   76.287643] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.287649] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   76.287655] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   76.287664] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.287987] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.287995] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.288003] sensor_write: reg=0x3e val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.288321] sensor_write: reg=0x3e val=0x00 SUCCESS
[   76.288329] sensor_write_array: reg[2] 0x3e=0x00 OK
[   76.288335] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.288341] gc2053: Sensor hardware streaming stopped
[   76.288347] gc2053: s_stream called with enable=0
[   76.288354] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   76.288360] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   76.288366] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   76.288374] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.290809] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.290822] sensor_write_array: reg[1] 0xfe=0x00 OK
[   76.290833] sensor_write: reg=0x3e val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   76.291149] sensor_write: reg=0x3e val=0x00 SUCCESS
[   76.291156] sensor_write_array: reg[2] 0x3e=0x00 OK
[   76.291162] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   76.291169] gc2053: Sensor hardware streaming stopped
[   76.291185] ISP IOCTL: cmd=0x800456d1 arg=0x7f8b0390
[   76.291192] tx_isp_video_link_destroy: Destroying links for config 0
[   76.291199] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   76.291209] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   76.291216] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   76.291223] Set control: cmd=0x8000164 value=1
[   76.291231] ISP IOCTL: cmd=0x800456d0 arg=0x7f8b0390
[   76.291237] TX_ISP_VIDEO_LINK_SETUP: config=0
[   76.291243] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   76.291248] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   76.291255] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   76.291261] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   76.291267] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   76.291274] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   76.291281] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   76.291287] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   76.291293] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   76.291300] csi_video_s_stream: sd=805ce000, enable=1
[   76.291306] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.291314] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.291320] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.291326] csi_video_s_stream: Stream ON - CSI state set to 4
[   76.291333] *** vic_core_s_stream: BINARY NINJA EXACT - sd=805ce400, enable=1 ***
[   76.291340] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   76.291345] *** vic_core_s_stream: STREAM ON ***
[   76.291350] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   76.291356] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   76.291362] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.291369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   76.291376] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   76.291381] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   76.291387] *** STREAMING: Configuring CPM registers for VIC access ***
[   76.292537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.292550] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.292557] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.292562] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.292567] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.319500] STREAMING: CPM clocks configured for VIC access
[   76.319514] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   76.319520] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   76.319527] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   76.319533] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   76.319539] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   76.319545] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   76.319551] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   76.319557] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   76.319566] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   76.319573] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   76.319579] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   76.319585] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   76.319591] *** VIC unlock: Commands written, checking VIC status register ***
[   76.319598] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   76.319603] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   76.319609] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   76.319615] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   76.319621] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   76.319626] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   76.319699] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   76.319707] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   76.319714] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   76.319722] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   76.319727] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   76.319735] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   76.319741] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   76.319747] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   76.319753] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   76.319759] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   76.319766] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   76.319771] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   76.319777] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   76.319783] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   76.319789] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   76.319795] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   76.319801] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   76.319807] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   76.319813] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   76.319820] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   76.319826] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   76.319834] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   76.319843] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   76.319849] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   76.319855] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   76.319862] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   76.319868] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   76.319874] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   76.319879] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   76.319885] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   76.319891] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   76.319896] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   76.319902] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   76.338185] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=811d0000 ***
[   76.358405] *** VIC IRQ: Got vic_dev=805ce400 ***
[   76.363285] *** VIC IRQ: Checking vic_dev validity: vic_dev=805ce400 ***
[   76.375211] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 710.000 ms)
[   76.378367] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   76.389482] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   76.394434] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   76.419472] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   76.438455] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   76.449503] *** VIC IRQ: About to read reg 0x1e8 ***
[   76.468784] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   76.474284] *** VIC IRQ: About to read reg 0x1e0 ***
[   76.489517] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   76.494368] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   76.499304] *** VIC IRQ: Read v1_10 = 0x0 ***
[   76.513964] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   76.529482] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   76.539470] *** VIC IRQ: Register writes completed ***
[   76.544778] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   76.569478] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   76.575732] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   76.589472] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   76.608261] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   76.608272] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   76.608279] *** VIC FRAME DONE: Frame completion signaled ***
[   76.608286] *** VIC TEST 2: Manual frame done function returned -1066538964 ***
[   76.608292] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   76.608298] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   76.608305] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   76.608313] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   76.608320] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   76.608326] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   76.608332] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   76.608338] ispvic_frame_channel_s_stream: arg1=805ce400, arg2=1
[   76.608344] ispvic_frame_channel_s_stream: s0 (vic_dev) = 805ce400
[   76.608351] ispvic_frame_channel_s_stream[2490]: streamon
[   76.608357] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   76.608363] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   76.608369] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   76.608374] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   76.608380] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   76.608388] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   76.608393] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   76.608400] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   76.608406] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   76.608412] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   76.608418] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   76.608424] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   76.608430] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   76.608438] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   76.608445] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   76.608453] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   76.608460] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   76.608468] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   76.608474] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   76.608480] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   76.608485] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   76.608492] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   76.608498] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   76.608504] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   76.608510] ispvic_frame_channel_qbuf: arg1=805ce400, arg2=  (null)
[   76.608515] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   76.608528] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   76.608537] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   76.608598] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   76.608610] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   76.608616] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   76.608625] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   76.608632] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   76.608637] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   76.608644] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   76.608651] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   76.609687] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   76.609694] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   76.609699] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   76.609704] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   76.609710] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   76.609716] tx_vic_enable_irq: VIC interrupts already enabled
[   76.609722] *** tx_vic_enable_irq: completed successfully ***
[   76.622773] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 250.000 ms)
[   76.622808] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 590.000 ms)
[   77.028886] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   77.028899] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   77.028906] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   77.028915] *** vin_s_stream: SAFE implementation - sd=811e3000, enable=1 ***
[   77.028922] vin_s_stream: VIN state = 3, enable = 1
[   77.028928] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.028937] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31c00 (name=gc2053) ***
[   77.028944] *** tx_isp_get_sensor: Found real sensor: 85f31c00 ***
[   77.028950] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   77.028956] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   77.028964] gc2053: s_stream called with enable=1
[   77.028971] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.028977] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.028983] gc2053: About to write streaming registers for interface 1
[   77.028990] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.028999] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   77.029318] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.029326] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.029334] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   77.039557] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.039570] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.039577] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.039584] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.039590] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.039597] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.039604] gc2053: s_stream called with enable=1
[   77.039611] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.039617] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.039623] gc2053: About to write streaming registers for interface 1
[   77.039629] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.039639] sensor_write: reg=0xfe val=0x00, client=85562d00, adapter=i2c0, addr=0x37
[   77.039953] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.039960] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.039969] sensor_write: reg=0x3e val=0x91, client=85562d00, adapter=i2c0, addr=0x37
[   77.040289] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.040296] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.040302] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.040309] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.040315] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.040321] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.040556] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   77.040567] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   77.040574] Set control: cmd=0x980918 value=2
[   77.040711] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.040722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.040728] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.040858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.040866] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.040872] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.040993] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041002] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041008] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041120] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041128] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041134] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041278] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041287] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041293] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041412] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041427] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041549] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041558] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041563] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041684] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041693] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041699] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.041903] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.041913] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.041918] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   77.042045] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   77.042053] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   77.042059] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      15300   jz-intc  jz-timerost
 14:         28   jz-intc  ipu
 15:      71847   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9577   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:        163   jz-intc  jz-i2c.0
 70:         11   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
