(kicad_pcb (version 20160815) (host pcbnew "(2016-08-28 BZR 7099, Git 440f8c8)-product")

  (general
    (links 219)
    (no_connects 100)
    (area 56.794772 46.000144 172.025439 108.744144)
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (title_block
    (title "Frequency Synthesizer")
    (company "Martin Berglund")
  )

  (layers
    (0 F.Cu jumper)
    (1 In1.Cu signal)
    (2 In2.Cu signal)
    (31 B.Cu signal)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (44 Edge.Cuts user)
  )

  (setup
    (last_trace_width 0.127)
    (user_trace_width 0.127)
    (user_trace_width 0.254)
    (user_trace_width 0.381)
    (user_trace_width 0.635)
    (user_trace_width 1.27)
    (user_trace_width 2.54)
    (trace_clearance 0.127)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.127)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.4572)
    (via_drill 0.254)
    (via_min_size 0.4572)
    (via_min_drill 0.254)
    (user_via 0.4572 0.3302)
    (user_via 0.7 0.5)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_ffffffff)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.127)
    (trace_width 0.127)
    (via_dia 0.4572)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_gap 0.25)
    (diff_pair_width 0.2)
    (add_net /Amplifier/ATTEN_CS)
    (add_net /Amplifier/RF_IN)
    (add_net /Amplifier/RF_OUT)
    (add_net /Clock/EXT_REF)
    (add_net /Filter/FILT1)
    (add_net /Filter/FILT2)
    (add_net /Filter/FILT3)
    (add_net /Filter/FILT4)
    (add_net /Filter/VCC_RF)
    (add_net /MCU/CE_PLL)
    (add_net /MCU/CS_PLL)
    (add_net /MCU/D+)
    (add_net /MCU/D-)
    (add_net /MCU/EN_PLL)
    (add_net /MCU/EXT_CLK_EN)
    (add_net /MCU/FILT1)
    (add_net /MCU/FILT2)
    (add_net /MCU/FILT3)
    (add_net /MCU/FILT4)
    (add_net /MCU/LD_PLL)
    (add_net /MCU/SS_EXT)
    (add_net /MISO)
    (add_net /MOSI)
    (add_net /PLL/CLK_REF)
    (add_net /PLL/RF+)
    (add_net /PLL/RF-)
    (add_net /PLL/RFA_N)
    (add_net /PLL/RFA_P)
    (add_net /PLL/RFB_N)
    (add_net /PLL/RFB_P)
    (add_net /PLL/RF_BALANCED+)
    (add_net /PLL/RF_BALANCED-)
    (add_net /PLL/TUNE)
    (add_net /PLL/VCC_PLL)
    (add_net /Power/VIN)
    (add_net /Power/VUSB)
    (add_net /SCK)
    (add_net Earth)
    (add_net GNDD)
    (add_net GNDPWR)
    (add_net "Net-(C1-Pad2)")
    (add_net "Net-(C18-Pad2)")
    (add_net "Net-(C19-Pad2)")
    (add_net "Net-(C2-Pad1)")
    (add_net "Net-(C20-Pad2)")
    (add_net "Net-(C25-Pad2)")
    (add_net "Net-(C26-Pad2)")
    (add_net "Net-(C27-Pad1)")
    (add_net "Net-(C7-Pad1)")
    (add_net "Net-(C7-Pad2)")
    (add_net "Net-(D2-Pad2)")
    (add_net "Net-(D3-Pad1)")
    (add_net "Net-(D3-Pad2)")
    (add_net "Net-(IC1-Pad18)")
    (add_net "Net-(IC1-Pad19)")
    (add_net "Net-(IC1-Pad20)")
    (add_net "Net-(IC1-Pad21)")
    (add_net "Net-(IC1-Pad24)")
    (add_net "Net-(IC1-Pad25)")
    (add_net "Net-(IC1-Pad5)")
    (add_net "Net-(P2-Pad4)")
    (add_net "Net-(P9-Pad2)")
    (add_net "Net-(R1-Pad2)")
    (add_net "Net-(R4-Pad2)")
    (add_net "Net-(U5-Pad1)")
    (add_net "Net-(U5-Pad10)")
    (add_net "Net-(U5-Pad3)")
    (add_net "Net-(U5-Pad5)")
    (add_net "Net-(U5-Pad6)")
    (add_net "Net-(U6-Pad3)")
    (add_net "Net-(U7-Pad1)")
    (add_net "Net-(U8-Pad1)")
    (add_net "Net-(U8-Pad2)")
    (add_net "Net-(U8-Pad3)")
    (add_net "Net-(U8-Pad4)")
    (add_net "Net-(U8-Pad5)")
    (add_net "Net-(U8-Pad6)")
    (add_net "Net-(U8-Pad7)")
    (add_net "Net-(U8-Pad8)")
    (add_net "Net-(U8-Pad9)")
    (add_net VCC)
  )

)
