

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_199_1'
================================================================
* Date:           Sun Jan 24 08:16:23 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.147 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_1  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      177|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      396|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      396|      339|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |cnt_2_fu_140_p2                   |         +|   0|  0|  39|          32|           1|
    |cnt_4_fu_146_p2                   |         +|   0|  0|  39|          32|           1|
    |cnt_6_fu_153_p2                   |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_134                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |grp_nbreadreq_fu_52_p3            |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_60_p3            |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_68_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln233_fu_159_p2              |      icmp|   0|  0|  20|          32|           5|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 177|         149|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |OutTuppipe1_blk_n                   |   9|          2|    1|          2|
    |OutTuppipe2_blk_n                   |   9|          2|    1|          2|
    |OutTuppipe3_blk_n                   |   9|          2|    1|          2|
    |ap_NS_fsm                           |  20|          4|    1|          4|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |   9|          2|    1|          2|
    |ap_phi_mux_cnt_5_phi_fu_114_p4      |  14|          3|   32|         96|
    |ap_phi_mux_cnt_7_phi_fu_125_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_cnt_3_reg_102  |   9|          2|   32|         64|
    |ap_sig_allocacmp_cnt_1              |   9|          2|   32|         64|
    |cnt_fu_48                           |   9|          2|   32|         64|
    |out_r_TDATA                         |  20|          4|  128|        512|
    |out_r_TDATA_blk_n                   |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 162|         35|  297|        884|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |OutTuppipe2_read_reg_199            |  128|   0|  128|          0|
    |OutTuppipe3_read_reg_209            |  128|   0|  128|          0|
    |ap_CS_fsm                           |    3|   0|    3|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_cnt_3_reg_102  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_cnt_7_reg_122  |   32|   0|   32|          0|
    |cnt_6_reg_204                       |   32|   0|   32|          0|
    |cnt_fu_48                           |   32|   0|   32|          0|
    |tmp_5_reg_182                       |    1|   0|    1|          0|
    |tmp_6_reg_191                       |    1|   0|    1|          0|
    |tmp_7_reg_195                       |    1|   0|    1|          0|
    |tmp_9_reg_220                       |    1|   0|    1|          0|
    |tmp_s_reg_224                       |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  396|   0|  396|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_199_1|  return value|
|out_r_TREADY         |   in|    1|        axis|                          out_r|       pointer|
|out_r_TDATA          |  out|  128|        axis|                          out_r|       pointer|
|out_r_TVALID         |  out|    1|        axis|                          out_r|       pointer|
|OutTuppipe1_dout     |   in|  128|     ap_fifo|                    OutTuppipe1|       pointer|
|OutTuppipe1_empty_n  |   in|    1|     ap_fifo|                    OutTuppipe1|       pointer|
|OutTuppipe1_read     |  out|    1|     ap_fifo|                    OutTuppipe1|       pointer|
|OutTuppipe3_dout     |   in|  128|     ap_fifo|                    OutTuppipe3|       pointer|
|OutTuppipe3_empty_n  |   in|    1|     ap_fifo|                    OutTuppipe3|       pointer|
|OutTuppipe3_read     |  out|    1|     ap_fifo|                    OutTuppipe3|       pointer|
|OutTuppipe2_dout     |   in|  128|     ap_fifo|                    OutTuppipe2|       pointer|
|OutTuppipe2_empty_n  |   in|    1|     ap_fifo|                    OutTuppipe2|       pointer|
|OutTuppipe2_read     |  out|    1|     ap_fifo|                    OutTuppipe2|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

