#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d58970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d58b00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d6b210 .functor NOT 1, L_0x1d9a9c0, C4<0>, C4<0>, C4<0>;
L_0x1d9a750 .functor XOR 1, L_0x1d9a5f0, L_0x1d9a6b0, C4<0>, C4<0>;
L_0x1d9a8b0 .functor XOR 1, L_0x1d9a750, L_0x1d9a810, C4<0>, C4<0>;
v0x1d93c60_0 .net *"_ivl_10", 0 0, L_0x1d9a810;  1 drivers
v0x1d93d60_0 .net *"_ivl_12", 0 0, L_0x1d9a8b0;  1 drivers
v0x1d93e40_0 .net *"_ivl_2", 0 0, L_0x1d968a0;  1 drivers
v0x1d93f00_0 .net *"_ivl_4", 0 0, L_0x1d9a5f0;  1 drivers
v0x1d93fe0_0 .net *"_ivl_6", 0 0, L_0x1d9a6b0;  1 drivers
v0x1d94110_0 .net *"_ivl_8", 0 0, L_0x1d9a750;  1 drivers
v0x1d941f0_0 .net "a", 0 0, v0x1d8f780_0;  1 drivers
v0x1d94290_0 .net "b", 0 0, v0x1d8f820_0;  1 drivers
v0x1d94330_0 .net "c", 0 0, v0x1d8f8c0_0;  1 drivers
v0x1d943d0_0 .var "clk", 0 0;
v0x1d94470_0 .net "d", 0 0, v0x1d8fa30_0;  1 drivers
v0x1d94510_0 .net "out_dut", 0 0, L_0x1d9a2b0;  1 drivers
v0x1d945b0_0 .net "out_ref", 0 0, L_0x1d95470;  1 drivers
v0x1d94650_0 .var/2u "stats1", 159 0;
v0x1d946f0_0 .var/2u "strobe", 0 0;
v0x1d94790_0 .net "tb_match", 0 0, L_0x1d9a9c0;  1 drivers
v0x1d94850_0 .net "tb_mismatch", 0 0, L_0x1d6b210;  1 drivers
v0x1d94910_0 .net "wavedrom_enable", 0 0, v0x1d8fb20_0;  1 drivers
v0x1d949b0_0 .net "wavedrom_title", 511 0, v0x1d8fbc0_0;  1 drivers
L_0x1d968a0 .concat [ 1 0 0 0], L_0x1d95470;
L_0x1d9a5f0 .concat [ 1 0 0 0], L_0x1d95470;
L_0x1d9a6b0 .concat [ 1 0 0 0], L_0x1d9a2b0;
L_0x1d9a810 .concat [ 1 0 0 0], L_0x1d95470;
L_0x1d9a9c0 .cmp/eeq 1, L_0x1d968a0, L_0x1d9a8b0;
S_0x1d58c90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d58b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d59410 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6bad0 .functor NOT 1, v0x1d8f820_0, C4<0>, C4<0>, C4<0>;
L_0x1d94bc0 .functor AND 1, L_0x1d59410, L_0x1d6bad0, C4<1>, C4<1>;
L_0x1d94c60 .functor NOT 1, v0x1d8fa30_0, C4<0>, C4<0>, C4<0>;
L_0x1d94d90 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d94e90 .functor AND 1, L_0x1d94c60, L_0x1d94d90, C4<1>, C4<1>;
L_0x1d94f70 .functor OR 1, L_0x1d94bc0, L_0x1d94e90, C4<0>, C4<0>;
L_0x1d95030 .functor AND 1, v0x1d8f780_0, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d950f0 .functor AND 1, L_0x1d95030, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d951b0 .functor OR 1, L_0x1d94f70, L_0x1d950f0, C4<0>, C4<0>;
L_0x1d95320 .functor AND 1, v0x1d8f820_0, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d95390 .functor AND 1, L_0x1d95320, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d95470 .functor OR 1, L_0x1d951b0, L_0x1d95390, C4<0>, C4<0>;
v0x1d6b480_0 .net *"_ivl_0", 0 0, L_0x1d59410;  1 drivers
v0x1d6b520_0 .net *"_ivl_10", 0 0, L_0x1d94e90;  1 drivers
v0x1d8df70_0 .net *"_ivl_12", 0 0, L_0x1d94f70;  1 drivers
v0x1d8e030_0 .net *"_ivl_14", 0 0, L_0x1d95030;  1 drivers
v0x1d8e110_0 .net *"_ivl_16", 0 0, L_0x1d950f0;  1 drivers
v0x1d8e240_0 .net *"_ivl_18", 0 0, L_0x1d951b0;  1 drivers
v0x1d8e320_0 .net *"_ivl_2", 0 0, L_0x1d6bad0;  1 drivers
v0x1d8e400_0 .net *"_ivl_20", 0 0, L_0x1d95320;  1 drivers
v0x1d8e4e0_0 .net *"_ivl_22", 0 0, L_0x1d95390;  1 drivers
v0x1d8e5c0_0 .net *"_ivl_4", 0 0, L_0x1d94bc0;  1 drivers
v0x1d8e6a0_0 .net *"_ivl_6", 0 0, L_0x1d94c60;  1 drivers
v0x1d8e780_0 .net *"_ivl_8", 0 0, L_0x1d94d90;  1 drivers
v0x1d8e860_0 .net "a", 0 0, v0x1d8f780_0;  alias, 1 drivers
v0x1d8e920_0 .net "b", 0 0, v0x1d8f820_0;  alias, 1 drivers
v0x1d8e9e0_0 .net "c", 0 0, v0x1d8f8c0_0;  alias, 1 drivers
v0x1d8eaa0_0 .net "d", 0 0, v0x1d8fa30_0;  alias, 1 drivers
v0x1d8eb60_0 .net "out", 0 0, L_0x1d95470;  alias, 1 drivers
S_0x1d8ecc0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d58b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d8f780_0 .var "a", 0 0;
v0x1d8f820_0 .var "b", 0 0;
v0x1d8f8c0_0 .var "c", 0 0;
v0x1d8f990_0 .net "clk", 0 0, v0x1d943d0_0;  1 drivers
v0x1d8fa30_0 .var "d", 0 0;
v0x1d8fb20_0 .var "wavedrom_enable", 0 0;
v0x1d8fbc0_0 .var "wavedrom_title", 511 0;
S_0x1d8ef60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d8ecc0;
 .timescale -12 -12;
v0x1d8f1c0_0 .var/2s "count", 31 0;
E_0x1d538c0/0 .event negedge, v0x1d8f990_0;
E_0x1d538c0/1 .event posedge, v0x1d8f990_0;
E_0x1d538c0 .event/or E_0x1d538c0/0, E_0x1d538c0/1;
E_0x1d53b10 .event negedge, v0x1d8f990_0;
E_0x1d3c9f0 .event posedge, v0x1d8f990_0;
S_0x1d8f2c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d8ecc0;
 .timescale -12 -12;
v0x1d8f4c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8f5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d8ecc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8fd20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d58b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d955d0 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d95640 .functor NOT 1, v0x1d8f820_0, C4<0>, C4<0>, C4<0>;
L_0x1d956d0 .functor AND 1, L_0x1d955d0, L_0x1d95640, C4<1>, C4<1>;
L_0x1d957e0 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d95880 .functor AND 1, L_0x1d956d0, L_0x1d957e0, C4<1>, C4<1>;
L_0x1d95990 .functor NOT 1, v0x1d8fa30_0, C4<0>, C4<0>, C4<0>;
L_0x1d95a40 .functor AND 1, L_0x1d95880, L_0x1d95990, C4<1>, C4<1>;
L_0x1d95b50 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d95c10 .functor AND 1, L_0x1d95b50, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d95cd0 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d95eb0 .functor AND 1, L_0x1d95c10, L_0x1d95cd0, C4<1>, C4<1>;
L_0x1d95f70 .functor NOT 1, v0x1d8fa30_0, C4<0>, C4<0>, C4<0>;
L_0x1d96160 .functor AND 1, L_0x1d95eb0, L_0x1d95f70, C4<1>, C4<1>;
L_0x1d96270 .functor OR 1, L_0x1d95a40, L_0x1d96160, C4<0>, C4<0>;
L_0x1d960f0 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d96510 .functor AND 1, L_0x1d960f0, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d96770 .functor AND 1, L_0x1d96510, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d96830 .functor NOT 1, v0x1d8fa30_0, C4<0>, C4<0>, C4<0>;
L_0x1d96940 .functor AND 1, L_0x1d96770, L_0x1d96830, C4<1>, C4<1>;
L_0x1d96a50 .functor OR 1, L_0x1d96270, L_0x1d96940, C4<0>, C4<0>;
L_0x1d96c10 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d96c80 .functor NOT 1, v0x1d8f820_0, C4<0>, C4<0>, C4<0>;
L_0x1d96db0 .functor AND 1, L_0x1d96c10, L_0x1d96c80, C4<1>, C4<1>;
L_0x1d96ec0 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d97000 .functor AND 1, L_0x1d96db0, L_0x1d96ec0, C4<1>, C4<1>;
L_0x1d97110 .functor AND 1, L_0x1d97000, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d972b0 .functor OR 1, L_0x1d96a50, L_0x1d97110, C4<0>, C4<0>;
L_0x1d973c0 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d97520 .functor AND 1, L_0x1d973c0, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d975e0 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d97750 .functor AND 1, L_0x1d97520, L_0x1d975e0, C4<1>, C4<1>;
L_0x1d97860 .functor AND 1, L_0x1d97750, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d97a30 .functor OR 1, L_0x1d972b0, L_0x1d97860, C4<0>, C4<0>;
L_0x1d97b40 .functor NOT 1, v0x1d8f780_0, C4<0>, C4<0>, C4<0>;
L_0x1d97cd0 .functor AND 1, L_0x1d97b40, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d97d90 .functor AND 1, L_0x1d97cd0, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d97f80 .functor AND 1, L_0x1d97d90, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d98040 .functor OR 1, L_0x1d97a30, L_0x1d97f80, C4<0>, C4<0>;
L_0x1d98290 .functor AND 1, v0x1d8f780_0, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d98300 .functor AND 1, L_0x1d98290, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d98510 .functor AND 1, L_0x1d98300, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d985d0 .functor OR 1, L_0x1d98040, L_0x1d98510, C4<0>, C4<0>;
L_0x1d98840 .functor NOT 1, v0x1d8f820_0, C4<0>, C4<0>, C4<0>;
L_0x1d988b0 .functor AND 1, v0x1d8f780_0, L_0x1d98840, C4<1>, C4<1>;
L_0x1d98ae0 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d98b50 .functor AND 1, L_0x1d988b0, L_0x1d98ae0, C4<1>, C4<1>;
L_0x1d98de0 .functor AND 1, L_0x1d98b50, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d98ea0 .functor OR 1, L_0x1d985d0, L_0x1d98de0, C4<0>, C4<0>;
L_0x1d99140 .functor NOT 1, v0x1d8f820_0, C4<0>, C4<0>, C4<0>;
L_0x1d991b0 .functor AND 1, v0x1d8f780_0, L_0x1d99140, C4<1>, C4<1>;
L_0x1d99410 .functor AND 1, L_0x1d991b0, v0x1d8f8c0_0, C4<1>, C4<1>;
L_0x1d994d0 .functor AND 1, L_0x1d99410, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d99740 .functor OR 1, L_0x1d98ea0, L_0x1d994d0, C4<0>, C4<0>;
L_0x1d99850 .functor AND 1, v0x1d8f780_0, v0x1d8f820_0, C4<1>, C4<1>;
L_0x1d99a80 .functor NOT 1, v0x1d8f8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d99d00 .functor AND 1, L_0x1d99850, L_0x1d99a80, C4<1>, C4<1>;
L_0x1d99fe0 .functor AND 1, L_0x1d99d00, v0x1d8fa30_0, C4<1>, C4<1>;
L_0x1d9a2b0 .functor OR 1, L_0x1d99740, L_0x1d99fe0, C4<0>, C4<0>;
v0x1d90010_0 .net *"_ivl_0", 0 0, L_0x1d955d0;  1 drivers
v0x1d900f0_0 .net *"_ivl_10", 0 0, L_0x1d95990;  1 drivers
v0x1d901d0_0 .net *"_ivl_100", 0 0, L_0x1d99410;  1 drivers
v0x1d902c0_0 .net *"_ivl_102", 0 0, L_0x1d994d0;  1 drivers
v0x1d903a0_0 .net *"_ivl_104", 0 0, L_0x1d99740;  1 drivers
v0x1d904d0_0 .net *"_ivl_106", 0 0, L_0x1d99850;  1 drivers
v0x1d905b0_0 .net *"_ivl_108", 0 0, L_0x1d99a80;  1 drivers
v0x1d90690_0 .net *"_ivl_110", 0 0, L_0x1d99d00;  1 drivers
v0x1d90770_0 .net *"_ivl_112", 0 0, L_0x1d99fe0;  1 drivers
v0x1d90850_0 .net *"_ivl_12", 0 0, L_0x1d95a40;  1 drivers
v0x1d90930_0 .net *"_ivl_14", 0 0, L_0x1d95b50;  1 drivers
v0x1d90a10_0 .net *"_ivl_16", 0 0, L_0x1d95c10;  1 drivers
v0x1d90af0_0 .net *"_ivl_18", 0 0, L_0x1d95cd0;  1 drivers
v0x1d90bd0_0 .net *"_ivl_2", 0 0, L_0x1d95640;  1 drivers
v0x1d90cb0_0 .net *"_ivl_20", 0 0, L_0x1d95eb0;  1 drivers
v0x1d90d90_0 .net *"_ivl_22", 0 0, L_0x1d95f70;  1 drivers
v0x1d90e70_0 .net *"_ivl_24", 0 0, L_0x1d96160;  1 drivers
v0x1d91060_0 .net *"_ivl_26", 0 0, L_0x1d96270;  1 drivers
v0x1d91140_0 .net *"_ivl_28", 0 0, L_0x1d960f0;  1 drivers
v0x1d91220_0 .net *"_ivl_30", 0 0, L_0x1d96510;  1 drivers
v0x1d91300_0 .net *"_ivl_32", 0 0, L_0x1d96770;  1 drivers
v0x1d913e0_0 .net *"_ivl_34", 0 0, L_0x1d96830;  1 drivers
v0x1d914c0_0 .net *"_ivl_36", 0 0, L_0x1d96940;  1 drivers
v0x1d915a0_0 .net *"_ivl_38", 0 0, L_0x1d96a50;  1 drivers
v0x1d91680_0 .net *"_ivl_4", 0 0, L_0x1d956d0;  1 drivers
v0x1d91760_0 .net *"_ivl_40", 0 0, L_0x1d96c10;  1 drivers
v0x1d91840_0 .net *"_ivl_42", 0 0, L_0x1d96c80;  1 drivers
v0x1d91920_0 .net *"_ivl_44", 0 0, L_0x1d96db0;  1 drivers
v0x1d91a00_0 .net *"_ivl_46", 0 0, L_0x1d96ec0;  1 drivers
v0x1d91ae0_0 .net *"_ivl_48", 0 0, L_0x1d97000;  1 drivers
v0x1d91bc0_0 .net *"_ivl_50", 0 0, L_0x1d97110;  1 drivers
v0x1d91ca0_0 .net *"_ivl_52", 0 0, L_0x1d972b0;  1 drivers
v0x1d91d80_0 .net *"_ivl_54", 0 0, L_0x1d973c0;  1 drivers
v0x1d92070_0 .net *"_ivl_56", 0 0, L_0x1d97520;  1 drivers
v0x1d92150_0 .net *"_ivl_58", 0 0, L_0x1d975e0;  1 drivers
v0x1d92230_0 .net *"_ivl_6", 0 0, L_0x1d957e0;  1 drivers
v0x1d92310_0 .net *"_ivl_60", 0 0, L_0x1d97750;  1 drivers
v0x1d923f0_0 .net *"_ivl_62", 0 0, L_0x1d97860;  1 drivers
v0x1d924d0_0 .net *"_ivl_64", 0 0, L_0x1d97a30;  1 drivers
v0x1d925b0_0 .net *"_ivl_66", 0 0, L_0x1d97b40;  1 drivers
v0x1d92690_0 .net *"_ivl_68", 0 0, L_0x1d97cd0;  1 drivers
v0x1d92770_0 .net *"_ivl_70", 0 0, L_0x1d97d90;  1 drivers
v0x1d92850_0 .net *"_ivl_72", 0 0, L_0x1d97f80;  1 drivers
v0x1d92930_0 .net *"_ivl_74", 0 0, L_0x1d98040;  1 drivers
v0x1d92a10_0 .net *"_ivl_76", 0 0, L_0x1d98290;  1 drivers
v0x1d92af0_0 .net *"_ivl_78", 0 0, L_0x1d98300;  1 drivers
v0x1d92bd0_0 .net *"_ivl_8", 0 0, L_0x1d95880;  1 drivers
v0x1d92cb0_0 .net *"_ivl_80", 0 0, L_0x1d98510;  1 drivers
v0x1d92d90_0 .net *"_ivl_82", 0 0, L_0x1d985d0;  1 drivers
v0x1d92e70_0 .net *"_ivl_84", 0 0, L_0x1d98840;  1 drivers
v0x1d92f50_0 .net *"_ivl_86", 0 0, L_0x1d988b0;  1 drivers
v0x1d93030_0 .net *"_ivl_88", 0 0, L_0x1d98ae0;  1 drivers
v0x1d93110_0 .net *"_ivl_90", 0 0, L_0x1d98b50;  1 drivers
v0x1d931f0_0 .net *"_ivl_92", 0 0, L_0x1d98de0;  1 drivers
v0x1d932d0_0 .net *"_ivl_94", 0 0, L_0x1d98ea0;  1 drivers
v0x1d933b0_0 .net *"_ivl_96", 0 0, L_0x1d99140;  1 drivers
v0x1d93490_0 .net *"_ivl_98", 0 0, L_0x1d991b0;  1 drivers
v0x1d93570_0 .net "a", 0 0, v0x1d8f780_0;  alias, 1 drivers
v0x1d93610_0 .net "b", 0 0, v0x1d8f820_0;  alias, 1 drivers
v0x1d93700_0 .net "c", 0 0, v0x1d8f8c0_0;  alias, 1 drivers
v0x1d937f0_0 .net "d", 0 0, v0x1d8fa30_0;  alias, 1 drivers
v0x1d938e0_0 .net "out", 0 0, L_0x1d9a2b0;  alias, 1 drivers
S_0x1d93a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d58b00;
 .timescale -12 -12;
E_0x1d53660 .event anyedge, v0x1d946f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d946f0_0;
    %nor/r;
    %assign/vec4 v0x1d946f0_0, 0;
    %wait E_0x1d53660;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8ecc0;
T_3 ;
    %fork t_1, S_0x1d8ef60;
    %jmp t_0;
    .scope S_0x1d8ef60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8f1c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8fa30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f820_0, 0;
    %assign/vec4 v0x1d8f780_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d3c9f0;
    %load/vec4 v0x1d8f1c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d8f1c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8fa30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f820_0, 0;
    %assign/vec4 v0x1d8f780_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d53b10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8f5a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d538c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8f8c0_0, 0;
    %assign/vec4 v0x1d8fa30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d8ecc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d58b00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d943d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d946f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d58b00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d943d0_0;
    %inv;
    %store/vec4 v0x1d943d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d58b00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8f990_0, v0x1d94850_0, v0x1d941f0_0, v0x1d94290_0, v0x1d94330_0, v0x1d94470_0, v0x1d945b0_0, v0x1d94510_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d58b00;
T_7 ;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d58b00;
T_8 ;
    %wait E_0x1d538c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d94650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d94650_0, 4, 32;
    %load/vec4 v0x1d94790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d94650_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d94650_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d94650_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d945b0_0;
    %load/vec4 v0x1d945b0_0;
    %load/vec4 v0x1d94510_0;
    %xor;
    %load/vec4 v0x1d945b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d94650_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d94650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d94650_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/kmap2/iter0/response18/top_module.sv";
