
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.633537                       # Number of seconds simulated
sim_ticks                                2633537019000                       # Number of ticks simulated
final_tick                               2633537019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 937095                       # Simulator instruction rate (inst/s)
host_op_rate                                   937095                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            25117810505                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455664                       # Number of bytes of host memory used
host_seconds                                   104.85                       # Real time elapsed on the host
sim_insts                                    98251995                       # Number of instructions simulated
sim_ops                                      98251995                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       65395904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      176458048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       22817920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        6117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          270793152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     65395904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     22817920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      88213824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31277568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34109952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst         1021811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2757157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          356530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           95582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4231143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        488712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532968                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          24831967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          67004203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           8664363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2322826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102824889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     24831967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      8664363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33496330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11876639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1075506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12952144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11876639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         24831967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         67004203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1077037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          8664363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2322826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115777034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4231143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532968                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4231143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              268889216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1903936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33817536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               270793152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34109952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  29749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4544                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        17553                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            281865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            301305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            287862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            286659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            225369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            334915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            238810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           265837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           371130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           258929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           249155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32758                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        34                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2633536973000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4231143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532968                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4068719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  132609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    102                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1093446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.836760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.436415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.012757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       440061     40.25%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       295997     27.07%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92992      8.50%     75.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58887      5.39%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36077      3.30%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21923      2.00%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20196      1.85%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12061      1.10%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115252     10.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1093446                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.270611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5811.936648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31524    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.761269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.698895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.003972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31096     98.64%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           247      0.78%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            96      0.30%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            42      0.13%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            20      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31525                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  31986213765                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            110762351265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21006970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7613.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26363.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       102.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3279372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  356972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     552786.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2127204329750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     87939540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    418391955250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3579576840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4686874920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1953142125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2557322625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15326563200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            17444224200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1833781680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1590243840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        172009740240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        172009740240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        291141405720                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        301321003230                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1324734288750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1315804817250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1810578498555                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1815414226305                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           687.508592                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.344803                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3987214                       # Transaction distribution
system.membus.trans_dist::ReadResp            3987214                       # Transaction distribution
system.membus.trans_dist::WriteReq              16473                       # Transaction distribution
system.membus.trans_dist::WriteResp             16473                       # Transaction distribution
system.membus.trans_dist::Writeback            488712                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            49939                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          32707                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           82646                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            375702                       # Transaction distribution
system.membus.trans_dist::ReadExResp           375702                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      2043664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      2043664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        38986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6004530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      6043516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       713079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       713079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         8910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       413951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       422861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9311904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     65395904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     65395904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        60440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    202398272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    202458712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     22817920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     22817920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        34699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     11454592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     11489291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304998243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           189392                       # Total snoops (count)
system.membus.snoop_fanout::samples           4971090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 4971090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             4971090                       # Request fanout histogram
system.membus.reqLayer0.occupancy            40421000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9235200646                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46184467                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         9559744496                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26071795756                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         3342308232                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1730641569                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44428                       # number of replacements
system.iocache.tags.tagsinuse                0.384565                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44428                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2567923988000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.384565                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.024035                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.024035                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400265                       # Number of tag accesses
system.iocache.tags.data_accesses              400265                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           10                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           10                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     30346104                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30346104                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     30346104                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30346104                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     30346104                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30346104                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44266                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44266                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000226                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000226                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 145196.669856                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 145196.669856                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 145196.669856                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 145196.669856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 145196.669856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 145196.669856                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19475104                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19475104                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2924629998                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2924629998                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     19475104                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     19475104                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     19475104                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     19475104                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999774                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999774                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 93182.315789                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93182.315789                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66084.372695                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66084.372695                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 93182.315789                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 93182.315789                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 93182.315789                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 93182.315789                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    14568043                       # DTB read hits
system.cpu0.dtb.read_misses                      8431                       # DTB read misses
system.cpu0.dtb.read_acv                           27                       # DTB read access violations
system.cpu0.dtb.read_accesses                  676949                       # DTB read accesses
system.cpu0.dtb.write_hits                    7145658                       # DTB write hits
system.cpu0.dtb.write_misses                      938                       # DTB write misses
system.cpu0.dtb.write_acv                         113                       # DTB write access violations
system.cpu0.dtb.write_accesses                 256853                       # DTB write accesses
system.cpu0.dtb.data_hits                    21713701                       # DTB hits
system.cpu0.dtb.data_misses                      9369                       # DTB misses
system.cpu0.dtb.data_acv                          140                       # DTB access violations
system.cpu0.dtb.data_accesses                  933802                       # DTB accesses
system.cpu0.itb.fetch_hits                    4548884                       # ITB hits
system.cpu0.itb.fetch_misses                     4178                       # ITB misses
system.cpu0.itb.fetch_acv                           1                       # ITB acv
system.cpu0.itb.fetch_accesses                4553062                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      2633537019                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   83517035                       # Number of instructions committed
system.cpu0.committedOps                     83517035                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             80822596                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                379296                       # Number of float alu accesses
system.cpu0.num_func_calls                    2528649                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     10693456                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    80822596                       # number of integer instructions
system.cpu0.num_fp_insts                       379296                       # number of float instructions
system.cpu0.num_int_register_reads          111135665                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          61861581                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              169878                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             173004                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     21763507                       # number of memory refs
system.cpu0.num_load_insts                   14600612                       # Number of load instructions
system.cpu0.num_store_insts                   7162895                       # Number of store instructions
system.cpu0.num_idle_cycles              2222308283.999156                       # Number of idle cycles
system.cpu0.num_busy_cycles              411228735.000844                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.156151                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.843849                       # Percentage of idle cycles
system.cpu0.Branches                         13755686                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1546648      1.85%      1.85% # Class of executed instruction
system.cpu0.op_class::IntAlu                 58740475     70.33%     72.18% # Class of executed instruction
system.cpu0.op_class::IntMult                  143929      0.17%     72.35% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.35% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  80269      0.10%     72.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   3601      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.45% # Class of executed instruction
system.cpu0.op_class::MemRead                14925514     17.87%     90.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                7235570      8.66%     98.98% # Class of executed instruction
system.cpu0.op_class::IprAccess                850538      1.02%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  83526544                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7877                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    187867                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   64668     39.78%     39.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    117      0.07%     39.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2617      1.61%     41.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    707      0.43%     41.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  94445     58.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              162554                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    63832     48.95%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     117      0.09%     49.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2617      2.01%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     707      0.54%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   63126     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               130399                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2473737612000     93.93%     93.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              177097000      0.01%     93.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1643961000      0.06%     94.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1610470000      0.06%     94.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           156365023000      5.94%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2633534163000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.987072                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.668389                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.802189                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         6      2.16%      2.16% # number of syscalls executed
system.cpu0.kern.syscall::3                        27      9.71%     11.87% # number of syscalls executed
system.cpu0.kern.syscall::4                         4      1.44%     13.31% # number of syscalls executed
system.cpu0.kern.syscall::6                        31     11.15%     24.46% # number of syscalls executed
system.cpu0.kern.syscall::12                        1      0.36%     24.82% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.36%     25.18% # number of syscalls executed
system.cpu0.kern.syscall::17                       15      5.40%     30.58% # number of syscalls executed
system.cpu0.kern.syscall::19                        7      2.52%     33.09% # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.44%     34.53% # number of syscalls executed
system.cpu0.kern.syscall::23                        4      1.44%     35.97% # number of syscalls executed
system.cpu0.kern.syscall::24                        6      2.16%     38.13% # number of syscalls executed
system.cpu0.kern.syscall::33                       11      3.96%     42.09% # number of syscalls executed
system.cpu0.kern.syscall::45                       50     17.99%     60.07% # number of syscalls executed
system.cpu0.kern.syscall::47                        6      2.16%     62.23% # number of syscalls executed
system.cpu0.kern.syscall::48                        4      1.44%     63.67% # number of syscalls executed
system.cpu0.kern.syscall::54                        6      2.16%     65.83% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.36%     66.19% # number of syscalls executed
system.cpu0.kern.syscall::59                        3      1.08%     67.27% # number of syscalls executed
system.cpu0.kern.syscall::71                       54     19.42%     86.69% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.08%     87.77% # number of syscalls executed
system.cpu0.kern.syscall::74                       16      5.76%     93.53% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.36%     93.88% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.36%     94.24% # number of syscalls executed
system.cpu0.kern.syscall::92                        6      2.16%     96.40% # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.72%     97.12% # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.72%     97.84% # number of syscalls executed
system.cpu0.kern.syscall::132                       4      1.44%     99.28% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.36%     99.64% # number of syscalls executed
system.cpu0.kern.syscall::147                       1      0.36%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   278                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                  801      0.47%      0.47% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.47% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.47% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.47% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 4020      2.35%      2.83% # number of callpals executed
system.cpu0.kern.callpal::tbi                      34      0.02%      2.85% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.85% # number of callpals executed
system.cpu0.kern.callpal::swpipl               153543     89.93%     92.78% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6165      3.61%     96.39% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.39% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     7      0.00%     96.40% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     8      0.00%     96.40% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.40% # number of callpals executed
system.cpu0.kern.callpal::rti                    5570      3.26%     99.66% # number of callpals executed
system.cpu0.kern.callpal::callsys                 407      0.24%     99.90% # number of callpals executed
system.cpu0.kern.callpal::imb                     168      0.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                170737                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             8789                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1320                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1319                      
system.cpu0.kern.mode_good::user                 1320                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.150074                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.261055                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2623290250000     99.61%     99.61% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         10243904000      0.39%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    4021                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7684                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7684                       # Transaction distribution
system.iobus.trans_dist::WriteReq               60719                       # Transaction distribution
system.iobus.trans_dist::WriteResp              60729                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        17106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        47896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  136826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        68424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          235                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10577                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9900                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        95139                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2932779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             16988000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              202000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15613000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2457000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398846569                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            31423000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45136533                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements          1021182                       # number of replacements
system.cpu0.icache.tags.tagsinuse          507.309241                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           82309709                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1021182                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            80.602389                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      95955339750                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   507.309241                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.990838                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990838                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        168074943                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       168074943                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     82504692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       82504692                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     82504692                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        82504692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     82504692                       # number of overall hits
system.cpu0.icache.overall_hits::total       82504692                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1021853                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1021853                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1021853                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1021853                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1021853                       # number of overall misses
system.cpu0.icache.overall_misses::total      1021853                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  56335241496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  56335241496                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  56335241496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  56335241496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  56335241496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  56335241496                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     83526545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     83526545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     83526545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     83526545                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     83526545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     83526545                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012234                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012234                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012234                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012234                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012234                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55130.475221                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55130.475221                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55130.475221                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55130.475221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55130.475221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55130.475221                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1021853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1021853                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1021853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1021853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1021853                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1021853                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  51521694504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  51521694504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  51521694504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  51521694504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  51521694504                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  51521694504                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012234                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012234                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012234                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012234                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 50419.869104                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50419.869104                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 50419.869104                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50419.869104                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 50419.869104                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50419.869104                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2719631                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          956.466010                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18905093                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2719631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.951345                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        186231750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   956.466010                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.934049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.934049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46253520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46253520                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     11925262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11925262                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      6602628                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6602628                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       182538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       182538                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       186839                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       186839                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     18527890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18527890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     18527890                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18527890                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2456238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2456238                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       338876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       338876                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        20685                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20685                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        15867                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        15867                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2795114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2795114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2795114                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2795114                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 124116741163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 124116741163                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  16444415845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16444415845                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    842846748                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    842846748                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    128160000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    128160000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 140561157008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 140561157008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 140561157008                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 140561157008                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     14381500                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14381500                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      6941504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6941504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       203223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       203223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       202706                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       202706                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     21323004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21323004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     21323004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21323004                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.170792                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170792                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.048819                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048819                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.101785                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101785                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.078276                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078276                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.131084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.131084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131084                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 50531.235639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50531.235639                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48526.351365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48526.351365                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 40746.760841                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40746.760841                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8077.141237                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8077.141237                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50288.166067                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50288.166067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50288.166067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50288.166067                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       405316                       # number of writebacks
system.cpu0.dcache.writebacks::total           405316                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2456238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2456238                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       338876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       338876                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        20685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        15867                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        15867                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2795114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2795114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2795114                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2795114                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 112818246837                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 112818246837                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  14885114155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14885114155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    747493252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    747493252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     58698000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58698000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 127703360992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 127703360992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 127703360992                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 127703360992                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1383552000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1383552000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2334096000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2334096000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3717648000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3717648000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.170792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.170792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.048819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.101785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.101785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.078276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.131084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.131084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45931.317257                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45931.317257                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43924.958259                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43924.958259                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 36136.971332                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36136.971332                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3699.376064                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3699.376064                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 45688.068892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45688.068892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 45688.068892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45688.068892                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2970402                       # DTB read hits
system.cpu1.dtb.read_misses                      4138                       # DTB read misses
system.cpu1.dtb.read_acv                           72                       # DTB read access violations
system.cpu1.dtb.read_accesses                  195575                       # DTB read accesses
system.cpu1.dtb.write_hits                    2009151                       # DTB write hits
system.cpu1.dtb.write_misses                      396                       # DTB write misses
system.cpu1.dtb.write_acv                          65                       # DTB write access violations
system.cpu1.dtb.write_accesses                  96296                       # DTB write accesses
system.cpu1.dtb.data_hits                     4979553                       # DTB hits
system.cpu1.dtb.data_misses                      4534                       # DTB misses
system.cpu1.dtb.data_acv                          137                       # DTB access violations
system.cpu1.dtb.data_accesses                  291871                       # DTB accesses
system.cpu1.itb.fetch_hits                    2170605                       # ITB hits
system.cpu1.itb.fetch_misses                     2078                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2172683                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      2632816677                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   14734960                       # Number of instructions committed
system.cpu1.committedOps                     14734960                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14177671                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                114656                       # Number of float alu accesses
system.cpu1.num_func_calls                     582971                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1350166                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14177671                       # number of integer instructions
system.cpu1.num_fp_insts                       114656                       # number of float instructions
system.cpu1.num_int_register_reads           19500544                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          10624285                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               57008                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              58264                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      5006523                       # number of memory refs
system.cpu1.num_load_insts                    2986872                       # Number of load instructions
system.cpu1.num_store_insts                   2019651                       # Number of store instructions
system.cpu1.num_idle_cycles              2564725551.318837                       # Number of idle cycles
system.cpu1.num_busy_cycles              68091125.681163                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.025862                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.974138                       # Percentage of idle cycles
system.cpu1.Branches                          2154586                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               103569      0.70%      0.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                  8981320     60.93%     61.64% # Class of executed instruction
system.cpu1.op_class::IntMult                   29701      0.20%     61.84% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.84% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   8277      0.06%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    590      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemRead                 3103780     21.06%     82.95% # Class of executed instruction
system.cpu1.op_class::MemWrite                2023268     13.73%     96.68% # Class of executed instruction
system.cpu1.op_class::IprAccess                489126      3.32%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  14739631                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3855                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    108711                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   32695     34.87%     34.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2598      2.77%     37.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    801      0.85%     38.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  57676     61.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               93770                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    31978     48.05%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2598      3.90%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     801      1.20%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   31177     46.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                66554                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2500445108000     94.97%     94.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1569005000      0.06%     95.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1107552000      0.04%     95.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           129694984000      4.93%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2632816649000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.978070                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.540554                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.709758                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      2.20%      2.20% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      6.59%      8.79% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      3.30%     12.09% # number of syscalls executed
system.cpu1.kern.syscall::6                        14     15.38%     27.47% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      3.30%     30.77% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      4.40%     35.16% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      2.20%     37.36% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      2.20%     39.56% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.10%     40.66% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      2.20%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::45                       12     13.19%     56.04% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      2.20%     58.24% # number of syscalls executed
system.cpu1.kern.syscall::48                        6      6.59%     64.84% # number of syscalls executed
system.cpu1.kern.syscall::54                        6      6.59%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.10%     72.53% # number of syscalls executed
system.cpu1.kern.syscall::59                        4      4.40%     76.92% # number of syscalls executed
system.cpu1.kern.syscall::71                        9      9.89%     86.81% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      2.20%     89.01% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      2.20%     91.21% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.10%     92.31% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      2.20%     94.51% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      3.30%     97.80% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.10%     98.90% # number of syscalls executed
system.cpu1.kern.syscall::147                       1      1.10%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    91                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  707      0.72%      0.72% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.72% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.72% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1977      2.01%      2.73% # number of callpals executed
system.cpu1.kern.callpal::tbi                      31      0.03%      2.76% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      2.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                85581     86.83%     89.60% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5230      5.31%     94.90% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.90% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     94.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.91% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.91% # number of callpals executed
system.cpu1.kern.callpal::rti                    4789      4.86%     99.77% # number of callpals executed
system.cpu1.kern.callpal::callsys                 160      0.16%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                      68      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 98561                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1976                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                676                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4083                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1399                      
system.cpu1.kern.mode_good::user                  676                      
system.cpu1.kern.mode_good::idle                  723                      
system.cpu1.kern.mode_switch_good::kernel     0.707996                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.177076                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.415442                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       45562633000      1.73%      1.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          3523604000      0.13%      1.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2581997088000     98.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1978                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           355978                       # number of replacements
system.cpu1.icache.tags.tagsinuse          486.417819                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14336491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           355978                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            40.273531                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2579965257750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   486.417819                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.950035                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950035                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29835811                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29835811                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     14383082                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14383082                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     14383082                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14383082                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     14383082                       # number of overall hits
system.cpu1.icache.overall_hits::total       14383082                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       356549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       356549                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       356549                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        356549                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       356549                       # number of overall misses
system.cpu1.icache.overall_misses::total       356549                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  20358006232                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  20358006232                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  20358006232                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  20358006232                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  20358006232                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  20358006232                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     14739631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14739631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     14739631                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14739631                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     14739631                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14739631                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024190                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024190                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024190                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024190                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024190                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024190                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57097.358938                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57097.358938                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57097.358938                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57097.358938                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57097.358938                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57097.358938                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       356549                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       356549                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       356549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       356549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       356549                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       356549                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  18665075768                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18665075768                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  18665075768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18665075768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  18665075768                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18665075768                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024190                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024190                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024190                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024190                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52349.258497                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52349.258497                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52349.258497                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52349.258497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52349.258497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52349.258497                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           138222                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          965.194452                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4795343                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           138222                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            34.693052                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2592257981750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   965.194452                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.942573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10166393                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10166393                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2804661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2804661                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1856478                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1856478                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        53752                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        53752                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        49906                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        49906                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4661139                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4661139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4661139                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4661139                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       110487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       110487                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        86765                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        86765                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        13718                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        13718                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        16841                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        16841                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       197252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        197252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       197252                       # number of overall misses
system.cpu1.dcache.overall_misses::total       197252                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   4283107988                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4283107988                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2040059625                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2040059625                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    319536499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    319536499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    135404457                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    135404457                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   6323167613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6323167613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   6323167613                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6323167613                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2915148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2915148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1943243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1943243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        67470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        66747                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        66747                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4858391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4858391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4858391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4858391                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.037901                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037901                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.044650                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044650                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.203320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.203320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.252311                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252311                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.040600                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040600                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.040600                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040600                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 38765.718935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38765.718935                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 23512.471907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23512.471907                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 23293.227803                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23293.227803                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8040.167270                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8040.167270                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32056.291510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32056.291510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32056.291510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32056.291510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        83396                       # number of writebacks
system.cpu1.dcache.writebacks::total            83396                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       110487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       110487                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        86765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        86765                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        13718                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        13718                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        16841                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16841                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       197252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       197252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       197252                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       197252                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3781180012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3781180012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1663946375                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1663946375                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    260941501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    260941501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     62969543                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     62969543                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5445126387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5445126387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5445126387                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5445126387                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      7208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    885562000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    885562000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    892770000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    892770000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.037901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.044650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.203320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.203320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.252311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.040600                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040600                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.040600                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040600                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 34222.849856                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34222.849856                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19177.622025                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19177.622025                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 19021.832702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19021.832702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3739.061992                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3739.061992                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27604.923585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27604.923585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27604.923585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27604.923585                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.166266                       # Number of seconds simulated
sim_ticks                                166266125000                       # Number of ticks simulated
final_tick                               2799803144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5376734                       # Simulator instruction rate (inst/s)
host_op_rate                                  5376731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5619653095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 456688                       # Number of bytes of host memory used
host_seconds                                    29.59                       # Real time elapsed on the host
sim_insts                                   159078832                       # Number of instructions simulated
sim_ops                                     159078832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        4285952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8869760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1016768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1356736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15529216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4285952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1016768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5302720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4830272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1437696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6267968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           66968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          138590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           15887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           21199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              242644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         75473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          25777662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          53346766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           6115305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           8160027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93399759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     25777662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      6115305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31892967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        29051450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8646957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37698407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        29051450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         25777662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         53346766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8646957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          6115305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          8160027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131098166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      242644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    242644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15144320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  384896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6176256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15529216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6267968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6014                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1432                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          940                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4807                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  166266125000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                242644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.315307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.716239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.940124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44682     43.66%     43.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31480     30.76%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10604     10.36%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4942      4.83%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2533      2.47%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1590      1.55%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1182      1.15%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          863      0.84%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4475      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.180392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.757065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5327     94.96%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          197      3.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           39      0.70%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           24      0.43%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           13      0.23%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.202139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.047988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.289306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3310     59.00%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2099     37.42%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            56      1.00%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            42      0.75%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            24      0.43%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            18      0.32%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.16%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            18      0.32%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            10      0.18%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.04%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5610                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2562280250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6999092750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1183150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10828.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29578.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   155480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     488183.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    71601380250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5551780000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     89106661500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3935070720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5104920240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2147112000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2785422750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16181950200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18434184600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2137376160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1911891600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        182869021920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        182869021920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        338984251695                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        346659645690                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1382522773500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1375789971750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1928777556195                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1933555058550                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           688.899409                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           690.605784                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              200641                       # Transaction distribution
system.membus.trans_dist::ReadResp             200641                       # Transaction distribution
system.membus.trans_dist::WriteReq               1317                       # Transaction distribution
system.membus.trans_dist::WriteResp              1317                       # Transaction distribution
system.membus.trans_dist::Writeback             75473                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22464                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1525                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            345                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1870                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45124                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45124                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       133936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       133936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         3946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       344704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       348650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        31775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        31775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        55240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        55876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 615228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      4285952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      4285952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         4672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     12971968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     12976640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1016768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1016768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2084800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2086416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21803472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3077                       # Total snoops (count)
system.membus.snoop_fanout::samples            344605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  344605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              344605                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3608000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1128106496                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23053479                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          626661000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1313083558                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy          148923500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          205148249                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                22526                       # number of replacements
system.iocache.tags.tagsinuse               15.999285                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22526                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.999285                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999955                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999955                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202743                       # Number of tag accesses
system.iocache.tags.data_accesses              202743                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22464                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22464                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6593958                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6593958                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6593958                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6593958                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6593958                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6593958                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22464                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22464                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       104666                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       104666                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       104666                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       104666                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       104666                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       104666                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22464                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3317958                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3317958                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1475410714                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1475410714                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3317958                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3317958                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3317958                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3317958                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        52666                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        52666                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65678.895744                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65678.895744                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        52666                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        52666                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        52666                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        52666                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        180                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11650376                       # DTB read hits
system.cpu0.dtb.read_misses                       869                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                11225649                       # DTB read accesses
system.cpu0.dtb.write_hits                    4058484                       # DTB write hits
system.cpu0.dtb.write_misses                      273                       # DTB write misses
system.cpu0.dtb.write_acv                          37                       # DTB write access violations
system.cpu0.dtb.write_accesses                3713183                       # DTB write accesses
system.cpu0.dtb.data_hits                    15708860                       # DTB hits
system.cpu0.dtb.data_misses                      1142                       # DTB misses
system.cpu0.dtb.data_acv                           37                       # DTB access violations
system.cpu0.dtb.data_accesses                14938832                       # DTB accesses
system.cpu0.itb.fetch_hits                   57422718                       # ITB hits
system.cpu0.itb.fetch_misses                      870                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               57423588                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       165296805                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   59516050                       # Number of instructions committed
system.cpu0.committedOps                     59516050                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             58765279                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                124602                       # Number of float alu accesses
system.cpu0.num_func_calls                     457078                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      6002354                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    58765279                       # number of integer instructions
system.cpu0.num_fp_insts                       124602                       # number of float instructions
system.cpu0.num_int_register_reads           85149288                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          48458257                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               82628                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              82071                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     15711828                       # number of memory refs
system.cpu0.num_load_insts                   11652459                       # Number of load instructions
system.cpu0.num_store_insts                   4059369                       # Number of store instructions
system.cpu0.num_idle_cycles              4064901.935618                       # Number of idle cycles
system.cpu0.num_busy_cycles              161231903.064382                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.975408                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.024592                       # Percentage of idle cycles
system.cpu0.Branches                          7048021                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                83080      0.14%      0.14% # Class of executed instruction
system.cpu0.op_class::IntAlu                 43104519     72.42%     72.56% # Class of executed instruction
system.cpu0.op_class::IntMult                  489577      0.82%     73.39% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.39% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  41200      0.07%     73.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   8124      0.01%     73.47% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::MemRead                11670835     19.61%     93.08% # Class of executed instruction
system.cpu0.op_class::MemWrite                4061097      6.82%     99.90% # Class of executed instruction
system.cpu0.op_class::IprAccess                 58797      0.10%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  59517229                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     118                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     11833                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2986     33.40%     33.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     54      0.60%     34.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    170      1.90%     35.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.02%     35.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5727     64.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8939                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2979     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      54      0.87%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     170      2.75%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.03%     51.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2978     48.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6183                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            160251921000     96.95%     96.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               77649000      0.05%     96.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              165632000      0.10%     97.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5973000      0.00%     97.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             4798458000      2.90%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        165299633000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997656                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.519993                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.691688                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         3      4.62%      4.62% # number of syscalls executed
system.cpu0.kern.syscall::3                        12     18.46%     23.08% # number of syscalls executed
system.cpu0.kern.syscall::4                        16     24.62%     47.69% # number of syscalls executed
system.cpu0.kern.syscall::6                         4      6.15%     53.85% # number of syscalls executed
system.cpu0.kern.syscall::17                       11     16.92%     70.77% # number of syscalls executed
system.cpu0.kern.syscall::19                        3      4.62%     75.38% # number of syscalls executed
system.cpu0.kern.syscall::45                        4      6.15%     81.54% # number of syscalls executed
system.cpu0.kern.syscall::71                        4      6.15%     87.69% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      6.15%     93.85% # number of syscalls executed
system.cpu0.kern.syscall::256                       2      3.08%     96.92% # number of syscalls executed
system.cpu0.kern.syscall::257                       2      3.08%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    65                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  131      1.37%      1.48% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.15%      1.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8167     85.44%     87.06% # number of callpals executed
system.cpu0.kern.callpal::rdps                    543      5.68%     92.74% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     92.76% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.03%     92.79% # number of callpals executed
system.cpu0.kern.callpal::rti                     547      5.72%     98.51% # number of callpals executed
system.cpu0.kern.callpal::callsys                 140      1.46%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9559                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              678                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                468                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                469                      
system.cpu0.kern.mode_good::user                  468                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.691740                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.817627                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       13458903000      8.22%      8.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        150366532000     91.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     131                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1037                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1037                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23781                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23781                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1444488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               953000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1640000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           202341151                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3265000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22593521                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            66968                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           59600791                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            66968                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           889.989114                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        119101424                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       119101424                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     59450260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       59450260                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     59450260                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        59450260                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     59450260                       # number of overall hits
system.cpu0.icache.overall_hits::total       59450260                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        66968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        66968                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        66968                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         66968                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        66968                       # number of overall misses
system.cpu0.icache.overall_misses::total        66968                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   3766633000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3766633000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   3766633000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3766633000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   3766633000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3766633000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     59517228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     59517228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     59517228                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     59517228                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     59517228                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     59517228                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001125                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001125                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001125                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001125                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001125                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56245.266396                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56245.266396                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56245.266396                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56245.266396                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56245.266396                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56245.266396                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        66968                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        66968                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        66968                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        66968                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        66968                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        66968                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   3450863000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3450863000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   3450863000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3450863000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   3450863000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3450863000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001125                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001125                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001125                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001125                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51530.029268                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51530.029268                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51530.029268                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51530.029268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51530.029268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51530.029268                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           139308                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1020.495732                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15579722                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           139308                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           111.836521                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1020.495732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.996578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          759                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          757                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31556296                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31556296                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     11536598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11536598                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4012918                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4012918                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8388                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8388                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         8895                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8895                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     15549516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15549516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     15549516                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15549516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       104758                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       104758                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        35451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        35451                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          904                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          215                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          215                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       140209                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        140209                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       140209                       # number of overall misses
system.cpu0.dcache.overall_misses::total       140209                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5745294248                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5745294248                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1788883087                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1788883087                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     50918250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     50918250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1727973                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1727973                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   7534177335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7534177335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   7534177335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7534177335                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11641356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11641356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4048369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4048369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         9110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     15689725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15689725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     15689725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15689725                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.008999                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008999                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.008757                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008757                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.097288                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.097288                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.023600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.008936                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008936                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.008936                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008936                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54843.489261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54843.489261                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50460.722885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50460.722885                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 56325.497788                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56325.497788                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8037.083721                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8037.083721                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53735.333217                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53735.333217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53735.333217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53735.333217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        64097                       # number of writebacks
system.cpu0.dcache.writebacks::total            64097                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       104758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       104758                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        35451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        35451                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          904                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          214                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          214                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       140209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       140209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       140209                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       140209                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5251473752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5251473752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1625702913                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1625702913                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     46509750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46509750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       818027                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       818027                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   6877176665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6877176665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   6877176665                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6877176665                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    165924000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    165924000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    171442000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    171442000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    337366000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    337366000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.008757                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008757                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.097288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.097288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.023491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008936                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008936                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008936                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008936                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 50129.572462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50129.572462                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45857.744859                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45857.744859                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 51448.838496                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51448.838496                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3822.556075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3822.556075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49049.466618                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49049.466618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49049.466618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49049.466618                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      248406                       # DTB read hits
system.cpu1.dtb.read_misses                      1378                       # DTB read misses
system.cpu1.dtb.read_acv                           39                       # DTB read access violations
system.cpu1.dtb.read_accesses                   39964                       # DTB read accesses
system.cpu1.dtb.write_hits                     196617                       # DTB write hits
system.cpu1.dtb.write_misses                      236                       # DTB write misses
system.cpu1.dtb.write_acv                          35                       # DTB write access violations
system.cpu1.dtb.write_accesses                  18279                       # DTB write accesses
system.cpu1.dtb.data_hits                      445023                       # DTB hits
system.cpu1.dtb.data_misses                      1614                       # DTB misses
system.cpu1.dtb.data_acv                           74                       # DTB access violations
system.cpu1.dtb.data_accesses                   58243                       # DTB accesses
system.cpu1.itb.fetch_hits                     274798                       # ITB hits
system.cpu1.itb.fetch_misses                      533                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 275331                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       166986467                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    1310787                       # Number of instructions committed
system.cpu1.committedOps                      1310787                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              1260634                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  5081                       # Number of float alu accesses
system.cpu1.num_func_calls                      33931                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       133255                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     1260634                       # number of integer instructions
system.cpu1.num_fp_insts                         5081                       # number of float instructions
system.cpu1.num_int_register_reads            1738914                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            918525                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                3059                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               3057                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       449808                       # number of memory refs
system.cpu1.num_load_insts                     252018                       # Number of load instructions
system.cpu1.num_store_insts                    197790                       # Number of store instructions
system.cpu1.num_idle_cycles              161231550.586090                       # Number of idle cycles
system.cpu1.num_busy_cycles              5754916.413910                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.034463                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.965537                       # Percentage of idle cycles
system.cpu1.Branches                           180234                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                21506      1.64%      1.64% # Class of executed instruction
system.cpu1.op_class::IntAlu                   785664     59.86%     61.50% # Class of executed instruction
system.cpu1.op_class::IntMult                    2232      0.17%     61.67% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.67% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1361      0.10%     61.77% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.77% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.77% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.77% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    236      0.02%     61.79% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.79% # Class of executed instruction
system.cpu1.op_class::MemRead                  260410     19.84%     81.63% # Class of executed instruction
system.cpu1.op_class::MemWrite                 197957     15.08%     96.72% # Class of executed instruction
system.cpu1.op_class::IprAccess                 43109      3.28%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   1312475                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     197                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      7191                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1506     35.18%     35.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    170      3.97%     39.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     10      0.23%     39.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2595     60.62%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4281                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1504     47.33%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     170      5.35%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      10      0.31%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1494     47.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3178                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            165739837000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               97118000      0.06%     99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18632000      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1128387000      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        166983974000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998672                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.575723                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.742350                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      4.76%      4.76% # number of syscalls executed
system.cpu1.kern.syscall::6                         4     19.05%     23.81% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      4.76%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      4.76%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     14.29%     47.62% # number of syscalls executed
system.cpu1.kern.syscall::48                        3     14.29%     61.90% # number of syscalls executed
system.cpu1.kern.syscall::59                        3     14.29%     76.19% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     19.05%     95.24% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      4.76%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    21                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  240      5.01%      5.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                      15      0.31%      5.37% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3615     75.47%     80.84% # number of callpals executed
system.cpu1.kern.callpal::rdps                    382      7.97%     88.81% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.02%     88.83% # number of callpals executed
system.cpu1.kern.callpal::rti                     486     10.15%     98.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                  42      0.88%     99.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       7      0.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4790                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              543                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                305                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                183                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                313                      
system.cpu1.kern.mode_good::user                  305                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel     0.576427                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.043716                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.607177                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4276873000      2.53%      2.53% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           751711000      0.45%      2.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        163688705000     97.02%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     240                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            15887                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.996595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1111319                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15887                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            69.951470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.996595                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2640840                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2640840                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1296588                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1296588                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1296588                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1296588                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1296588                       # number of overall hits
system.cpu1.icache.overall_hits::total        1296588                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        15888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15888                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        15888                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15888                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        15888                       # number of overall misses
system.cpu1.icache.overall_misses::total        15888                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    908394500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    908394500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    908394500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    908394500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    908394500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    908394500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1312476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1312476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1312476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1312476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1312476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1312476                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012105                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012105                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012105                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012105                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012105                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012105                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57174.880413                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57174.880413                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57174.880413                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57174.880413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57174.880413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57174.880413                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        15888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15888                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        15888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        15888                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15888                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    832979500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    832979500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    832979500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    832979500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    832979500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    832979500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.012105                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012105                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.012105                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012105                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.012105                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012105                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52428.216264                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52428.216264                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52428.216264                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52428.216264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52428.216264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52428.216264                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            19892                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          818.477335                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             411984                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            19892                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.711040                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   818.477335                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.799294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           916462                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          916462                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       235628                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         235628                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       181429                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        181429                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3855                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3989                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3989                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       417057                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          417057                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       417057                       # number of overall hits
system.cpu1.dcache.overall_hits::total         417057                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10808                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        11198                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11198                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          278                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          278                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        22006                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22006                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        22006                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22006                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    611001249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    611001249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    580841015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    580841015                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     13817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1068985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1068985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1191842264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1191842264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1191842264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1191842264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       246436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       246436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       192627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       192627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         4133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       439063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       439063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       439063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       439063                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.043857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043857                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.058133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058133                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.067263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.067263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.031796                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031796                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.050120                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050120                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.050120                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050120                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 56532.313934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56532.313934                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 51870.067423                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51870.067423                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 49701.438849                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49701.438849                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8160.190840                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8160.190840                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 54159.877488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54159.877488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 54159.877488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54159.877488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11376                       # number of writebacks
system.cpu1.dcache.writebacks::total            11376                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        10808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10808                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        11198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11198                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          278                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          278                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        22006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        22006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22006                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    559374751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    559374751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    529200985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    529200985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     12491000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12491000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       515015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       515015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1088575736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1088575736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1088575736                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1088575736                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      4224000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4224000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     50492000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     50492000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     54716000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     54716000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.043857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.058133                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058133                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.067263                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.067263                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.031796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.031796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.050120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.050120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050120                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51755.620929                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51755.620929                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47258.526969                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47258.526969                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 44931.654676                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44931.654676                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3931.412214                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3931.412214                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49467.224212                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49467.224212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49467.224212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49467.224212                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.304376                       # Number of seconds simulated
sim_ticks                                304376475000                       # Number of ticks simulated
final_tick                               3104179619000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3170282                       # Simulator instruction rate (inst/s)
host_op_rate                                  3170281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3107892341                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458736                       # Number of bytes of host memory used
host_seconds                                    97.94                       # Real time elapsed on the host
sim_insts                                   310486577                       # Number of instructions simulated
sim_ops                                     310486577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        8177472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       96591808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        6872640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       90270528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          201912448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      8177472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      6872640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15050112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     81211648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82051328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          127773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         1509247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          107385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         1410477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3154882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1268932                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1282052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          26866308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         317343211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          22579406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         296575246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             663364171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     26866308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     22579406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49445714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       266813156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2758689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269571845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       266813156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         26866308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        317343211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2758689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         22579406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        296575246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            932936016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3154882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1282052                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3154882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1282052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              197623616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4288832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80254272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               201912448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82051328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  67013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28073                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        16438                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            190055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            197741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            203243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            160293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            178949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            225688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            177180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           191414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           191004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           202330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           195523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           183691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           194149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             85074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            78774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            80524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75363                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  304376475000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3154882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1282052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2455944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  631925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  75669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  75209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  75139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  75726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1618200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.719174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.209896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.281087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       938175     57.98%     57.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       371519     22.96%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       116655      7.21%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52237      3.23%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37118      2.29%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25955      1.60%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17937      1.11%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13604      0.84%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45000      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1618200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        74326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.544830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.807604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          64038     86.16%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         9093     12.23%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          754      1.01%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          284      0.38%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           92      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           35      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.871256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.833076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.218487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         45596     61.35%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         28529     38.38%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           127      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            23      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74326                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  49433895029                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            107331438779                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15439345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16009.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34759.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       649.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       263.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    663.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1823387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  900243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68600.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4843125250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     10163920000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    289373014250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10406309760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10867477320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5678046000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5929675125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28060843200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            30640833600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6225478560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            5949637920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        202749649440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        202749649440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        536709015765                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        545849572815                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1391708033250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1383690000750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2181537375975                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2185676846970                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.775098                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.108615                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2502034                       # Transaction distribution
system.membus.trans_dist::ReadResp            2502034                       # Transaction distribution
system.membus.trans_dist::WriteReq               4685                       # Transaction distribution
system.membus.trans_dist::WriteResp              4685                       # Transaction distribution
system.membus.trans_dist::Writeback           1268932                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            33134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          18950                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           52084                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            712902                       # Transaction distribution
system.membus.trans_dist::ReadExResp           712902                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       255546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       255546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        14232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3741071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      3755303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       214771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       214771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port      3491956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total      3494896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7746787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      8177472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      8177472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        18615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    138609920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    138628535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      6872640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      6872640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        11739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port    129464064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total    129475803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               283994130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            91803                       # Total snoops (count)
system.membus.snoop_fanout::samples           4545189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 4545189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             4545189                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13296974                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14802138471                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13411992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1198646493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14537782494                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1008606731                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy        13533057681                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              4.4                       # Layer utilization (%)
system.iocache.tags.replacements                13151                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13151                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118375                       # Number of tag accesses
system.iocache.tags.data_accesses              118375                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3241982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3241982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3241982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3241982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3241982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3241982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104580.064516                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104580.064516                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104580.064516                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104580.064516                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104580.064516                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104580.064516                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1629982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1629982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    876722617                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    876722617                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1629982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1629982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1629982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1629982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52580.064516                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52580.064516                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66823.370198                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66823.370198                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52580.064516                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52580.064516                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52580.064516                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52580.064516                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    17908733                       # DTB read hits
system.cpu0.dtb.read_misses                      8982                       # DTB read misses
system.cpu0.dtb.read_acv                           13                       # DTB read access violations
system.cpu0.dtb.read_accesses                16340815                       # DTB read accesses
system.cpu0.dtb.write_hits                    4675315                       # DTB write hits
system.cpu0.dtb.write_misses                     5461                       # DTB write misses
system.cpu0.dtb.write_acv                          17                       # DTB write access violations
system.cpu0.dtb.write_accesses                3323960                       # DTB write accesses
system.cpu0.dtb.data_hits                    22584048                       # DTB hits
system.cpu0.dtb.data_misses                     14443                       # DTB misses
system.cpu0.dtb.data_acv                           30                       # DTB access violations
system.cpu0.dtb.data_accesses                19664775                       # DTB accesses
system.cpu0.itb.fetch_hits                   69138723                       # ITB hits
system.cpu0.itb.fetch_misses                      487                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               69139210                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       304688576                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   76536987                       # Number of instructions committed
system.cpu0.committedOps                     76536987                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             53653317                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              39665293                       # Number of float alu accesses
system.cpu0.num_func_calls                     300014                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3625373                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    53653317                       # number of integer instructions
system.cpu0.num_fp_insts                     39665293                       # number of float instructions
system.cpu0.num_int_register_reads          120782472                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          31388533                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            49037210                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           36339805                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     22610806                       # number of memory refs
system.cpu0.num_load_insts                   17925428                       # Number of load instructions
system.cpu0.num_store_insts                   4685378                       # Number of store instructions
system.cpu0.num_idle_cycles              6060005.433437                       # Number of idle cycles
system.cpu0.num_busy_cycles              298628570.566563                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.980111                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.019889                       # Percentage of idle cycles
system.cpu0.Branches                          4012613                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               222002      0.29%      0.29% # Class of executed instruction
system.cpu0.op_class::IntAlu                 30720613     40.13%     40.42% # Class of executed instruction
system.cpu0.op_class::IntMult                   14782      0.02%     40.44% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.44% # Class of executed instruction
system.cpu0.op_class::FloatAdd               15962048     20.85%     61.29% # Class of executed instruction
system.cpu0.op_class::FloatCmp                 913463      1.19%     62.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                 149600      0.20%     62.68% # Class of executed instruction
system.cpu0.op_class::FloatMult               4697874      6.14%     68.82% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 910415      1.19%     70.01% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.01% # Class of executed instruction
system.cpu0.op_class::MemRead                17982387     23.49%     93.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                4689256      6.13%     99.62% # Class of executed instruction
system.cpu0.op_class::IprAccess                289019      0.38%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  76551460                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     510                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     44659                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9982     39.29%     39.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     68      0.27%     39.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    313      1.23%     40.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    462      1.82%     42.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14579     57.39%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               25404                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9981     49.06%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      68      0.33%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     313      1.54%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     462      2.27%     53.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9522     46.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                20346                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            284010023000     93.21%     93.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               88223000      0.03%     93.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              372055000      0.12%     93.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              677470000      0.22%     93.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            19540805000      6.41%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        304688576000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999900                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.653131                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.800897                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.82%      1.82% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      1.82%      3.64% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     47.27%     50.91% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.82%     52.73% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      7.27%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.82%     61.82% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.82%     63.64% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.82%     65.45% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.82%     67.27% # number of syscalls executed
system.cpu0.kern.syscall::71                       14     25.45%     92.73% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      1.82%     94.55% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.82%     96.36% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.82%     98.18% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.82%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    55                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  693      2.40%      2.40% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1039      3.60%      6.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.02%      6.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21698     75.19%     81.21% # number of callpals executed
system.cpu0.kern.callpal::rdps                    765      2.65%     83.87% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     83.87% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     83.87% # number of callpals executed
system.cpu0.kern.callpal::rti                    2864      9.92%     93.80% # number of callpals executed
system.cpu0.kern.callpal::callsys                1359      4.71%     98.51% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.01%     98.51% # number of callpals executed
system.cpu0.kern.callpal::rdunique                428      1.48%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 28857                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3903                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2295                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2295                      
system.cpu0.kern.mode_good::user                 2295                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.588009                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.740561                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       44168281000     14.51%     14.51% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        260160929000     85.49%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1039                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3932                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3932                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17803                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17805                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        17172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   43474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4902                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        30354                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   870282                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6008000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6190000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118161591                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12487000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13187008                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           127773                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           76398892                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           127773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           597.926729                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        153230693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       153230693                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     76423687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       76423687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     76423687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        76423687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     76423687                       # number of overall hits
system.cpu0.icache.overall_hits::total       76423687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       127773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       127773                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       127773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        127773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       127773                       # number of overall misses
system.cpu0.icache.overall_misses::total       127773                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   7414801493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7414801493                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   7414801493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7414801493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   7414801493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7414801493                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     76551460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     76551460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     76551460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     76551460                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     76551460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     76551460                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001669                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001669                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001669                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001669                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58031.051106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58031.051106                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58031.051106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58031.051106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58031.051106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58031.051106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       127773                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       127773                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       127773                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       127773                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       127773                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       127773                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   6806330507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6806330507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   6806330507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6806330507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   6806330507                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6806330507                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001669                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001669                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53268.926197                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53268.926197                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53268.926197                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53268.926197                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53268.926197                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53268.926197                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1513479                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1015.971899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           21022098                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1513479                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.889917                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1015.971899                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.992160                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992160                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          628                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          627                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46711555                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46711555                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     16725645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16725645                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4250223                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4250223                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        23566                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23566                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        20679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        20679                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20975868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20975868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20975868                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20975868                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1154341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1154341                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       393186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       393186                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         8980                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8980                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         9711                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9711                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1547527                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1547527                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1547527                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1547527                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  71256648615                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  71256648615                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  21425512633                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21425512633                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    165090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    165090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     78914746                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     78914746                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  92682161248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  92682161248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  92682161248                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  92682161248                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     17879986                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17879986                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4643409                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4643409                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        32546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        30390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        30390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     22523395                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22523395                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     22523395                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22523395                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.064561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064561                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.084676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084676                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.275917                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.275917                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.319546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.319546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.068708                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.068708                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.068708                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.068708                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61729.288499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61729.288499                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54492.053718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54492.053718                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 18384.242762                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18384.242762                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8126.325404                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8126.325404                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 59890.497063                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59890.497063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 59890.497063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59890.497063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       656533                       # number of writebacks
system.cpu0.dcache.writebacks::total           656533                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1154341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1154341                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       393186                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       393186                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         8980                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8980                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         9707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         9707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1547527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1547527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1547527                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1547527                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  65634599385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65634599385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  19562855367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19562855367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    127457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    127457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     37583254                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     37583254                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  85197454752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  85197454752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  85197454752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  85197454752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    776662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    776662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    630556000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    630556000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1407218000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1407218000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.064561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.084676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.084676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.275917                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.275917                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.319414                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.319414                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.068708                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068708                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.068708                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068708                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 56858.934565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56858.934565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 49754.709901                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49754.709901                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14193.485523                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14193.485523                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3871.768209                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3871.768209                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 55053.937509                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55053.937509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 55053.937509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55053.937509                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    17683850                       # DTB read hits
system.cpu1.dtb.read_misses                      8972                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                16388640                       # DTB read accesses
system.cpu1.dtb.write_hits                    4507818                       # DTB write hits
system.cpu1.dtb.write_misses                     5320                       # DTB write misses
system.cpu1.dtb.write_acv                          25                       # DTB write access violations
system.cpu1.dtb.write_accesses                3364661                       # DTB write accesses
system.cpu1.dtb.data_hits                    22191668                       # DTB hits
system.cpu1.dtb.data_misses                     14292                       # DTB misses
system.cpu1.dtb.data_acv                           38                       # DTB access violations
system.cpu1.dtb.data_accesses                19753301                       # DTB accesses
system.cpu1.itb.fetch_hits                   69207484                       # ITB hits
system.cpu1.itb.fetch_misses                      487                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               69207971                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       304376475                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   74870758                       # Number of instructions committed
system.cpu1.committedOps                     74870758                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             52075114                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              39604052                       # Number of float alu accesses
system.cpu1.num_func_calls                     207172                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3522402                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    52075114                       # number of integer instructions
system.cpu1.num_fp_insts                     39604052                       # number of float instructions
system.cpu1.num_int_register_reads          118518865                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          30123247                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            48948522                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           36296009                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     22221793                       # number of memory refs
system.cpu1.num_load_insts                   17702609                       # Number of load instructions
system.cpu1.num_store_insts                   4519184                       # Number of store instructions
system.cpu1.num_idle_cycles              19292449.499937                       # Number of idle cycles
system.cpu1.num_busy_cycles              285084025.500063                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.936616                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.063384                       # Percentage of idle cycles
system.cpu1.Branches                          3801371                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               207465      0.28%      0.28% # Class of executed instruction
system.cpu1.op_class::IntAlu                 29536060     39.44%     39.72% # Class of executed instruction
system.cpu1.op_class::IntMult                   10250      0.01%     39.73% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     39.73% # Class of executed instruction
system.cpu1.op_class::FloatAdd               15933076     21.28%     61.01% # Class of executed instruction
system.cpu1.op_class::FloatCmp                 913502      1.22%     62.23% # Class of executed instruction
system.cpu1.op_class::FloatCvt                 149566      0.20%     62.43% # Class of executed instruction
system.cpu1.op_class::FloatMult               4692290      6.27%     68.69% # Class of executed instruction
system.cpu1.op_class::FloatDiv                 910581      1.22%     69.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.91% # Class of executed instruction
system.cpu1.op_class::MemRead                17744085     23.70%     93.61% # Class of executed instruction
system.cpu1.op_class::MemWrite                4521340      6.04%     99.64% # Class of executed instruction
system.cpu1.op_class::IprAccess                266873      0.36%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  74885088                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     707                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     37679                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7535     40.73%     40.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    312      1.69%     42.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    693      3.75%     46.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   9960     53.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               18500                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7533     48.99%     48.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     312      2.03%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     693      4.51%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6840     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                15378                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            288473294000     94.78%     94.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              331276000      0.11%     94.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              953965000      0.31%     95.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            14617996000      4.80%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        304376531000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999735                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.686747                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.831243                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      4.35%      8.70% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      8.70%     17.39% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     17.39%     34.78% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      8.70%     43.48% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      4.35%     47.83% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      4.35%     52.17% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      4.35%     56.52% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     13.04%     69.57% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      4.35%     73.91% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      4.35%     78.26% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     17.39%     95.65% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      4.35%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    23                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  462      2.11%      2.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1518      6.95%      9.06% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.03%      9.09% # number of callpals executed
system.cpu1.kern.callpal::swpipl                14398     65.87%     74.96% # number of callpals executed
system.cpu1.kern.callpal::rdps                    650      2.97%     77.94% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     77.94% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     77.95% # number of callpals executed
system.cpu1.kern.callpal::rti                    3097     14.17%     92.12% # number of callpals executed
system.cpu1.kern.callpal::callsys                1500      6.86%     98.98% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.02%     99.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                219      1.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 21857                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3210                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2361                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1405                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               3052                      
system.cpu1.kern.mode_good::user                 2361                      
system.cpu1.kern.mode_good::idle                  691                      
system.cpu1.kern.mode_switch_good::kernel     0.950779                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.491815                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.875000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       26840152000      8.82%      8.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        254595905000     83.65%     92.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         22940474000      7.54%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1518                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           107384                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998053                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           74785191                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107384                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           696.427689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.998053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        149877562                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       149877562                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     74777702                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       74777702                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     74777702                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        74777702                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     74777702                       # number of overall hits
system.cpu1.icache.overall_hits::total       74777702                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       107386                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       107386                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       107386                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        107386                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       107386                       # number of overall misses
system.cpu1.icache.overall_misses::total       107386                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   6326199731                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6326199731                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   6326199731                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6326199731                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   6326199731                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6326199731                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     74885088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     74885088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     74885088                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     74885088                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     74885088                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     74885088                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001434                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001434                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001434                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001434                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58910.842484                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58910.842484                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58910.842484                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58910.842484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58910.842484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58910.842484                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       107386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107386                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       107386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       107386                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107386                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   5812390269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5812390269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   5812390269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5812390269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   5812390269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5812390269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001434                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001434                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001434                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001434                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54126.145578                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54126.145578                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54126.145578                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54126.145578                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54126.145578                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54126.145578                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements          1408637                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1014.445441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20770642                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1408637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.745205                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1014.445441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.990669                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990669                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45842726                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45842726                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     16577360                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16577360                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4131543                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4131543                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        16642                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16642                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        15621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     20708903                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20708903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     20708903                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20708903                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1090857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1090857                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       352850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       352850                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         8765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8765                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         9247                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9247                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1443707                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1443707                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1443707                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1443707                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  65385598596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  65385598596                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  20231452539                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20231452539                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    183372499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    183372499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     75107047                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     75107047                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  85617051135                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  85617051135                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  85617051135                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  85617051135                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     17668217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17668217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4484393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4484393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        25407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        25407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        24868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        24868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     22152610                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22152610                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     22152610                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22152610                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.061741                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.061741                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.078684                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.078684                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.344984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.371843                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.371843                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.065171                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.065171                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.065171                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065171                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 59939.660832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59939.660832                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 57337.260986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57337.260986                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 20920.992470                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20920.992470                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8122.315021                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8122.315021                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 59303.619872                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59303.619872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59303.619872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59303.619872                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       612399                       # number of writebacks
system.cpu1.dcache.writebacks::total           612399                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1090857                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1090857                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       352850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       352850                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         8765                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8765                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         9247                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         9247                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1443707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1443707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1443707                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1443707                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  60153733404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60153733404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  18543991461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18543991461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    146271501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    146271501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     36232953                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36232953                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  78697724865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78697724865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  78697724865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78697724865                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    296940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    296940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    296940000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    296940000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.061741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.061741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.078684                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078684                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.344984                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.344984                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.371843                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.371843                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.065171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.065171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.065171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.065171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 55143.555392                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55143.555392                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 52554.885818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52554.885818                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16688.134740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16688.134740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3918.346815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3918.346815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 54510.870187                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54510.870187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 54510.870187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54510.870187                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.199012                       # Number of seconds simulated
sim_ticks                                199012026000                       # Number of ticks simulated
final_tick                               3303191645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5259887                       # Simulator instruction rate (inst/s)
host_op_rate                                  5259885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2700789000                       # Simulator tick rate (ticks/s)
host_mem_usage                                 459760                       # Number of bytes of host memory used
host_seconds                                    73.69                       # Real time elapsed on the host
sim_insts                                   387583068                       # Number of instructions simulated
sim_ops                                     387583068                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        4991680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       12965376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         504000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         598464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19059520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4991680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       504000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5495680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7429184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8809536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           77995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          202584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            7875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            9351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        116081                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          25082303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          65148706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2532510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3007175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95770695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     25082303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2532510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27614814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37330327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6936023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44266350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37330327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         25082303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         65148706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6936023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2532510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3007175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140037045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      297805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137649                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18851904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  207616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8757568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19059520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8809536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   821                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          732                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7241                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  199012026000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  291044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     47                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.897432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.923619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.090239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48010     42.59%     42.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33388     29.62%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8686      7.70%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4537      4.02%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3898      3.46%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2095      1.86%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1871      1.66%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1766      1.57%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8484      7.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112735                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.825978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.601573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7664     95.81%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          254      3.18%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           42      0.53%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           23      0.29%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            9      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.106763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.990663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.860314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4610     57.63%     57.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3207     40.09%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            57      0.71%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            21      0.26%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            29      0.36%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            19      0.24%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.09%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            16      0.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             4      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7999                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3157948750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8680967500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1472805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10720.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29470.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        94.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   204822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113838                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     457021.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    80839981500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6645340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    111523442250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10806642000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11319330960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5896481250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6176222250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29236194000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31762894800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6701778000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6359938560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        215747934480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        215747934480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        600726546540                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        603663150060                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1454957562750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1452381594750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2324073139020                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2327411065860                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.585637                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.596155                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              220750                       # Transaction distribution
system.membus.trans_dist::ReadResp             220750                       # Transaction distribution
system.membus.trans_dist::WriteReq               2385                       # Transaction distribution
system.membus.trans_dist::WriteResp              2385                       # Transaction distribution
system.membus.trans_dist::Writeback            116081                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              946                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1232                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82110                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82110                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       155991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       155991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        11294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       518448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       529742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        15750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        15750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        24981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        25411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 770093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      4991680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      4991680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         9225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     20076096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     20085321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       504000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       504000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       916928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       918627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27879980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2078                       # Total snoops (count)
system.membus.snoop_fanout::samples            438285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  438285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              438285                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8247000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1539485248                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22153238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          730074500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1908345956                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           73929750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           95372560                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                21631                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21631                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194727                       # Number of tag accesses
system.iocache.tags.data_accesses              194727                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            6                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            6                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6591960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6591960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6591960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6591960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6591960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6591960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21574                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21574                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000278                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000278                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104634.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104634.285714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104634.285714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104634.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104634.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104634.285714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3315960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3315960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1442407813                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1442407813                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3315960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3315960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3315960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3315960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999722                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999722                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52634.285714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52634.285714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66877.216849                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66877.216849                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52634.285714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52634.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52634.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52634.285714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    10735861                       # DTB read hits
system.cpu0.dtb.read_misses                      1901                       # DTB read misses
system.cpu0.dtb.read_acv                           13                       # DTB read access violations
system.cpu0.dtb.read_accesses                10033695                       # DTB read accesses
system.cpu0.dtb.write_hits                    3284031                       # DTB write hits
system.cpu0.dtb.write_misses                      733                       # DTB write misses
system.cpu0.dtb.write_acv                          39                       # DTB write access violations
system.cpu0.dtb.write_accesses                2535015                       # DTB write accesses
system.cpu0.dtb.data_hits                    14019892                       # DTB hits
system.cpu0.dtb.data_misses                      2634                       # DTB misses
system.cpu0.dtb.data_acv                           52                       # DTB access violations
system.cpu0.dtb.data_accesses                12568710                       # DTB accesses
system.cpu0.itb.fetch_hits                   72212570                       # ITB hits
system.cpu0.itb.fetch_misses                     1032                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               72213602                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       199669245                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   76103976                       # Number of instructions committed
system.cpu0.committedOps                     76103976                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             59715439                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              14200568                       # Number of float alu accesses
system.cpu0.num_func_calls                     805654                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      9324230                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    59715439                       # number of integer instructions
system.cpu0.num_fp_insts                     14200568                       # number of float instructions
system.cpu0.num_int_register_reads          102611165                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          41062231                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            14670168                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           13187555                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     14025911                       # number of memory refs
system.cpu0.num_load_insts                   10740161                       # Number of load instructions
system.cpu0.num_store_insts                   3285750                       # Number of store instructions
system.cpu0.num_idle_cycles              1981327.616048                       # Number of idle cycles
system.cpu0.num_busy_cycles              197687917.383952                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.990077                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.009923                       # Percentage of idle cycles
system.cpu0.Branches                         10485296                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              8460597     11.12%     11.12% # Class of executed instruction
system.cpu0.op_class::IntAlu                 45671712     60.01%     71.13% # Class of executed instruction
system.cpu0.op_class::IntMult                  289550      0.38%     71.51% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.51% # Class of executed instruction
system.cpu0.op_class::FloatAdd                4320284      5.68%     77.18% # Class of executed instruction
system.cpu0.op_class::FloatCmp                 327687      0.43%     77.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     77.61% # Class of executed instruction
system.cpu0.op_class::FloatMult               2676755      3.52%     81.13% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 196407      0.26%     81.39% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.39% # Class of executed instruction
system.cpu0.op_class::MemRead                10773747     14.16%     95.55% # Class of executed instruction
system.cpu0.op_class::MemWrite                3287641      4.32%     99.87% # Class of executed instruction
system.cpu0.op_class::IprAccess                102282      0.13%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  76106662                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     128                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     19418                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5441     37.34%     37.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    102      0.70%     38.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    204      1.40%     39.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      3      0.02%     39.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8820     60.54%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               14570                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5431     48.63%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     102      0.91%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     204      1.83%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       3      0.03%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5429     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11169                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            192184998000     96.25%     96.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              139944000      0.07%     96.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              172425000      0.09%     96.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3705000      0.00%     96.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             7165708000      3.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        199666780000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998162                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.615533                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.766575                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      1.60%      1.60% # number of syscalls executed
system.cpu0.kern.syscall::3                        23     18.40%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::4                        39     31.20%     51.20% # number of syscalls executed
system.cpu0.kern.syscall::6                         5      4.00%     55.20% # number of syscalls executed
system.cpu0.kern.syscall::17                        9      7.20%     62.40% # number of syscalls executed
system.cpu0.kern.syscall::19                        4      3.20%     65.60% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      0.80%     66.40% # number of syscalls executed
system.cpu0.kern.syscall::45                        7      5.60%     72.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.80%     72.80% # number of syscalls executed
system.cpu0.kern.syscall::54                        2      1.60%     74.40% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.80%     75.20% # number of syscalls executed
system.cpu0.kern.syscall::71                       15     12.00%     87.20% # number of syscalls executed
system.cpu0.kern.syscall::73                       11      8.80%     96.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.80%     96.80% # number of syscalls executed
system.cpu0.kern.syscall::256                       2      1.60%     98.40% # number of syscalls executed
system.cpu0.kern.syscall::257                       2      1.60%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   125                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    5      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  245      1.59%      1.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                      17      0.11%      1.73% # number of callpals executed
system.cpu0.kern.callpal::swpipl                13284     86.30%     88.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                    696      4.52%     92.56% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.02%     92.58% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.01%     92.59% # number of callpals executed
system.cpu0.kern.callpal::rti                     978      6.35%     98.95% # number of callpals executed
system.cpu0.kern.callpal::callsys                 157      1.02%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 15392                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1222                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                845                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                844                      
system.cpu0.kern.mode_good::user                  845                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.690671                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.817126                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       25325833000     12.57%     12.57% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        176174511000     87.43%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     245                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3540                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3540                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23947                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23953                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          671                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4013                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1391780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1109000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              427000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5091000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194284011                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9339000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21700762                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            77994                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           75933205                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            77994                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           973.577519                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        152291322                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       152291322                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     76028667                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       76028667                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     76028667                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        76028667                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     76028667                       # number of overall hits
system.cpu0.icache.overall_hits::total       76028667                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        77996                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77996                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        77996                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77996                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        77996                       # number of overall misses
system.cpu0.icache.overall_misses::total        77996                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4392630500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4392630500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4392630500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4392630500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4392630500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4392630500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     76106663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     76106663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     76106663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     76106663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     76106663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     76106663                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001025                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001025                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56318.663778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56318.663778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56318.663778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56318.663778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56318.663778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56318.663778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        77996                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        77996                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        77996                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        77996                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        77996                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        77996                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4024425500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4024425500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4024425500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4024425500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4024425500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4024425500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51597.844761                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51597.844761                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51597.844761                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51597.844761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51597.844761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51597.844761                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           202577                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1020.154069                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13823793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           202577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.239697                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1020.154069                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.996244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28236556                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28236556                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     10594923                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10594923                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3187512                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3187512                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        14925                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14925                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        15019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13782435                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13782435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13782435                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13782435                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       123687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       123687                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        79089                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        79089                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1235                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1235                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          206                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       202776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        202776                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       202776                       # number of overall misses
system.cpu0.dcache.overall_misses::total       202776                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6939812000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6939812000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4210510774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4210510774                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     69499249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69499249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1675933                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1675933                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  11150322774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11150322774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  11150322774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11150322774                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     10718610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10718610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3266601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3266601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        16160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        15225                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        15225                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     13985211                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13985211                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     13985211                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13985211                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.011539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.024211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024211                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.076423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.013530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.013530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.014499                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014499                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014499                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014499                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56107.852887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56107.852887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53237.628166                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53237.628166                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 56274.695547                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56274.695547                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8135.597087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8135.597087                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54988.375222                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54988.375222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54988.375222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54988.375222                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       111105                       # number of writebacks
system.cpu0.dcache.writebacks::total           111105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       123687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       123687                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        79089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        79089                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       202776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       202776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       202776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       202776                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6359356000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6359356000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   3844923226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3844923226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     63446751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     63446751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       718067                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       718067                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10204279226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10204279226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  10204279226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10204279226                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    677154000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    677154000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    396340000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    396340000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1073494000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1073494000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.024211                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024211                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.076423                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.076423                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.013530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.013530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.014499                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014499                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.014499                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014499                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 51414.910217                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51414.910217                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48615.145292                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48615.145292                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 51373.887449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51373.887449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3485.762136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3485.762136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50322.914083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50322.914083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50322.914083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50322.914083                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      208862                       # DTB read hits
system.cpu1.dtb.read_misses                       795                       # DTB read misses
system.cpu1.dtb.read_acv                           26                       # DTB read access violations
system.cpu1.dtb.read_accesses                   66460                       # DTB read accesses
system.cpu1.dtb.write_hits                     130846                       # DTB write hits
system.cpu1.dtb.write_misses                      101                       # DTB write misses
system.cpu1.dtb.write_acv                          30                       # DTB write access violations
system.cpu1.dtb.write_accesses                  39480                       # DTB write accesses
system.cpu1.dtb.data_hits                      339708                       # DTB hits
system.cpu1.dtb.data_misses                       896                       # DTB misses
system.cpu1.dtb.data_acv                           56                       # DTB access violations
system.cpu1.dtb.data_accesses                  105940                       # DTB accesses
system.cpu1.itb.fetch_hits                     364411                       # ITB hits
system.cpu1.itb.fetch_misses                      418                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 364829                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       198559945                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     992515                       # Number of instructions committed
system.cpu1.committedOps                       992515                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               955203                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1056                       # Number of float alu accesses
system.cpu1.num_func_calls                      30045                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        96987                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      955203                       # number of integer instructions
system.cpu1.num_fp_insts                         1056                       # number of float instructions
system.cpu1.num_int_register_reads            1292776                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            717591                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 572                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                481                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       342550                       # number of memory refs
system.cpu1.num_load_insts                     210953                       # Number of load instructions
system.cpu1.num_store_insts                    131597                       # Number of store instructions
system.cpu1.num_idle_cycles              194814999.486630                       # Number of idle cycles
system.cpu1.num_busy_cycles              3744945.513370                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018861                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981139                       # Percentage of idle cycles
system.cpu1.Branches                           138580                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                15242      1.53%      1.53% # Class of executed instruction
system.cpu1.op_class::IntAlu                   596273     60.02%     61.55% # Class of executed instruction
system.cpu1.op_class::IntMult                    1424      0.14%     61.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     85      0.01%     61.71% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      6      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::MemRead                  215955     21.74%     83.44% # Class of executed instruction
system.cpu1.op_class::MemWrite                 131905     13.28%     96.72% # Class of executed instruction
system.cpu1.op_class::IprAccess                 32577      3.28%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    993467                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     206                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6082                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1301     31.66%     31.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    204      4.96%     36.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.12%     36.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2599     63.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4109                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1301     46.36%     46.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     204      7.27%     53.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.18%     53.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1296     46.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2806                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            197473454000     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              114998000      0.06%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11884000      0.01%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              962046000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        198562382000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.498653                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.682891                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      7.69%      7.69% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     30.77%     46.15% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     15.38%     61.54% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      7.69%     69.23% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     15.38%     84.62% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     15.38%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    13                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  136      3.02%      3.09% # number of callpals executed
system.cpu1.kern.callpal::tbi                      11      0.24%      3.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3522     78.21%     81.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                    411      9.13%     90.67% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     90.70% # number of callpals executed
system.cpu1.kern.callpal::rti                     378      8.39%     99.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      0.84%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4503                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              304                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                170                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                211                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                174                      
system.cpu1.kern.mode_good::user                  170                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.572368                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.018957                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.508029                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1878116000      0.95%      0.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           993712000      0.50%      1.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        193961909000     98.54%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     136                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             7874                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999928                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1128699                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.345060                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999928                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1994807                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1994807                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       985591                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         985591                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       985591                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          985591                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       985591                       # number of overall hits
system.cpu1.icache.overall_hits::total         985591                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         7875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7875                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         7875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7875                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         7875                       # number of overall misses
system.cpu1.icache.overall_misses::total         7875                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    453674750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    453674750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    453674750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    453674750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    453674750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    453674750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       993466                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       993466                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       993466                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       993466                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       993466                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       993466                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007927                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007927                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007927                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57609.492063                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57609.492063                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57609.492063                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57609.492063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57609.492063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57609.492063                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         7875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         7875                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         7875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         7875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         7875                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         7875                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    416065250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    416065250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    416065250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    416065250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    416065250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    416065250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007927                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007927                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52833.682540                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52833.682540                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52833.682540                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52833.682540                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52833.682540                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52833.682540                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             8872                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          698.145331                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             312039                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8872                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            35.171213                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   698.145331                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.681783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.681783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          876                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           692095                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          692095                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       201385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         201385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       124397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        124397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2330                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2429                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2429                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       325782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          325782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       325782                       # number of overall hits
system.cpu1.dcache.overall_hits::total         325782                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6232                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6232                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3967                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3967                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           80                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        10199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        10199                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    353861500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    353861500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    207197072                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    207197072                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      9103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       642988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       642988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    561058572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    561058572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    561058572                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    561058572                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       207617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       207617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       128364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       128364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2509                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2509                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       335981                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       335981                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       335981                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       335981                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030017                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.030904                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030904                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.073559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.031885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030356                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030356                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030356                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030356                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 56781.370347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56781.370347                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 52230.166877                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52230.166877                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 49205.405405                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49205.405405                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8037.350000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8037.350000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55011.135602                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55011.135602                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55011.135602                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55011.135602                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4976                       # number of writebacks
system.cpu1.dcache.writebacks::total             4976                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         6232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6232                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         3967                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3967                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          185                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           80                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        10199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        10199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        10199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        10199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    323856500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    323856500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    188546928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    188546928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       299012                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       299012                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    512403428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    512403428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    512403428                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    512403428                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     43430000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     43430000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     43430000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     43430000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.030017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.073559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.073559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.031885                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.031885                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.030356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.030356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51966.704108                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51966.704108                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47528.844971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47528.844971                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 44427.027027                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44427.027027                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3737.650000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3737.650000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 50240.555741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50240.555741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 50240.555741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50240.555741                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041039                       # Number of seconds simulated
sim_ticks                                 41039335000                       # Number of ticks simulated
final_tick                               3344230980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20042378                       # Simulator instruction rate (inst/s)
host_op_rate                                 20042346                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2033436123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 459760                       # Number of bytes of host memory used
host_seconds                                    20.18                       # Real time elapsed on the host
sim_insts                                   404499323                       # Number of instructions simulated
sim_ops                                     404499323                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2414208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3818560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         524416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1832512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8589696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2414208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       524416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2938624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3530176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4267456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           37722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           59665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           28633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              134214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         55159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          58826684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          93046342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12778375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          44652575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             209303976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     58826684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12778375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71605059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        86019328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       17965203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103984531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        86019328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         58826684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         93046342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       17965203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12778375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         44652575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            313288507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      134214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66679                       # Number of write requests accepted
system.mem_ctrls.readBursts                    134214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8525568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4251968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8589696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4267456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   240                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          854                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3988                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41039335000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                134214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     61                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.692395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.196844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.852229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22295     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13942     26.48%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6026     11.44%     80.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2611      4.96%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1695      3.22%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1049      1.99%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          772      1.47%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      1.15%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3655      6.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52652                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.570312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.884010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3555     89.59%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          300      7.56%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           69      1.74%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           19      0.48%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.13%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.18%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.743196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.615751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.061232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3119     78.60%     78.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           737     18.57%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            37      0.93%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      0.55%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.35%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.23%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.08%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            12      0.30%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.10%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3968                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1588507751                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4086232751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  666060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11924.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30674.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       207.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    209.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    93540                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53459                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     204284.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    22992282750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1370460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     16679422250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10986154200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11537913240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5994429375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6295488375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29713538400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32324721000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6907505040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6584723280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        218428554240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        218428554240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        611299907460                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        614952063045                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1470307479000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1467103833750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2353637567715                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2357227296930                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.791467                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.864878                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               97120                       # Transaction distribution
system.membus.trans_dist::ReadResp              97120                       # Transaction distribution
system.membus.trans_dist::WriteReq               1711                       # Transaction distribution
system.membus.trans_dist::WriteResp              1711                       # Transaction distribution
system.membus.trans_dist::Writeback             55159                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1219                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            475                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1694                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42006                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42006                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        75445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        75445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       160606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       170676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        16388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        16388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        75145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        75361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 360941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2414208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2414208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6687                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6318272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      6324959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       524416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       524416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2862976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2863492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12864355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2320                       # Total snoops (count)
system.membus.snoop_fanout::samples            204091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  204091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              204091                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6854000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           737541738                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11811744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          353302000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy          574213754                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy           76840250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy          275349384                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104031                       # Number of tag accesses
system.iocache.tags.data_accesses              104031                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            9                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            9                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3241983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3241983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3241983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3241983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3241983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3241983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11529                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11529                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000781                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000781                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104580.096774                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104580.096774                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104580.096774                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104580.096774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104580.096774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104580.096774                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1629983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1629983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    768073814                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    768073814                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1629983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1629983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1629983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1629983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999219                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999219                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52580.096774                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52580.096774                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66673.074132                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66673.074132                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52580.096774                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52580.096774                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52580.096774                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52580.096774                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2215120                       # DTB read hits
system.cpu0.dtb.read_misses                       966                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1827606                       # DTB read accesses
system.cpu0.dtb.write_hits                    1351487                       # DTB write hits
system.cpu0.dtb.write_misses                      412                       # DTB write misses
system.cpu0.dtb.write_acv                          23                       # DTB write access violations
system.cpu0.dtb.write_accesses                 978732                       # DTB write accesses
system.cpu0.dtb.data_hits                     3566607                       # DTB hits
system.cpu0.dtb.data_misses                      1378                       # DTB misses
system.cpu0.dtb.data_acv                           23                       # DTB access violations
system.cpu0.dtb.data_accesses                 2806338                       # DTB accesses
system.cpu0.itb.fetch_hits                   10988086                       # ITB hits
system.cpu0.itb.fetch_misses                      652                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               10988738                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        41039335                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   13048903                       # Number of instructions committed
system.cpu0.committedOps                     13048903                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             10086707                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               4138196                       # Number of float alu accesses
system.cpu0.num_func_calls                     397835                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       903148                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    10086707                       # number of integer instructions
system.cpu0.num_fp_insts                      4138196                       # number of float instructions
system.cpu0.num_int_register_reads           18927597                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           6575802                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             5168578                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            3417785                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      3570023                       # number of memory refs
system.cpu0.num_load_insts                    2217626                       # Number of load instructions
system.cpu0.num_store_insts                   1352397                       # Number of store instructions
system.cpu0.num_idle_cycles              1182262.999971                       # Number of idle cycles
system.cpu0.num_busy_cycles              39857072.000029                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.971192                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.028808                       # Percentage of idle cycles
system.cpu0.Branches                          1387120                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               498575      3.82%      3.82% # Class of executed instruction
system.cpu0.op_class::IntAlu                  6381235     48.90%     52.72% # Class of executed instruction
system.cpu0.op_class::IntMult                   36345      0.28%     53.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     53.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                1403730     10.76%     63.75% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  97457      0.75%     64.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                 139748      1.07%     65.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                810730      6.21%     71.78% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  34172      0.26%     72.04% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.04% # Class of executed instruction
system.cpu0.op_class::MemRead                 2239068     17.16%     89.20% # Class of executed instruction
system.cpu0.op_class::MemWrite                1353500     10.37%     99.57% # Class of executed instruction
system.cpu0.op_class::IprAccess                 55744      0.43%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  13050304                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      53                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10817                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3350     41.45%     41.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     71      0.88%     42.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     42      0.52%     42.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.06%     42.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4615     57.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8083                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3347     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      71      1.04%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      42      0.62%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.07%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3342     49.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6807                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             36738301000     89.52%     89.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               88405000      0.22%     89.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               41028000      0.10%     89.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                8661000      0.02%     89.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             4162998000     10.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         41039393000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999104                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.724160                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.842138                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.17%      3.17% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      4.76%      7.94% # number of syscalls executed
system.cpu0.kern.syscall::4                        31     49.21%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.59%     58.73% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      7.94%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.17%     69.84% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.59%     71.43% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      4.76%     76.19% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.59%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     14.29%     92.06% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.17%     95.24% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.59%     96.83% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.59%     98.41% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.59%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    63                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  139      1.61%      1.72% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7483     86.55%     88.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                    207      2.39%     90.71% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     90.74% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     90.76% # number of callpals executed
system.cpu0.kern.callpal::rti                     482      5.57%     96.33% # number of callpals executed
system.cpu0.kern.callpal::callsys                 119      1.38%     97.71% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.03%     97.74% # number of callpals executed
system.cpu0.kern.callpal::rdunique                194      2.24%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8646                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              620                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                391                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                391                      
system.cpu0.kern.mode_good::user                  391                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.630645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.773492                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       11977619000     29.19%     29.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         29061774000     70.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     139                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3463                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3463                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13222                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13231                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            9                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7203                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               367000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              378000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5425000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103767541                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8575000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11590256                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            37721                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999849                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13009172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            37721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           344.878768                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999849                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26138331                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26138331                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     13012581                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13012581                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     13012581                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13012581                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     13012581                       # number of overall hits
system.cpu0.icache.overall_hits::total       13012581                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        37723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37723                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        37723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        37723                       # number of overall misses
system.cpu0.icache.overall_misses::total        37723                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2147150000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2147150000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2147150000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2147150000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2147150000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2147150000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13050304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13050304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13050304                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13050304                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13050304                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13050304                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002891                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002891                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002891                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002891                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002891                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002891                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56918.855870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56918.855870                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56918.855870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56918.855870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56918.855870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56918.855870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        37723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        37723                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        37723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        37723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        37723                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        37723                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1968668000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1968668000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1968668000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1968668000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1968668000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1968668000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002891                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002891                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002891                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002891                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52187.471834                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52187.471834                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52187.471834                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52187.471834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52187.471834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52187.471834                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            59674                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1018.897384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3508652                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            59674                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.796997                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1018.897384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.995017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7186645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7186645                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2175086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2175086                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1309747                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1309747                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         8167                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8167                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3484833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3484833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3484833                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3484833                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        28707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        28707                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        31668                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        31668                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          734                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          734                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          283                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        60375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         60375                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        60375                       # number of overall misses
system.cpu0.dcache.overall_misses::total        60375                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1664270247                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1664270247                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1675975575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1675975575                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     36875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2294932                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2294932                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   3340245822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3340245822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   3340245822                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3340245822                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2203793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2203793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1341415                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1341415                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         8450                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8450                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3545208                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3545208                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3545208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3545208                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013026                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.023608                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023608                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.077697                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077697                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.033491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.017030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.017030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017030                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57974.370258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57974.370258                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52923.316124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52923.316124                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 50238.419619                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50238.419619                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8109.300353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8109.300353                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55324.982559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55324.982559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55324.982559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55324.982559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        39058                       # number of writebacks
system.cpu0.dcache.writebacks::total            39058                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        28707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        28707                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        31668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        31668                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          734                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          734                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        60375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        60375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        60375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        60375                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1527527753                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1527527753                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1530122425                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1530122425                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     33397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     33397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1027068                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1027068                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3057650178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3057650178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3057650178                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3057650178                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    680970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    680970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    311110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    311110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    992080000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    992080000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.013026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.023608                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023608                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.077697                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.077697                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.033491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.017030                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017030                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.017030                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017030                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 53210.985230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53210.985230                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48317.621100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48317.621100                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3629.215548                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3629.215548                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50644.309366                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50644.309366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50644.309366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50644.309366                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      556633                       # DTB read hits
system.cpu1.dtb.read_misses                       797                       # DTB read misses
system.cpu1.dtb.read_acv                           26                       # DTB read access violations
system.cpu1.dtb.read_accesses                  462682                       # DTB read accesses
system.cpu1.dtb.write_hits                     408968                       # DTB write hits
system.cpu1.dtb.write_misses                      138                       # DTB write misses
system.cpu1.dtb.write_acv                          20                       # DTB write access violations
system.cpu1.dtb.write_accesses                 328728                       # DTB write accesses
system.cpu1.dtb.data_hits                      965601                       # DTB hits
system.cpu1.dtb.data_misses                       935                       # DTB misses
system.cpu1.dtb.data_acv                           46                       # DTB access violations
system.cpu1.dtb.data_accesses                  791410                       # DTB accesses
system.cpu1.itb.fetch_hits                    3398549                       # ITB hits
system.cpu1.itb.fetch_misses                      264                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                3398813                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        41015555                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    3867352                       # Number of instructions committed
system.cpu1.committedOps                      3867352                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              3066468                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               1498671                       # Number of float alu accesses
system.cpu1.num_func_calls                      15791                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       348337                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     3066468                       # number of integer instructions
system.cpu1.num_fp_insts                      1498671                       # number of float instructions
system.cpu1.num_int_register_reads            5923847                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           1844429                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             1726281                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            1169376                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       968265                       # number of memory refs
system.cpu1.num_load_insts                     558680                       # Number of load instructions
system.cpu1.num_store_insts                    409585                       # Number of store instructions
system.cpu1.num_idle_cycles              29155981.444285                       # Number of idle cycles
system.cpu1.num_busy_cycles              11859573.555715                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.289148                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.710852                       # Percentage of idle cycles
system.cpu1.Branches                           385464                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                63193      1.63%      1.63% # Class of executed instruction
system.cpu1.op_class::IntAlu                  2098159     54.24%     55.87% # Class of executed instruction
system.cpu1.op_class::IntMult                     786      0.02%     55.89% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     55.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 381422      9.86%     65.75% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.75% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   2914      0.08%     65.83% # Class of executed instruction
system.cpu1.op_class::FloatMult                327680      8.47%     74.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    913      0.02%     74.32% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     74.32% # Class of executed instruction
system.cpu1.op_class::MemRead                  562829     14.55%     88.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                 409669     10.59%     99.46% # Class of executed instruction
system.cpu1.op_class::IprAccess                 20768      0.54%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   3868333                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3143                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     617     38.54%     38.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     42      2.62%     41.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     10      0.62%     41.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    932     58.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1601                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      617     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      42      3.29%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      10      0.78%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     607     47.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1276                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             40369836000     98.43%     98.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               30735000      0.07%     98.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               17018000      0.04%     98.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              597966000      1.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41015555000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.651288                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.797002                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  134      7.26%      7.53% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.49%      8.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1323     71.67%     79.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                    103      5.58%     85.27% # number of callpals executed
system.cpu1.kern.callpal::rti                     226     12.24%     97.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                  37      2.00%     99.51% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.16%     99.67% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1846                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              313                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                183                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 48                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                192                      
system.cpu1.kern.mode_good::user                  183                      
system.cpu1.kern.mode_good::idle                    9                      
system.cpu1.kern.mode_switch_good::kernel     0.613419                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.187500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.705882                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2206857000      5.38%      5.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          9459381000     23.05%     28.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         29370041000     71.57%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     134                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             8194                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3897738                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8194                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           475.681962                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7744860                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7744860                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      3860139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3860139                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3860139                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3860139                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3860139                       # number of overall hits
system.cpu1.icache.overall_hits::total        3860139                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         8194                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8194                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         8194                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8194                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         8194                       # number of overall misses
system.cpu1.icache.overall_misses::total         8194                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    474877250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    474877250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    474877250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    474877250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    474877250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    474877250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3868333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3868333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3868333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3868333                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3868333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3868333                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002118                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002118                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002118                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002118                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002118                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002118                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57954.265316                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57954.265316                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57954.265316                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57954.265316                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57954.265316                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57954.265316                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8194                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8194                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8194                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    435912750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    435912750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    435912750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    435912750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    435912750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    435912750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002118                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002118                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53199.017574                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53199.017574                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53199.017574                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53199.017574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53199.017574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53199.017574                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            28201                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          921.390811                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             955288                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            28201                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            33.874260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   921.390811                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.899796                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899796                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          911                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          911                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.889648                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1963211                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1963211                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       537859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         537859                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       395602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        395602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1687                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1687                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       933461                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          933461                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       933461                       # number of overall hits
system.cpu1.dcache.overall_hits::total         933461                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        18032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18032                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        11557                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11557                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          267                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          192                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        29589                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         29589                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        29589                       # number of overall misses
system.cpu1.dcache.overall_misses::total        29589                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1047556998                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1047556998                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    641890902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    641890902                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      9584500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9584500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1586984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1586984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1689447900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1689447900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1689447900                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1689447900                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       555891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       555891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       407159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       407159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       963050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       963050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       963050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       963050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.032438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032438                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.028384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028384                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.136643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.136643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.098664                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.098664                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030724                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58094.332187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58094.332187                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55541.308471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55541.308471                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 35897.003745                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35897.003745                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8265.541667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8265.541667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 57097.161107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57097.161107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 57097.161107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57097.161107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16101                       # number of writebacks
system.cpu1.dcache.writebacks::total            16101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        18032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        18032                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        11557                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11557                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          267                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          267                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          192                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          192                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        29589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        29589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        29589                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        29589                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    962517002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    962517002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    587359098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    587359098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8377500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8377500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       787016                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       787016                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1549876100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1549876100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1549876100                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1549876100                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1584000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1584000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     16662000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     16662000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     18246000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     18246000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.136643                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136643                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.098664                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.098664                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.030724                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030724                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.030724                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030724                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 53378.272072                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53378.272072                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 50822.799862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50822.799862                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31376.404494                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31376.404494                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4099.041667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4099.041667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 52380.144648                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52380.144648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 52380.144648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52380.144648                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.145191                       # Number of seconds simulated
sim_ticks                                1145191401000                       # Number of ticks simulated
final_tick                               4489422381000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3311257                       # Simulator instruction rate (inst/s)
host_op_rate                                  3311257                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4359223715                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460784                       # Number of bytes of host memory used
host_seconds                                   262.71                       # Real time elapsed on the host
sim_insts                                   869884790                       # Number of instructions simulated
sim_ops                                     869884790                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       27485952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3892288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1361024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1309632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34048896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     27485952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1361024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28846976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2585408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3105600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          429468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           60817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           21266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           20463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              532014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         40397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          24001186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           3398810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1188469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1143592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29732057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     24001186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1188469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25189655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2257621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         454240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2711861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2257621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         24001186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          3398810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         454240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1188469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1143592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32443918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      532014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48525                       # Number of write requests accepted
system.mem_ctrls.readBursts                    532014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33826048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  222848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3055680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34048896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3105600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   773                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         4646                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            57911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            74801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2505                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1145191401000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                532014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  522313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       150294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.404873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.388901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.709044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54513     36.27%     36.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41999     27.94%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24261     16.14%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8250      5.49%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5854      3.90%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4018      2.67%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2596      1.73%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2673      1.78%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6130      4.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       150294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.691275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.159239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    690.210220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2663     94.07%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           73      2.58%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           33      1.17%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.07%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            6      0.21%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.07%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           12      0.42%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           25      0.88%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.04%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            4      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2831                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.380609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2029     71.67%     71.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      2.05%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              632     22.32%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.67%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.42%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.21%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.32%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.14%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.21%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.11%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.21%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.14%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.07%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               11      0.39%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               10      0.35%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.14%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.11%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2831                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4243520250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14153495250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2642660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8028.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26778.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        29.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   390298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1972634.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   964635504250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     38240540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    142316978250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11512647720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12147680160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6281702625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6628198500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31816371600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34344562200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7054251120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6747468480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        293227050480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        293227050480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        711342615285                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        701212844610                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2069667036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2078552799750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3130901674830                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3132860604180                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.395638                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.831981                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              507617                       # Transaction distribution
system.membus.trans_dist::ReadResp             507617                       # Transaction distribution
system.membus.trans_dist::WriteReq               3091                       # Transaction distribution
system.membus.trans_dist::WriteResp              3091                       # Transaction distribution
system.membus.trans_dist::Writeback             40397                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4153                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1167                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5320                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30506                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30506                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       858956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       858956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         5044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       160743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       165787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        42533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        42533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        57568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        60034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1143602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     27485952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     27485952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        12027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5769600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      5781627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1361024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1361024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         9516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2017728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2027244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37176039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6119                       # Total snoops (count)
system.membus.snoop_fanout::samples            591306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  591306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              591306                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6846000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           979510496                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8457495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4002310250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          590142277                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          199580250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          234876326                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73476                       # Number of tag accesses
system.iocache.tags.data_accesses               73476                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3776967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3776967                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3776967                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3776967                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3776967                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3776967                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104915.750000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104915.750000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104915.750000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104915.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104915.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104915.750000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1904967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1904967                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    530540489                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    530540489                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1904967                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1904967                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1904967                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1904967                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52915.750000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52915.750000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65273.190084                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65273.190084                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52915.750000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52915.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52915.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52915.750000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    63567018                       # DTB read hits
system.cpu0.dtb.read_misses                      1801                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                62600336                       # DTB read accesses
system.cpu0.dtb.write_hits                   30709104                       # DTB write hits
system.cpu0.dtb.write_misses                      217                       # DTB write misses
system.cpu0.dtb.write_acv                          40                       # DTB write access violations
system.cpu0.dtb.write_accesses               30085144                       # DTB write accesses
system.cpu0.dtb.data_hits                    94276122                       # DTB hits
system.cpu0.dtb.data_misses                      2018                       # DTB misses
system.cpu0.dtb.data_acv                           40                       # DTB access violations
system.cpu0.dtb.data_accesses                92685480                       # DTB accesses
system.cpu0.itb.fetch_hits                  458124480                       # ITB hits
system.cpu0.itb.fetch_misses                     1206                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses              458125686                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      1145050431                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  462526290                       # Number of instructions committed
system.cpu0.committedOps                    462526290                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            440096176                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 12461                       # Number of float alu accesses
system.cpu0.num_func_calls                     702505                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     16391589                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   440096176                       # number of integer instructions
system.cpu0.num_fp_insts                        12461                       # number of float instructions
system.cpu0.num_int_register_reads          651148097                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         392679927                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                7680                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               7152                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     94281975                       # number of memory refs
system.cpu0.num_load_insts                   63570811                       # Number of load instructions
system.cpu0.num_store_insts                  30711164                       # Number of store instructions
system.cpu0.num_idle_cycles              3942457.635254                       # Number of idle cycles
system.cpu0.num_busy_cycles              1141107973.364746                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996557                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003443                       # Percentage of idle cycles
system.cpu0.Branches                         17297002                       # Number of branches fetched
system.cpu0.op_class::No_OpClass             22157683      4.79%      4.79% # Class of executed instruction
system.cpu0.op_class::IntAlu                326517663     70.59%     75.38% # Class of executed instruction
system.cpu0.op_class::IntMult                19371960      4.19%     79.57% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   3257      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    560      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.57% # Class of executed instruction
system.cpu0.op_class::MemRead                63605505     13.75%     93.33% # Class of executed instruction
system.cpu0.op_class::MemWrite               30714764      6.64%     99.97% # Class of executed instruction
system.cpu0.op_class::IprAccess                156956      0.03%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 462528348                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     101                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     33469                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7107     26.32%     26.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     43      0.16%     26.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1173      4.34%     30.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.01%     30.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  18679     69.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27004                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7099     46.06%     46.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      43      0.28%     46.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1173      7.61%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.01%     53.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    7097     46.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                15414                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1130207883000     98.70%     98.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               62946000      0.01%     98.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1242492000      0.11%     98.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3706000      0.00%     98.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            13535811000      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1145052838000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998874                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.379945                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.570804                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         3      1.36%      1.36% # number of syscalls executed
system.cpu0.kern.syscall::3                        88     39.82%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::4                        89     40.27%     81.45% # number of syscalls executed
system.cpu0.kern.syscall::6                         4      1.81%     83.26% # number of syscalls executed
system.cpu0.kern.syscall::17                        6      2.71%     85.97% # number of syscalls executed
system.cpu0.kern.syscall::19                        3      1.36%     87.33% # number of syscalls executed
system.cpu0.kern.syscall::33                        2      0.90%     88.24% # number of syscalls executed
system.cpu0.kern.syscall::45                        8      3.62%     91.86% # number of syscalls executed
system.cpu0.kern.syscall::71                       12      5.43%     97.29% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      1.81%     99.10% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      0.90%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   221                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  207      0.71%      0.74% # number of callpals executed
system.cpu0.kern.callpal::tbi                      10      0.03%      0.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                24092     83.11%     83.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2644      9.12%     93.01% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     93.01% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.01%     93.02% # number of callpals executed
system.cpu0.kern.callpal::rti                    1694      5.84%     98.87% # number of callpals executed
system.cpu0.kern.callpal::callsys                 279      0.96%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                      49      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 28987                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1902                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1620                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1621                      
system.cpu0.kern.mode_good::user                 1620                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.852261                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.920216                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       27886888000      2.44%      2.44% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1114813664000     97.56%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     207                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11219                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11219                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   23838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        19784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21543                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   542023                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4903000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73255951                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4419000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8201505                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           429440                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.969305                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          462237168                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           429440                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1076.371945                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.969305                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        925486182                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       925486182                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    462098859                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      462098859                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    462098859                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       462098859                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    462098859                       # number of overall hits
system.cpu0.icache.overall_hits::total      462098859                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       429488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       429488                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       429488                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        429488                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       429488                       # number of overall misses
system.cpu0.icache.overall_misses::total       429488                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  22503080250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  22503080250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  22503080250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  22503080250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  22503080250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  22503080250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    462528347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    462528347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    462528347                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    462528347                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    462528347                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    462528347                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000929                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000929                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000929                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000929                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000929                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000929                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52395.131529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52395.131529                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52395.131529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52395.131529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52395.131529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52395.131529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       429488                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       429488                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       429488                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       429488                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       429488                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       429488                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  20511291750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20511291750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  20511291750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20511291750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  20511291750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20511291750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000929                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000929                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 47757.543284                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47757.543284                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 47757.543284                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47757.543284                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 47757.543284                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47757.543284                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            60849                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.348845                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           94217514                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            60849                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1548.382291                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1022.348845                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998388                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998388                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          768                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          682                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        188613068                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       188613068                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     63510830                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63510830                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     30666176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30666176                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        16318                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16318                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        16006                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16006                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     94177006                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        94177006                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     94177006                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94177006                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        40276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40276                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        24085                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        24085                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          934                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          934                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1075                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1075                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        64361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         64361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        64361                       # number of overall misses
system.cpu0.dcache.overall_misses::total        64361                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2308292250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2308292250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1094550737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1094550737                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     54665250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54665250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      8615040                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8615040                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   3402842987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3402842987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   3402842987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3402842987                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     63551106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63551106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     30690261                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     30690261                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        17252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        17081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     94241367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94241367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     94241367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94241367                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000634                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000785                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.054139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.054139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.062935                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.062935                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57311.854454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57311.854454                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 45445.328503                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45445.328503                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 58528.104925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 58528.104925                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8013.990698                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8013.990698                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52871.195087                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52871.195087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52871.195087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52871.195087                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        29333                       # number of writebacks
system.cpu0.dcache.writebacks::total            29333                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        40276                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40276                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        24085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24085                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          934                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          934                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1075                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1075                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        64361                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        64361                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        64361                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        64361                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2114441750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2114441750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    979215263                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    979215263                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     50080750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     50080750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      2396960                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2396960                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3093657013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3093657013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3093657013                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3093657013                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    111754000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    111754000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    345820000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    345820000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    457574000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    457574000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.054139                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.054139                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.062935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.062935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000683                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000683                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000683                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000683                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 52498.802016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52498.802016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40656.643679                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40656.643679                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 53619.646681                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53619.646681                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2229.730233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2229.730233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 48067.261432                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48067.261432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 48067.261432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48067.261432                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      583540                       # DTB read hits
system.cpu1.dtb.read_misses                      1700                       # DTB read misses
system.cpu1.dtb.read_acv                           47                       # DTB read access violations
system.cpu1.dtb.read_accesses                   42419                       # DTB read accesses
system.cpu1.dtb.write_hits                     374503                       # DTB write hits
system.cpu1.dtb.write_misses                      270                       # DTB write misses
system.cpu1.dtb.write_acv                          37                       # DTB write access violations
system.cpu1.dtb.write_accesses                  19485                       # DTB write accesses
system.cpu1.dtb.data_hits                      958043                       # DTB hits
system.cpu1.dtb.data_misses                      1970                       # DTB misses
system.cpu1.dtb.data_acv                           84                       # DTB access violations
system.cpu1.dtb.data_accesses                   61904                       # DTB accesses
system.cpu1.itb.fetch_hits                     503810                       # ITB hits
system.cpu1.itb.fetch_misses                      725                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 504535                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      1145667262                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    2859177                       # Number of instructions committed
system.cpu1.committedOps                      2859177                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              2734704                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  4705                       # Number of float alu accesses
system.cpu1.num_func_calls                      96510                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       245292                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     2734704                       # number of integer instructions
system.cpu1.num_fp_insts                         4705                       # number of float instructions
system.cpu1.num_int_register_reads            3749971                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           2091342                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                2892                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2885                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       964664                       # number of memory refs
system.cpu1.num_load_insts                     587850                       # Number of load instructions
system.cpu1.num_store_insts                    376814                       # Number of store instructions
system.cpu1.num_idle_cycles              1135287520.700049                       # Number of idle cycles
system.cpu1.num_busy_cycles              10379741.299951                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.009060                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.990940                       # Percentage of idle cycles
system.cpu1.Branches                           386246                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                35741      1.25%      1.25% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1714394     59.92%     61.17% # Class of executed instruction
system.cpu1.op_class::IntMult                    7614      0.27%     61.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1313      0.05%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    236      0.01%     61.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.49% # Class of executed instruction
system.cpu1.op_class::MemRead                  606550     21.20%     82.69% # Class of executed instruction
system.cpu1.op_class::MemWrite                 376957     13.17%     95.86% # Class of executed instruction
system.cpu1.op_class::IprAccess                118426      4.14%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   2861231                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1182                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     25025                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    5443     27.87%     27.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1173      6.01%     33.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      7      0.04%     33.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  12907     66.09%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               19530                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     5441     45.13%     45.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1173      9.73%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       7      0.06%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5434     45.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                12055                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1140755028000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              643605000      0.06%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               14773000      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             4251333000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1145664739000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999633                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.421012                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.617256                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      3.70%      3.70% # number of syscalls executed
system.cpu1.kern.syscall::6                         6     22.22%     25.93% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      3.70%     29.63% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      3.70%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     18.52%     51.85% # number of syscalls executed
system.cpu1.kern.syscall::48                        3     11.11%     62.96% # number of syscalls executed
system.cpu1.kern.syscall::59                        3     11.11%     74.07% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     14.81%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.70%     92.59% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      7.41%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    27                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  274      1.30%      1.31% # number of callpals executed
system.cpu1.kern.callpal::tbi                      14      0.07%      1.38% # number of callpals executed
system.cpu1.kern.callpal::swpipl                16818     79.83%     81.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2370     11.25%     92.46% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     92.47% # number of callpals executed
system.cpu1.kern.callpal::rti                    1532      7.27%     99.74% # number of callpals executed
system.cpu1.kern.callpal::callsys                  48      0.23%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       7      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 21066                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              624                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                351                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1181                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                356                      
system.cpu1.kern.mode_good::user                  351                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.570513                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004234                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.330241                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3970715000      0.35%      0.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           834568000      0.07%      0.42% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1142567377000     99.58%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     274                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            21265                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2666585                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21265                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.397837                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5743731                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5743731                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2839965                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2839965                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2839965                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2839965                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2839965                       # number of overall hits
system.cpu1.icache.overall_hits::total        2839965                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        21267                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21267                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        21267                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21267                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        21267                       # number of overall misses
system.cpu1.icache.overall_misses::total        21267                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1219255250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1219255250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1219255250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1219255250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1219255250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1219255250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2861232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2861232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2861232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2861232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2861232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2861232                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007433                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007433                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007433                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007433                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007433                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007433                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57330.852965                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57330.852965                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57330.852965                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57330.852965                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57330.852965                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57330.852965                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        21267                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21267                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        21267                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21267                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        21267                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21267                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1117832750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1117832750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1117832750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1117832750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1117832750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1117832750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007433                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007433                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007433                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007433                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52561.844642                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52561.844642                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52561.844642                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52561.844642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52561.844642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52561.844642                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            19911                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          872.546453                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             940482                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            19911                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.234293                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   872.546453                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.852096                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.852096                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          641                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1944690                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1944690                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       563676                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         563676                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       355463                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        355463                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         7463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7463                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         7625                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7625                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       919139                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          919139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       919139                       # number of overall hits
system.cpu1.dcache.overall_hits::total         919139                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        14689                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14689                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        10574                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10574                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          263                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           92                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        25263                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25263                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        25263                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25263                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    658469499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    658469499                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    540545087                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    540545087                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     12519750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12519750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       745990                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       745990                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1199014586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1199014586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1199014586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1199014586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       578365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       578365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       366037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       366037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         7726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         7717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       944402                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       944402                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       944402                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       944402                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.028888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028888                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.034041                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.034041                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.011922                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011922                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026750                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026750                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026750                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026750                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 44827.387773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44827.387773                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 51120.208720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51120.208720                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 47603.612167                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47603.612167                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8108.586957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8108.586957                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 47461.290662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47461.290662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 47461.290662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47461.290662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11064                       # number of writebacks
system.cpu1.dcache.writebacks::total            11064                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        14689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        14689                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        10574                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10574                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          263                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          263                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           92                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           92                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        25263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        25263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        25263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25263                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    590890501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    590890501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    491260913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    491260913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11272250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11272250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       358010                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       358010                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1082151414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1082151414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1082151414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1082151414                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1584000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1584000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    243912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    243912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    245496000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    245496000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.025397                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.025397                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.034041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.011922                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011922                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026750                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026750                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.026750                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026750                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 40226.734359                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40226.734359                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46459.325988                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46459.325988                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 42860.266160                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42860.266160                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3891.413043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3891.413043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 42835.427859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42835.427859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 42835.427859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42835.427859                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.171297                       # Number of seconds simulated
sim_ticks                                171297430000                       # Number of ticks simulated
final_tick                               4660719811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17237365                       # Simulator instruction rate (inst/s)
host_op_rate                                 17237361                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3009859042                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460784                       # Number of bytes of host memory used
host_seconds                                    56.91                       # Real time elapsed on the host
sim_insts                                   981014354                       # Number of instructions simulated
sim_ops                                     981014354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2194560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        7659520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         959232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        6044352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16857664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       959232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3153792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7551808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8256320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           34290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          119680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           14988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           94443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        117997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             129005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          12811401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          44714740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5599804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          35285713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98411657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     12811401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5599804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18411204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44085939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4112800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48198738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44085939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         12811401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         44714740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4112800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5599804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         35285713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146610396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      263401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     129005                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   129005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16707200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  150464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8238976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16857664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8256320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2613                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8370                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  171297430000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               129005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  252446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       136600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.617394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.470402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.887645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63943     46.81%     46.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44427     32.52%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10181      7.45%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5812      4.25%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3859      2.83%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3028      2.22%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1468      1.07%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          584      0.43%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3298      2.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       136600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.130131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.215741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7309     98.36%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           90      1.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           16      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7431                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.323913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.243619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.290402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3164     42.58%     42.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          4160     55.98%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            41      0.55%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      0.30%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            10      0.13%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.08%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             6      0.08%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.07%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7431                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2779264003                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7673951503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1305250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10646.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29396.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        97.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   177178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76003                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     436531.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    76645677750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5720000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     88931822250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11999239560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12693814560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6547204125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6926188500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32776848000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35420275800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7465277520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7170638400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        304415370480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        304415370480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        760073980680                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        748624186620                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2129698724250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2139742403250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3252976644615                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3254992877610                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.956247                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.388848                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              267915                       # Transaction distribution
system.membus.trans_dist::ReadResp             267915                       # Transaction distribution
system.membus.trans_dist::WriteReq               2009                       # Transaction distribution
system.membus.trans_dist::WriteResp              2009                       # Transaction distribution
system.membus.trans_dist::Writeback            117997                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23256                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            697                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           23953                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30722                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30722                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        68580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        68580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       331284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       341822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        29977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        29977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       273245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       273699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 736122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     11740160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     11748081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      9515520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      9517315                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25123700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            53089                       # Total snoops (count)
system.membus.snoop_fanout::samples            448113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  448113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              448113                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7505000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1480236668                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11266745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          321294248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1278466181                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer4.occupancy          140656998                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1042657427                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      2927984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2927984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      2927984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      2927984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      2927984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      2927984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104570.857143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104570.857143                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104570.857143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104570.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104570.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104570.857143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1471984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1471984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    725617879                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    725617879                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1471984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1471984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1471984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1471984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52570.857143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52570.857143                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65917.321857                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65917.321857                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52570.857143                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52570.857143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52570.857143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52570.857143                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12104341                       # DTB read hits
system.cpu0.dtb.read_misses                      5031                       # DTB read misses
system.cpu0.dtb.read_acv                           13                       # DTB read access violations
system.cpu0.dtb.read_accesses                11688951                       # DTB read accesses
system.cpu0.dtb.write_hits                    5787628                       # DTB write hits
system.cpu0.dtb.write_misses                      316                       # DTB write misses
system.cpu0.dtb.write_acv                          16                       # DTB write access violations
system.cpu0.dtb.write_accesses                5436826                       # DTB write accesses
system.cpu0.dtb.data_hits                    17891969                       # DTB hits
system.cpu0.dtb.data_misses                      5347                       # DTB misses
system.cpu0.dtb.data_acv                           29                       # DTB access violations
system.cpu0.dtb.data_accesses                17125777                       # DTB accesses
system.cpu0.itb.fetch_hits                   58089029                       # ITB hits
system.cpu0.itb.fetch_misses                      424                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               58089453                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       170881350                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   60202531                       # Number of instructions committed
system.cpu0.committedOps                     60202531                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             49617886                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              23850928                       # Number of float alu accesses
system.cpu0.num_func_calls                     670012                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      5902402                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    49617886                       # number of integer instructions
system.cpu0.num_fp_insts                     23850928                       # number of float instructions
system.cpu0.num_int_register_reads           92677395                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          28035156                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            23740460                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           19143833                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     17900051                       # number of memory refs
system.cpu0.num_load_insts                   12111389                       # Number of load instructions
system.cpu0.num_store_insts                   5788662                       # Number of store instructions
system.cpu0.num_idle_cycles              5333356.281520                       # Number of idle cycles
system.cpu0.num_busy_cycles              165547993.718480                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.968789                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.031211                       # Percentage of idle cycles
system.cpu0.Branches                          6603444                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               945150      1.57%      1.57% # Class of executed instruction
system.cpu0.op_class::IntAlu                 31283548     51.96%     53.53% # Class of executed instruction
system.cpu0.op_class::IntMult                  277597      0.46%     53.99% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     53.99% # Class of executed instruction
system.cpu0.op_class::FloatAdd                4975479      8.26%     62.25% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     36      0.00%     62.25% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  98644      0.16%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatMult               4483478      7.45%     69.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 115231      0.19%     70.06% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.06% # Class of executed instruction
system.cpu0.op_class::MemRead                12133114     20.15%     90.21% # Class of executed instruction
system.cpu0.op_class::MemWrite                5789755      9.62%     99.82% # Class of executed instruction
system.cpu0.op_class::IprAccess                105874      0.18%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  60207907                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      80                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     17158                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3816     37.22%     37.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     60      0.59%     37.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    175      1.71%     39.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     25      0.24%     39.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6177     60.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10253                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3815     48.51%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      60      0.76%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     175      2.23%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      25      0.32%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3790     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7865                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            165333641000     96.75%     96.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               73519000      0.04%     96.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              161977000      0.09%     96.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               42036000      0.02%     96.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5270177000      3.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        170881350000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999738                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.613566                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.767093                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      2.44%      2.44% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      2.44%      4.88% # number of syscalls executed
system.cpu0.kern.syscall::4                        23     56.10%     60.98% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.44%     63.41% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      9.76%     73.17% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.44%     75.61% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.44%     78.05% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.44%     80.49% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.44%     82.93% # number of syscalls executed
system.cpu0.kern.syscall::71                        3      7.32%     90.24% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.44%     92.68% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.44%     95.12% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.44%     97.56% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.44%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    41                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   24      0.22%      0.22% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  159      1.43%      1.65% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.05%      1.70% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9299     83.79%     85.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                    471      4.24%     89.74% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     89.75% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     89.75% # number of callpals executed
system.cpu0.kern.callpal::rti                     694      6.25%     96.01% # number of callpals executed
system.cpu0.kern.callpal::callsys                 226      2.04%     98.04% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%     98.06% # number of callpals executed
system.cpu0.kern.callpal::rdunique                214      1.93%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11098                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              853                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                594                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                594                      
system.cpu0.kern.mode_good::user                  594                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.696366                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.821009                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       16309936000      9.52%      9.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        155006564000     90.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     159                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3515                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3515                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13017                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13017                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   714452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5535000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8983000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11066255                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            34290                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           60159265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            34290                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1754.425926                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        120450104                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       120450104                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     60173617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       60173617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     60173617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        60173617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     60173617                       # number of overall hits
system.cpu0.icache.overall_hits::total       60173617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        34290                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34290                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        34290                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34290                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        34290                       # number of overall misses
system.cpu0.icache.overall_misses::total        34290                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1958930248                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1958930248                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1958930248                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1958930248                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1958930248                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1958930248                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     60207907                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     60207907                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     60207907                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     60207907                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     60207907                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     60207907                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000570                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000570                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000570                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57128.324526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57128.324526                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57128.324526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57128.324526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57128.324526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57128.324526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        34290                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        34290                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        34290                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        34290                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        34290                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        34290                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1796401752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1796401752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1796401752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1796401752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1796401752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1796401752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000570                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000570                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000570                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52388.502537                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52388.502537                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52388.502537                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52388.502537                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52388.502537                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52388.502537                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           121923                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          976.868847                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17762745                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           121923                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           145.688221                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   976.868847                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.953973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          729                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35912617                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35912617                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     11978975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11978975                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5746816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5746816                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8497                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8497                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7880                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17725791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17725791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17725791                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17725791                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       114582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       114582                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        30772                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        30772                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          804                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          385                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          385                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       145354                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        145354                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       145354                       # number of overall misses
system.cpu0.dcache.overall_misses::total       145354                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5670585734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5670585734                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1107805530                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1107805530                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     36817000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36817000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3134917                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3134917                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   6778391264                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6778391264                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   6778391264                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6778391264                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     12093557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12093557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5777588                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5777588                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         8265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17871145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17871145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17871145                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17871145                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.009475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.005326                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005326                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.086442                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.086442                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.046582                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046582                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.008133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.008133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49489.324100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49489.324100                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 36000.439685                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36000.439685                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 45792.288557                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45792.288557                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8142.641558                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8142.641558                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 46633.675468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46633.675468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 46633.675468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46633.675468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        63760                       # number of writebacks
system.cpu0.dcache.writebacks::total            63760                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       114582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       114582                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        30772                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30772                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          804                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          804                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       145354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       145354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       145354                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       145354                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5143224266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5143224266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    971254470                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    971254470                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     33049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     33049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1429083                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1429083                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   6114478736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6114478736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   6114478736                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6114478736                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    694294000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    694294000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    343164000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    343164000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1037458000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1037458000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.005326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.086442                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.086442                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.046582                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046582                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008133                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44886.843187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44886.843187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31562.929611                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31562.929611                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 41105.721393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41105.721393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3711.903896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3711.903896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42066.119515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42066.119515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42066.119515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42066.119515                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    10160703                       # DTB read hits
system.cpu1.dtb.read_misses                      5153                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                 9974172                       # DTB read accesses
system.cpu1.dtb.write_hits                    4759270                       # DTB write hits
system.cpu1.dtb.write_misses                      175                       # DTB write misses
system.cpu1.dtb.write_acv                          26                       # DTB write access violations
system.cpu1.dtb.write_accesses                4594238                       # DTB write accesses
system.cpu1.dtb.data_hits                    14919973                       # DTB hits
system.cpu1.dtb.data_misses                      5328                       # DTB misses
system.cpu1.dtb.data_acv                           39                       # DTB access violations
system.cpu1.dtb.data_accesses                14568410                       # DTB accesses
system.cpu1.itb.fetch_hits                   50038576                       # ITB hits
system.cpu1.itb.fetch_misses                      461                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               50039037                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       171297430                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   50927033                       # Number of instructions committed
system.cpu1.committedOps                     50927033                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             41477868                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              23074412                       # Number of float alu accesses
system.cpu1.num_func_calls                      51852                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      5379259                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    41477868                       # number of integer instructions
system.cpu1.num_fp_insts                     23074412                       # number of float instructions
system.cpu1.num_int_register_reads           80920548                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          22039793                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            23053286                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           18558800                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     14927851                       # number of memory refs
system.cpu1.num_load_insts                   10167649                       # Number of load instructions
system.cpu1.num_store_insts                   4760202                       # Number of store instructions
system.cpu1.num_idle_cycles              33295779.499806                       # Number of idle cycles
system.cpu1.num_busy_cycles              138001650.500194                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.805626                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.194374                       # Percentage of idle cycles
system.cpu1.Branches                          5450176                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               134613      0.26%      0.26% # Class of executed instruction
system.cpu1.op_class::IntAlu                 26483512     52.00%     52.26% # Class of executed instruction
system.cpu1.op_class::IntMult                    5173      0.01%     52.27% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     52.27% # Class of executed instruction
system.cpu1.op_class::FloatAdd                4784367      9.39%     61.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   8570      0.02%     61.68% # Class of executed instruction
system.cpu1.op_class::FloatMult               4471872      8.78%     70.46% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  25525      0.05%     70.51% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.51% # Class of executed instruction
system.cpu1.op_class::MemRead                10175040     19.98%     90.49% # Class of executed instruction
system.cpu1.op_class::MemWrite                4760623      9.35%     99.84% # Class of executed instruction
system.cpu1.op_class::IprAccess                 83105      0.16%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  50932400                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11498                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1715     35.08%     35.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    175      3.58%     38.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     24      0.49%     39.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2975     60.85%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4889                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1713     47.57%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     175      4.86%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      24      0.67%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1689     46.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3601                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            169525072000     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              162226000      0.09%     99.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               37348000      0.02%     99.08% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1572854000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        171297500000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998834                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.567731                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.736551                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      4.35%      8.70% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      8.70%     17.39% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     17.39%     34.78% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      8.70%     43.48% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      4.35%     47.83% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      4.35%     52.17% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      4.35%     56.52% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     13.04%     69.57% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      4.35%     73.91% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      4.35%     78.26% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     17.39%     95.65% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      4.35%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    23                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   25      0.46%      0.46% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  169      3.09%      3.55% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.13%      3.67% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4120     75.31%     78.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                    354      6.47%     85.45% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.02%     85.47% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     85.49% # number of callpals executed
system.cpu1.kern.callpal::rti                     570     10.42%     95.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                 214      3.91%     99.82% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.07%     99.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5471                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              657                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                505                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 82                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                528                      
system.cpu1.kern.mode_good::user                  505                      
system.cpu1.kern.mode_good::idle                   23                      
system.cpu1.kern.mode_switch_good::kernel     0.803653                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.280488                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.848875                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4398286000      2.57%      2.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        133274507000     77.80%     80.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         33624707000     19.63%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     169                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            14988                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.996678                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           50917346                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14988                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3397.207499                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.996678                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        101879789                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       101879789                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     50917411                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       50917411                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     50917411                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        50917411                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     50917411                       # number of overall hits
system.cpu1.icache.overall_hits::total       50917411                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        14989                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14989                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        14989                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14989                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        14989                       # number of overall misses
system.cpu1.icache.overall_misses::total        14989                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    859028998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    859028998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    859028998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    859028998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    859028998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    859028998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     50932400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     50932400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     50932400                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     50932400                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     50932400                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     50932400                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000294                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000294                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000294                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57310.627660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57310.627660                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57310.627660                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57310.627660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57310.627660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57310.627660                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        14989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14989                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        14989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        14989                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14989                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    787561002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    787561002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    787561002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    787561002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    787561002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    787561002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000294                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000294                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000294                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52542.598039                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52542.598039                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52542.598039                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52542.598039                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52542.598039                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52542.598039                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            98573                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          930.535846                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14809954                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            98573                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           150.243515                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   930.535846                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.908726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29954022                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29954022                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     10059581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10059581                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4732285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4732285                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3167                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3167                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3401                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3401                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     14791866                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14791866                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     14791866                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14791866                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        99174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99174                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        23206                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        23206                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          561                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          561                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          312                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          312                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       122380                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        122380                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       122380                       # number of overall misses
system.cpu1.dcache.overall_misses::total       122380                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   4808510242                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4808510242                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    672131013                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    672131013                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     23264250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23264250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2534922                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2534922                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   5480641255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5480641255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   5480641255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5480641255                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     10158755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10158755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4755491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4755491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         3713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     14914246                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14914246                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     14914246                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14914246                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.009762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009762                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.004880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004880                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.150483                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.150483                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.084029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.008206                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008206                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.008206                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008206                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 48485.593422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48485.593422                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 28963.673748                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28963.673748                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 41469.251337                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41469.251337                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8124.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8124.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 44783.798456                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44783.798456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 44783.798456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44783.798456                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        54237                       # number of writebacks
system.cpu1.dcache.writebacks::total            54237                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        99174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99174                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        23206                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23206                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          561                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          561                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          312                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          312                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       122380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       122380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       122380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       122380                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4353299758                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4353299758                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    570324987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    570324987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     20685750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20685750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1131078                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1131078                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4923624745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4923624745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4923624745                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4923624745                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     45854000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     45854000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     45854000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     45854000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.004880                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004880                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.150483                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.150483                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.084029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.084029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 43895.575030                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43895.575030                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24576.617556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24576.617556                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 36872.994652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36872.994652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3625.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3625.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 40232.266261                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40232.266261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 40232.266261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40232.266261                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054047                       # Number of seconds simulated
sim_ticks                                 54046625000                       # Number of ticks simulated
final_tick                               4714766436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              111483297                       # Simulator instruction rate (inst/s)
host_op_rate                                111483130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6021817482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460784                       # Number of bytes of host memory used
host_seconds                                     8.98                       # Real time elapsed on the host
sim_insts                                  1000574759                       # Number of instructions simulated
sim_ops                                    1000574759                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        5381184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2761920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1183040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1436352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10762496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5381184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1183040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6564224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2237888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3843520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           84081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           43155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           18485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           22443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         34967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          99565588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          51102543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          21889248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          26576165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199133544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     99565588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     21889248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121454836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41406619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       29708275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71114894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41406619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         99565588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         51102543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       29708275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         21889248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         26576165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            270248438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      168164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60055                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10608576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3807168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10762496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3843520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2405                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          746                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3400                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54046625000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60055                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     66                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.788971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.798121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.885991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29659     45.43%     45.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17754     27.19%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6566     10.06%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3166      4.85%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2071      3.17%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1243      1.90%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          726      1.11%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.95%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3477      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.717904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     11.780503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.950905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2063     59.38%     59.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           498     14.34%     73.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           339      9.76%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          216      6.22%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          117      3.37%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           82      2.36%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           48      1.38%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           40      1.15%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           22      0.63%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           10      0.29%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.14%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           10      0.29%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            6      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            7      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.123489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.953575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.097328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2487     71.59%     71.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           752     21.65%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            82      2.36%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            48      1.38%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.66%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            20      0.58%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.26%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            19      0.55%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            17      0.49%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             6      0.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3474                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1802491249                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4910472499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  828795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10874.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29624.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       196.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   112507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     236819.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    29205082500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1804660000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     23035493000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12211592400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12974970960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6663071250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7079597250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33353244600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36136705800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7653916800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7367358240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        307945285440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        307945285440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        775233058005                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        764578734570                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2148827904750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2158173802500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3291888073245                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3294256454760                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.208821                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.711155                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              144264                       # Transaction distribution
system.membus.trans_dist::ReadResp             144264                       # Transaction distribution
system.membus.trans_dist::WriteReq               1272                       # Transaction distribution
system.membus.trans_dist::WriteResp              1272                       # Transaction distribution
system.membus.trans_dist::Writeback             34967                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1428                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            468                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1896                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27515                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27515                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       168162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       168162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       111130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       115368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        36971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        36971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        60110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        60620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 431374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      5381184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      5381184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         4293                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      4170624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      4174917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1183040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1183040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2265536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2266279                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14611052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3663                       # Total snoops (count)
system.membus.snoop_fanout::samples            232651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  232651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              232651                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3646000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           713104245                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25809230                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          786079500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          423041716                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy          173108250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy          219605288                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                25165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226589                       # Number of tag accesses
system.iocache.tags.data_accesses              226589                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           77                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               77                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           77                       # number of demand (read+write) misses
system.iocache.demand_misses::total                77                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           77                       # number of overall misses
system.iocache.overall_misses::total               77                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8060948                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8060948                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8060948                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8060948                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8060948                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8060948                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           77                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             77                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25101                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25101                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           77                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              77                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           77                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             77                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000518                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000518                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104687.636364                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104687.636364                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104687.636364                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104687.636364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104687.636364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104687.636364                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           77                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           77                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           77                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4056948                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4056948                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1666829129                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1666829129                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4056948                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4056948                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4056948                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4056948                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999482                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999482                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52687.636364                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52687.636364                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66439.298828                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66439.298828                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52687.636364                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52687.636364                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52687.636364                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52687.636364                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1837564                       # DTB read hits
system.cpu0.dtb.read_misses                      1141                       # DTB read misses
system.cpu0.dtb.read_acv                           21                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1146077                       # DTB read accesses
system.cpu0.dtb.write_hits                     798839                       # DTB write hits
system.cpu0.dtb.write_misses                      167                       # DTB write misses
system.cpu0.dtb.write_acv                          36                       # DTB write access violations
system.cpu0.dtb.write_accesses                 303777                       # DTB write accesses
system.cpu0.dtb.data_hits                     2636403                       # DTB hits
system.cpu0.dtb.data_misses                      1308                       # DTB misses
system.cpu0.dtb.data_acv                           57                       # DTB access violations
system.cpu0.dtb.data_accesses                 1449854                       # DTB accesses
system.cpu0.itb.fetch_hits                   14480137                       # ITB hits
system.cpu0.itb.fetch_misses                      696                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               14480833                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        53710071                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   18182960                       # Number of instructions committed
system.cpu0.committedOps                     18182960                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             17999388                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  2759                       # Number of float alu accesses
system.cpu0.num_func_calls                     141039                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1774940                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    17999388                       # number of integer instructions
system.cpu0.num_fp_insts                         2759                       # number of float instructions
system.cpu0.num_int_register_reads           27751848                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          15375621                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                1106                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1043                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      2640235                       # number of memory refs
system.cpu0.num_load_insts                    1840549                       # Number of load instructions
system.cpu0.num_store_insts                    799686                       # Number of store instructions
system.cpu0.num_idle_cycles              4744525.711385                       # Number of idle cycles
system.cpu0.num_busy_cycles              48965545.288615                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.911664                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.088336                       # Percentage of idle cycles
system.cpu0.Branches                          2024174                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                30012      0.17%      0.17% # Class of executed instruction
system.cpu0.op_class::IntAlu                 15411174     84.75%     84.91% # Class of executed instruction
system.cpu0.op_class::IntMult                    4998      0.03%     84.94% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.94% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    735      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      6      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.95% # Class of executed instruction
system.cpu0.op_class::MemRead                 1873839     10.30%     95.25% # Class of executed instruction
system.cpu0.op_class::MemWrite                 801148      4.41%     99.66% # Class of executed instruction
system.cpu0.op_class::IprAccess                 62413      0.34%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  18184325                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     145                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     11867                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3186     37.81%     37.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.76%     38.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      0.65%     39.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      3      0.04%     39.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5118     60.74%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8426                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3181     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      0.99%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      0.85%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       3      0.05%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3178     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6481                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             49129345000     91.47%     91.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               91291000      0.17%     91.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               57125000      0.11%     91.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7173000      0.01%     91.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             4425137000      8.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         53710071000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998431                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.620946                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.769167                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      0.32%      0.32% # number of syscalls executed
system.cpu0.kern.syscall::3                       300     47.92%     48.24% # number of syscalls executed
system.cpu0.kern.syscall::4                       302     48.24%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::6                         4      0.64%     97.12% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      0.64%     97.76% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      0.32%     98.08% # number of syscalls executed
system.cpu0.kern.syscall::45                        2      0.32%     98.40% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.16%     98.56% # number of syscalls executed
system.cpu0.kern.syscall::59                        2      0.32%     98.88% # number of syscalls executed
system.cpu0.kern.syscall::90                        3      0.48%     99.36% # number of syscalls executed
system.cpu0.kern.syscall::256                       2      0.32%     99.68% # number of syscalls executed
system.cpu0.kern.syscall::257                       2      0.32%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   626                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  193      1.99%      2.07% # number of callpals executed
system.cpu0.kern.callpal::tbi                      16      0.17%      2.23% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7352     75.92%     78.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                    510      5.27%     83.42% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     83.43% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     83.45% # number of callpals executed
system.cpu0.kern.callpal::rti                     952      9.83%     93.28% # number of callpals executed
system.cpu0.kern.callpal::callsys                 647      6.68%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9684                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1145                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                855                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                855                      
system.cpu0.kern.mode_good::user                  855                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.746725                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.855000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       22120683000     40.92%     40.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         31931933000     59.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     193                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1179                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1179                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26347                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26360                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5036                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1611284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               532000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                72000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              930000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           226010307                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3476000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25252770                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            84081                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18103087                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            84081                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           215.305325                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36452731                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36452731                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     18100244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18100244                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     18100244                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18100244                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     18100244                       # number of overall hits
system.cpu0.icache.overall_hits::total       18100244                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        84081                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        84081                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        84081                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         84081                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        84081                       # number of overall misses
system.cpu0.icache.overall_misses::total        84081                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4656613500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4656613500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4656613500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4656613500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4656613500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4656613500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     18184325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18184325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     18184325                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18184325                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     18184325                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18184325                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004624                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004624                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004624                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004624                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004624                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55382.470475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55382.470475                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55382.470475                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55382.470475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55382.470475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55382.470475                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        84081                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        84081                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        84081                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        84081                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        84081                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        84081                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4261588500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4261588500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4261588500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4261588500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4261588500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4261588500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004624                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004624                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004624                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004624                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 50684.322261                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50684.322261                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 50684.322261                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50684.322261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 50684.322261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50684.322261                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            43465                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.497383                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2590213                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            43465                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.593075                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.497383                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          702                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.688477                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5316306                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5316306                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1795866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1795866                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       765348                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        765348                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        14219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14219                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        14682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2561214                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2561214                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2561214                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2561214                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        27218                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        27218                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17146                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17146                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1026                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1026                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        44364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         44364                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        44364                       # number of overall misses
system.cpu0.dcache.overall_misses::total        44364                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1551772000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1551772000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    843299257                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    843299257                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     46116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2339959                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2339959                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2395071257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2395071257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2395071257                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2395071257                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1823084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1823084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       782494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       782494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        15245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        15245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        14972                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14972                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2605578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2605578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2605578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2605578                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014930                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.021912                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021912                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.067301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.019369                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019369                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.017027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.017027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57012.712176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57012.712176                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49183.439694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49183.439694                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 44947.855750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44947.855750                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8068.824138                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8068.824138                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53986.819426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53986.819426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53986.819426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53986.819426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22011                       # number of writebacks
system.cpu0.dcache.writebacks::total            22011                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        27218                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        27218                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        17146                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17146                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1026                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1026                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        44364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        44364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        44364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        44364                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1420712000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1420712000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    764764743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    764764743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     41319500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     41319500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1098041                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1098041                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2185476743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2185476743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2185476743                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2185476743                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    184036000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    184036000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    169732000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    169732000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    353768000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    353768000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.014930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.021912                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021912                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.067301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.019369                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019369                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.017027                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017027                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.017027                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017027                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 52197.516349                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52197.516349                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44603.099440                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44603.099440                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 40272.417154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40272.417154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3786.348276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3786.348276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49262.391646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49262.391646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49262.391646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49262.391646                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      271696                       # DTB read hits
system.cpu1.dtb.read_misses                      1181                       # DTB read misses
system.cpu1.dtb.read_acv                           26                       # DTB read access violations
system.cpu1.dtb.read_accesses                   85630                       # DTB read accesses
system.cpu1.dtb.write_hits                     210600                       # DTB write hits
system.cpu1.dtb.write_misses                      223                       # DTB write misses
system.cpu1.dtb.write_acv                          36                       # DTB write access violations
system.cpu1.dtb.write_accesses                  44941                       # DTB write accesses
system.cpu1.dtb.data_hits                      482296                       # DTB hits
system.cpu1.dtb.data_misses                      1404                       # DTB misses
system.cpu1.dtb.data_acv                           62                       # DTB access violations
system.cpu1.dtb.data_accesses                  130571                       # DTB accesses
system.cpu1.itb.fetch_hits                     441811                       # ITB hits
system.cpu1.itb.fetch_misses                      638                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 442449                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        54046625                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    1377445                       # Number of instructions committed
system.cpu1.committedOps                      1377445                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              1327792                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  4779                       # Number of float alu accesses
system.cpu1.num_func_calls                      36124                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       148545                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     1327792                       # number of integer instructions
system.cpu1.num_fp_insts                         4779                       # number of float instructions
system.cpu1.num_int_register_reads            1830631                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            954287                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                2927                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2850                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       486142                       # number of memory refs
system.cpu1.num_load_insts                     274645                       # Number of load instructions
system.cpu1.num_store_insts                    211497                       # Number of store instructions
system.cpu1.num_idle_cycles              47903198.499114                       # Number of idle cycles
system.cpu1.num_busy_cycles              6143426.500886                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.113669                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.886331                       # Percentage of idle cycles
system.cpu1.Branches                           196412                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                24113      1.75%      1.75% # Class of executed instruction
system.cpu1.op_class::IntAlu                   822968     59.68%     61.43% # Class of executed instruction
system.cpu1.op_class::IntMult                    1651      0.12%     61.55% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.55% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1332      0.10%     61.65% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.65% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.65% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.65% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    230      0.02%     61.66% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.66% # Class of executed instruction
system.cpu1.op_class::MemRead                  282784     20.51%     82.17% # Class of executed instruction
system.cpu1.op_class::MemWrite                 211930     15.37%     97.54% # Class of executed instruction
system.cpu1.op_class::IprAccess                 33903      2.46%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   1378911                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      5384                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1167     40.90%     40.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      1.93%     42.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      7      0.25%     43.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1624     56.92%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2853                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1162     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       7      0.29%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1155     48.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2379                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             53093430000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               37518000      0.07%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               13903000      0.03%     98.33% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              901660000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         54046511000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995716                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.711207                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.833859                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      3.57%      3.57% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      7.14%     10.71% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     14.29%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         4     14.29%     39.29% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      3.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      3.57%     46.43% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      3.57%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     17.86%     67.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      7.14%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      3.57%     78.57% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     14.29%     92.86% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.57%     96.43% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      3.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    28                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  191      5.94%      6.03% # number of callpals executed
system.cpu1.kern.callpal::tbi                      13      0.40%      6.43% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2460     76.44%     82.88% # number of callpals executed
system.cpu1.kern.callpal::rdps                    160      4.97%     87.85% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.06%     87.91% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     87.94% # number of callpals executed
system.cpu1.kern.callpal::rti                     331     10.29%     98.23% # number of callpals executed
system.cpu1.kern.callpal::callsys                  52      1.62%     99.84% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3218                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              459                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                267                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 63                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                273                      
system.cpu1.kern.mode_good::user                  267                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch_good::kernel     0.594771                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.095238                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.692015                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4496010000      8.32%      8.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1408963000      2.61%     10.93% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         48141538000     89.07%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     191                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            18484                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.989292                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1347669                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18484                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            72.910030                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.989292                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999979                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2776308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2776308                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1360425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1360425                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1360425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1360425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1360425                       # number of overall hits
system.cpu1.icache.overall_hits::total        1360425                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        18486                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18486                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        18486                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18486                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        18486                       # number of overall misses
system.cpu1.icache.overall_misses::total        18486                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1050292250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1050292250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1050292250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1050292250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1050292250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1050292250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1378911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1378911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1378911                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1378911                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1378911                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1378911                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.013406                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013406                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.013406                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013406                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.013406                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013406                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56815.549605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56815.549605                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56815.549605                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56815.549605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56815.549605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56815.549605                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        18486                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18486                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        18486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        18486                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18486                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    962879750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    962879750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    962879750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    962879750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    962879750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    962879750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013406                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013406                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013406                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013406                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013406                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013406                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52086.971221                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52086.971221                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52086.971221                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52086.971221                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52086.971221                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52086.971221                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            21937                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          805.393812                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             459452                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            21937                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.944158                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   805.393812                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.786517                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.786517                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           991497                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          991497                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       257363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         257363                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       194758                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        194758                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3757                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3963                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3963                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       452121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          452121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       452121                       # number of overall hits
system.cpu1.dcache.overall_hits::total         452121                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        11870                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11870                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        11797                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11797                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          404                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          178                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        23667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        23667                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    676016500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    676016500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    585690811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    585690811                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     19681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     19681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1462977                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1462977                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1261707311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1261707311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1261707311                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1261707311                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       269233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       269233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       206555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       206555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       475788                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       475788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       475788                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       475788                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.044088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044088                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.057113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057113                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.097092                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.097092                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.042985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.049743                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.049743                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.049743                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049743                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 56951.684920                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56951.684920                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 49647.436721                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49647.436721                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 48715.346535                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48715.346535                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8218.971910                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8218.971910                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 53310.825664                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53310.825664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 53310.825664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53310.825664                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12956                       # number of writebacks
system.cpu1.dcache.writebacks::total            12956                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        11870                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        11870                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        11797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11797                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          404                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          404                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          178                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        23667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        23667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        23667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        23667                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    619173500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    619173500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    531177189                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    531177189                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     17757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       705023                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       705023                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1150350689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1150350689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1150350689                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1150350689                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      5808000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      5808000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     32612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     32612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     38420000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     38420000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.044088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.057113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.097092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.042985                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.042985                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.049743                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049743                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.049743                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049743                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 52162.889638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52162.889638                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45026.463423                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45026.463423                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 43952.970297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43952.970297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3960.803371                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3960.803371                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 48605.682554                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48605.682554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 48605.682554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 48605.682554                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.176237                       # Number of seconds simulated
sim_ticks                                176236574000                       # Number of ticks simulated
final_tick                               4891003010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8624935                       # Simulator instruction rate (inst/s)
host_op_rate                                  8624932                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1366637641                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460784                       # Number of bytes of host memory used
host_seconds                                   128.96                       # Real time elapsed on the host
sim_insts                                  1112239356                       # Number of instructions simulated
sim_ops                                    1112239356                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2845824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       30920640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1045184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       29095552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63907200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2845824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1045184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3891008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39826112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40526528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           44466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          483135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           16331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          454618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              998550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        622283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633227                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          16147749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         175449620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5930574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         165093722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             362621666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     16147749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5930574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22078323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       225980970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3974294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229955265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       225980970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         16147749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        175449620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3974294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5930574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        165093722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            592576930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      998550                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633227                       # Number of write requests accepted
system.mem_ctrls.readBursts                    998550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               62715904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1191296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40473216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63907200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40526528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  18614                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   829                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          975                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             78936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             69079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             53184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             64246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            70885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            60058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             54104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31806                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  176236574000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                998550                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  783585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1032550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.937127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.997677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.904397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       876524     84.89%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106887     10.35%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14467      1.40%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5605      0.54%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4976      0.48%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2969      0.29%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2552      0.25%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2251      0.22%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16319      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1032550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.969391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.570783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         37506     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          102      0.27%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           26      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           17      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           12      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            9      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            8      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37734                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.759262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.719448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.268053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         26100     69.17%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         11416     30.25%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           159      0.42%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37734                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21485296501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             39859096501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4899680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21925.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40675.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       355.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    362.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   374205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  205576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108002.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    35.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    50396305750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5884840000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    119951962500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             16182376560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             16810181640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              8829669750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              9172222125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37219345800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            39913926000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9737372880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9381828240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        319456032480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        319456032480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        854984288520                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        843820997265                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2184611074500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2194403435250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3431020160490                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3432958623000                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.497306                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.893639                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              429813                       # Transaction distribution
system.membus.trans_dist::ReadResp             429813                       # Transaction distribution
system.membus.trans_dist::WriteReq               1858                       # Transaction distribution
system.membus.trans_dist::WriteResp              1858                       # Transaction distribution
system.membus.trans_dist::Writeback            622283                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2984                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4097                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7081                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            579357                       # Transaction distribution
system.membus.trans_dist::ReadExResp           579357                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        88933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        88933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1294666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      1303998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        32662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        32662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1218755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total      1219173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2666683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2845824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2845824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     51423488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     51430819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1045184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1045184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     48418816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     48420467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104442710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13712                       # Total snoops (count)
system.membus.snoop_fanout::samples           1646477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 1646477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             1646477                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6733000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6712411637                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11222738                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          416890749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4624118451                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer4.occupancy          153740998                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         4347413247                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.5                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98789                       # Number of tag accesses
system.iocache.tags.data_accesses               98789                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3033982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3033982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3033982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3033982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3033982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3033982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10948                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10948                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000365                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000365                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104620.068966                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104620.068966                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104620.068966                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104620.068966                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1525982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1525982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    729816143                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    729816143                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1525982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1525982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1525982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1525982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999635                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999635                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52620.068966                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66686.416575                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66686.416575                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52620.068966                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     8840281                       # DTB read hits
system.cpu0.dtb.read_misses                     49688                       # DTB read misses
system.cpu0.dtb.read_acv                           13                       # DTB read access violations
system.cpu0.dtb.read_accesses                 8202862                       # DTB read accesses
system.cpu0.dtb.write_hits                    2891575                       # DTB write hits
system.cpu0.dtb.write_misses                   438243                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                2321808                       # DTB write accesses
system.cpu0.dtb.data_hits                    11731856                       # DTB hits
system.cpu0.dtb.data_misses                    487931                       # DTB misses
system.cpu0.dtb.data_acv                           34                       # DTB access violations
system.cpu0.dtb.data_accesses                10524670                       # DTB accesses
system.cpu0.itb.fetch_hits                   53147296                       # ITB hits
system.cpu0.itb.fetch_misses                      579                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               53147875                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       177130178                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   56865921                       # Number of instructions committed
system.cpu0.committedOps                     56865921                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             30663769                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              25435051                       # Number of float alu accesses
system.cpu0.num_func_calls                     157517                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2278858                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    30663769                       # number of integer instructions
system.cpu0.num_fp_insts                     25435051                       # number of float instructions
system.cpu0.num_int_register_reads           65412136                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          24691399                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            43258286                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           25169545                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     12273967                       # number of memory refs
system.cpu0.num_load_insts                    8943360                       # Number of load instructions
system.cpu0.num_store_insts                   3330607                       # Number of store instructions
system.cpu0.num_idle_cycles              2434502.320261                       # Number of idle cycles
system.cpu0.num_busy_cycles              174695675.679739                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.986256                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.013744                       # Percentage of idle cycles
system.cpu0.Branches                          2477070                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1206782      2.10%      2.10% # Class of executed instruction
system.cpu0.op_class::IntAlu                 13972762     24.36%     26.47% # Class of executed instruction
system.cpu0.op_class::IntMult                    9366      0.02%     26.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd               12846768     22.40%     48.88% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     21      0.00%     48.88% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     92      0.00%     48.88% # Class of executed instruction
system.cpu0.op_class::FloatMult              12058637     21.02%     69.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    251      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.91% # Class of executed instruction
system.cpu0.op_class::MemRead                 8975516     15.65%     85.56% # Class of executed instruction
system.cpu0.op_class::MemWrite                3332190      5.81%     91.37% # Class of executed instruction
system.cpu0.op_class::IprAccess               4951501      8.63%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  57353886                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    503651                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5675     40.29%     40.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     67      0.48%     40.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    181      1.28%     42.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     11      0.08%     42.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8152     57.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               14086                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5672     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      67      0.58%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     181      1.56%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      11      0.09%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5663     48.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11594                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            169605692000     95.75%     95.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               82123000      0.05%     95.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210840000      0.12%     95.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               16315000      0.01%     95.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             7212743000      4.07%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        177127713000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999471                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.694676                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.823087                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.75%      1.75% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      3.51%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::4                        25     43.86%     49.12% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      3.51%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.77%     61.40% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.75%     63.16% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.75%     64.91% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.26%     70.18% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.75%     71.93% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.75%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.75%     75.44% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     15.79%     91.23% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.51%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.75%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.75%     98.25% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.75%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    57                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   14      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  187      1.26%      1.35% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.04%      1.39% # number of callpals executed
system.cpu0.kern.callpal::swpipl                12729     85.72%     87.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                    499      3.36%     90.48% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     90.49% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     90.50% # number of callpals executed
system.cpu0.kern.callpal::rti                    1099      7.40%     97.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                 107      0.72%     98.62% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.03%     98.65% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      1.35%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 14849                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1285                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                998                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                997                      
system.cpu0.kern.mode_good::user                  998                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.775875                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.873850                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       26780118000     14.99%     14.99% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        151922186000     85.01%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     187                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3046                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3046                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12798                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12802                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3721                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8982                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   709630                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               966000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4710000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              704000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98574863                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7892000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11006262                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            44466                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996602                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           57194193                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44466                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1286.245513                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.996602                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        114752241                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       114752241                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     57309420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       57309420                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     57309420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        57309420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     57309420                       # number of overall hits
system.cpu0.icache.overall_hits::total       57309420                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        44467                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44467                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        44467                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44467                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        44467                       # number of overall misses
system.cpu0.icache.overall_misses::total        44467                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2562817749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2562817749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2562817749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2562817749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2562817749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2562817749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     57353887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     57353887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     57353887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     57353887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     57353887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     57353887                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000775                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000775                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000775                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000775                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000775                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57634.150021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57634.150021                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57634.150021                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57634.150021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57634.150021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57634.150021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        44467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        44467                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        44467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        44467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        44467                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        44467                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2351574251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2351574251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2351574251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2351574251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2351574251                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2351574251                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000775                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000775                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000775                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000775                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52883.582230                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52883.582230                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52883.582230                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52883.582230                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52883.582230                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52883.582230                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           483026                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.155733                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11274899                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           483026                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.342220                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1017.155733                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24047462                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24047462                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8685913                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8685913                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2575502                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2575502                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        14224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14224                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        13938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13938                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11261415                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11261415                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11261415                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11261415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       187811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187811                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       298052                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298052                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2694                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2694                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2103                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2103                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       485863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        485863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       485863                       # number of overall misses
system.cpu0.dcache.overall_misses::total       485863                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  11908837495                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11908837495                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  20452019788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20452019788                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     69143250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69143250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     17589918                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17589918                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  32360857283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32360857283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  32360857283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32360857283                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8873724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8873724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      2873554                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2873554                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        16918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        16041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     11747278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11747278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     11747278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11747278                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021165                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021165                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.103722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103722                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.159239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.131102                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.131102                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.041360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.041360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.041360                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041360                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 63408.626199                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63408.626199                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 68618.965107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68618.965107                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 25665.645880                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25665.645880                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8364.202568                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8364.202568                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 66604.901552                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66604.901552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 66604.901552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66604.901552                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       320357                       # number of writebacks
system.cpu0.dcache.writebacks::total           320357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       187811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       187811                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       298052                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       298052                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         2694                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2694                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2103                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2103                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       485863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       485863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       485863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       485863                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  11004590505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11004590505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  18954070212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18954070212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     57532750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     57532750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      9018082                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9018082                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  29958660717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29958660717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  29958660717                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29958660717                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    597954000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    597954000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    314198000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    314198000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    912152000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    912152000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.021165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.103722                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.103722                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.159239                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.159239                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.131102                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131102                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.041360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.041360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58593.961509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58593.961509                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63593.165662                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63593.165662                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 21355.883445                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21355.883445                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4288.198764                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4288.198764                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 61660.716533                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61660.716533                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 61660.716533                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61660.716533                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     8495903                       # DTB read hits
system.cpu1.dtb.read_misses                     50186                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                 8273559                       # DTB read accesses
system.cpu1.dtb.write_hits                    2652950                       # DTB write hits
system.cpu1.dtb.write_misses                   438593                       # DTB write misses
system.cpu1.dtb.write_acv                          20                       # DTB write access violations
system.cpu1.dtb.write_accesses                2370406                       # DTB write accesses
system.cpu1.dtb.data_hits                    11148853                       # DTB hits
system.cpu1.dtb.data_misses                    488779                       # DTB misses
system.cpu1.dtb.data_acv                           33                       # DTB access violations
system.cpu1.dtb.data_accesses                10643965                       # DTB accesses
system.cpu1.itb.fetch_hits                   53310058                       # ITB hits
system.cpu1.itb.fetch_misses                      297                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               53310355                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       175863262                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   54798676                       # Number of instructions committed
system.cpu1.committedOps                     54798676                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             28658974                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              25431184                       # Number of float alu accesses
system.cpu1.num_func_calls                      57639                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2102948                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    28658974                       # number of integer instructions
system.cpu1.num_fp_insts                     25431184                       # number of float instructions
system.cpu1.num_int_register_reads           62627604                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          23135655                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            43256253                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           25167335                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     11692445                       # number of memory refs
system.cpu1.num_load_insts                    8600385                       # Number of load instructions
system.cpu1.num_store_insts                   3092060                       # Number of store instructions
system.cpu1.num_idle_cycles              11859595.162601                       # Number of idle cycles
system.cpu1.num_busy_cycles              164003666.837399                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.932564                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.067436                       # Percentage of idle cycles
system.cpu1.Branches                          2180748                       # Number of branches fetched
system.cpu1.op_class::No_OpClass              1198468      2.17%      2.17% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12555115     22.71%     24.88% # Class of executed instruction
system.cpu1.op_class::IntMult                    3748      0.01%     24.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     24.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd               12845433     23.23%     48.12% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     48.12% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     48.12% # Class of executed instruction
system.cpu1.op_class::FloatMult              12058827     21.81%     69.93% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.93% # Class of executed instruction
system.cpu1.op_class::MemRead                 8609562     15.57%     85.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                3092908      5.59%     91.09% # Class of executed instruction
system.cpu1.op_class::IprAccess               4923415      8.91%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  55287488                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    495800                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2309     37.75%     37.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    181      2.96%     40.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     14      0.23%     40.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3613     59.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6117                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2309     48.11%     48.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     181      3.77%     51.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      14      0.29%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2295     47.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4799                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            173332368000     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210235000      0.12%     98.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               22042000      0.01%     98.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2301184000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        175865829000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.635206                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.784535                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      6.67%     13.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      6.67%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     26.67%     46.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      6.67%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     13.33%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   11      0.17%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   97      1.49%      1.66% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.09%      1.75% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5059     77.88%     79.63% # number of callpals executed
system.cpu1.kern.callpal::rdps                    365      5.62%     85.25% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     85.27% # number of callpals executed
system.cpu1.kern.callpal::rti                     863     13.29%     98.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                  71      1.09%     99.65% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%     99.66% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 22      0.34%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6496                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              922                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                824                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 39                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                837                      
system.cpu1.kern.mode_good::user                  824                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.907809                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.937815                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       11937229000      6.86%      6.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        152261143000     87.49%     94.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          9843167000      5.66%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      97                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            16330                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999915                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           44931976                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16330                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2751.498836                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999915                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        110591305                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       110591305                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     55271156                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       55271156                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     55271156                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        55271156                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     55271156                       # number of overall hits
system.cpu1.icache.overall_hits::total       55271156                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        16331                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16331                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        16331                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16331                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        16331                       # number of overall misses
system.cpu1.icache.overall_misses::total        16331                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    990522998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    990522998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    990522998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    990522998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    990522998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    990522998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     55287487                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     55287487                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     55287487                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     55287487                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     55287487                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     55287487                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60652.929888                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60652.929888                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60652.929888                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60652.929888                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60652.929888                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60652.929888                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        16331                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16331                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        16331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        16331                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16331                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    911675002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    911675002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    911675002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    911675002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    911675002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    911675002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 55824.811830                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55824.811830                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 55824.811830                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55824.811830                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 55824.811830                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55824.811830                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           454119                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1014.874032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10737264                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           454119                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.644164                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1014.874032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.991088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          932                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         22863463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        22863463                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      8370161                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8370161                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2361328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2361328                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4561                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4561                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     10731489                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10731489                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     10731489                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10731489                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       173245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173245                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       284289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       284289                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         2219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2219                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1998                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1998                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       457534                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        457534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       457534                       # number of overall misses
system.cpu1.dcache.overall_misses::total       457534                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  11030226498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11030226498                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  19703780824                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19703780824                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     42834000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42834000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     16622925                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16622925                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  30734007322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30734007322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  30734007322                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30734007322                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8543406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8543406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2645617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2645617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         6758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     11189023                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11189023                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     11189023                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11189023                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020278                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020278                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.107457                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.107457                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.327286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.327286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.295650                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.295650                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.040891                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040891                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.040891                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040891                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 63668.368484                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63668.368484                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 69308.980734                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69308.980734                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19303.289770                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19303.289770                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8319.782282                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8319.782282                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 67173.165977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67173.165977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 67173.165977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67173.165977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       301926                       # number of writebacks
system.cpu1.dcache.writebacks::total           301926                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       173245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       173245                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       284289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       284289                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         2219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1997                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1997                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       457534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       457534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       457534                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       457534                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  10197139502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10197139502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  18269817176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18269817176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     33570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     33570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      8493075                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8493075                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  28466956678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  28466956678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  28466956678                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  28466956678                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     42218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     42218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     42218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     42218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.020278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.107457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.327286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.327286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.295502                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.295502                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.040891                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040891                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.040891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040891                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 58859.646755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58859.646755                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 64264.945798                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64264.945798                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 15128.436233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15128.436233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4252.916875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4252.916875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62218.232258                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62218.232258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62218.232258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62218.232258                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003366                       # Number of seconds simulated
sim_ticks                                  3365951000                       # Number of ticks simulated
final_tick                               4894368961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              947327414                       # Simulator instruction rate (inst/s)
host_op_rate                                947303685                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2864725376                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460784                       # Number of bytes of host memory used
host_seconds                                     1.18                       # Real time elapsed on the host
sim_insts                                  1113024306                       # Number of instructions simulated
sim_ops                                    1113024306                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         182848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         275072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         353088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         857600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1668608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       182848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       353088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        535936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       689856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          689856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            5517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           13400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          54322835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          81721926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         104899923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         254786834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             495731518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     54322835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    104899923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159222758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       204951290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204951290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       204951290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         54322835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         81721926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        104899923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        254786834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            700682809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10779                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1654080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  686336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1668608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               689856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    62                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           44                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              933                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3365951000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.781649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.086448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.432678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5274     50.20%     50.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2545     24.22%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          828      7.88%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          430      4.09%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          268      2.55%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          205      1.95%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      1.52%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      1.08%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          683      6.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.251897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.361740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.559321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           297     45.07%     45.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           109     16.54%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            66     10.02%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            26      3.95%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            21      3.19%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      4.40%     83.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            27      4.10%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            13      1.97%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            12      1.82%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            14      2.12%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.76%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.76%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      1.06%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.15%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.46%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.30%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.91%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.61%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.30%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.15%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.15%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.15%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.15%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              569     86.34%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.46%     86.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84     12.75%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           659                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    299215500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               783809250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  129225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11577.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30327.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       491.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    495.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17672                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8394                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91339.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      105606750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       112580000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3153259500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             16226111160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             16845978240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              8853532875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              9191754000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37331634600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40003532400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9781151760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9407527920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        319676238960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        319676238960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        857062370295                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        845839510335                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2184811063500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2194655677500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3433742103150                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3435620219355                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.570223                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.953954                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               16866                       # Transaction distribution
system.membus.trans_dist::ReadResp              16866                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::Writeback             10779                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               66                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             32                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              98                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9345                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         5714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         5714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        11567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        11577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        11035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        11035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        34888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        34898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       182848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       182848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       459776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       459816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       353088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       353088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1362752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1362792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2358544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              193                       # Total snoops (count)
system.membus.snoop_fanout::samples             37088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   37088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               37088                       # Request fanout histogram
system.membus.reqLayer0.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           123320999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           26754500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           40580729                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           51765000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy          126356477                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              3.8                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       37754                       # DTB read hits
system.cpu0.dtb.read_misses                        97                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   11155                       # DTB read accesses
system.cpu0.dtb.write_hits                      30896                       # DTB write hits
system.cpu0.dtb.write_misses                       16                       # DTB write misses
system.cpu0.dtb.write_acv                           8                       # DTB write access violations
system.cpu0.dtb.write_accesses                   6663                       # DTB write accesses
system.cpu0.dtb.data_hits                       68650                       # DTB hits
system.cpu0.dtb.data_misses                       113                       # DTB misses
system.cpu0.dtb.data_acv                            8                       # DTB access violations
system.cpu0.dtb.data_accesses                   17818                       # DTB accesses
system.cpu0.itb.fetch_hits                      56740                       # ITB hits
system.cpu0.itb.fetch_misses                      110                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  56850                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2561190                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     185345                       # Number of instructions committed
system.cpu0.committedOps                       185345                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               178868                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu0.num_func_calls                       4907                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        18608                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      178868                       # number of integer instructions
system.cpu0.num_fp_insts                          261                       # number of float instructions
system.cpu0.num_int_register_reads             247062                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            127643                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu0.num_mem_refs                        68934                       # number of memory refs
system.cpu0.num_load_insts                      37970                       # Number of load instructions
system.cpu0.num_store_insts                     30964                       # Number of store instructions
system.cpu0.num_idle_cycles              1853246.158038                       # Number of idle cycles
system.cpu0.num_busy_cycles              707943.841962                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.276412                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.723588                       # Percentage of idle cycles
system.cpu0.Branches                            25036                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 3128      1.69%      1.69% # Class of executed instruction
system.cpu0.op_class::IntAlu                   108151     58.31%     60.00% # Class of executed instruction
system.cpu0.op_class::IntMult                     201      0.11%     60.11% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.11% # Class of executed instruction
system.cpu0.op_class::FloatAdd                     30      0.02%     60.12% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.12% # Class of executed instruction
system.cpu0.op_class::MemRead                   39001     21.03%     81.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                  31250     16.85%     98.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                  3705      2.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    185466                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       670                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     181     44.47%     44.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      3      0.74%     45.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.25%     45.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    222     54.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 407                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      181     49.59%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       3      0.82%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.27%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     180     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  365                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2404196000     93.78%     93.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3157000      0.12%     93.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2921000      0.11%     94.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              153381000      5.98%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2563655000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.810811                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.896806                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.23%      0.23% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   13      2.99%      3.22% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.23%      3.45% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  380     87.36%     90.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.38%     92.18% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.23%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      23      5.29%     97.70% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      2.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   435                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 20                      
system.cpu0.kern.mode_good::user                   19                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.540541                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.696429                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         667469000     75.17%     75.17% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           220478000     24.83%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      13                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                20000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               10000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             2856                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.995588                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             339153                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3368                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           100.698634                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.995588                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          489                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           373787                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          373787                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       182608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         182608                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       182608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          182608                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       182608                       # number of overall hits
system.cpu0.icache.overall_hits::total         182608                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2857                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2857                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2857                       # number of overall misses
system.cpu0.icache.overall_misses::total         2857                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    161466500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    161466500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    161466500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    161466500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    161466500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    161466500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       185465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       185465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       185465                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       185465                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       185465                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       185465                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015405                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015405                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015405                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015405                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015405                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015405                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56516.100805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56516.100805                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56516.100805                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56516.100805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56516.100805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56516.100805                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         2857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         2857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         2857                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2857                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    147955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    147955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    147955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    147955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    147955500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    147955500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015405                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015405                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015405                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015405                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51787.014351                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51787.014351                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51787.014351                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51787.014351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51787.014351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51787.014351                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4257                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          848.192560                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              92738                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.113355                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   848.192560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.828313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.828313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          595                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          580                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.581055                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           141897                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          141897                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        34902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          34902                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        28313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         28313                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          564                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          564                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          644                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          644                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        63215                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           63215                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        63215                       # number of overall hits
system.cpu0.dcache.overall_hits::total          63215                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         2312                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2312                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           95                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           14                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4253                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    139311250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    139311250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    107682233                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    107682233                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      5787250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5787250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       113996                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       113996                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    246993483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    246993483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    246993483                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    246993483                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        30254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        30254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        67468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        67468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        67468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        67468                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.062127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062127                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.064157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.064157                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.144158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.144158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.021277                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021277                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.063037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063037                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.063037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063037                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60255.730969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60255.730969                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55477.708913                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55477.708913                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 60918.421053                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60918.421053                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8142.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8142.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 58075.119445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58075.119445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 58075.119445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58075.119445                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2886                       # number of writebacks
system.cpu0.dcache.writebacks::total             2886                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2312                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2312                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1941                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1941                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           95                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           14                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4253                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    128204750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    128204750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     98681767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     98681767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      5314750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5314750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        50004                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        50004                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    226886517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    226886517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    226886517                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    226886517                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      1010000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1010000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      1010000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1010000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.062127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.062127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.064157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.144158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.144158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.021277                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021277                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.063037                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.063037                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.063037                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.063037                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 55451.881488                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55451.881488                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50840.683668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50840.683668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 55944.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55944.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3571.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3571.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53347.405831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53347.405831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53347.405831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53347.405831                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      109224                       # DTB read hits
system.cpu1.dtb.read_misses                       705                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                   35862                       # DTB read accesses
system.cpu1.dtb.write_hits                     104373                       # DTB write hits
system.cpu1.dtb.write_misses                      145                       # DTB write misses
system.cpu1.dtb.write_acv                          15                       # DTB write access violations
system.cpu1.dtb.write_accesses                  16392                       # DTB write accesses
system.cpu1.dtb.data_hits                      213597                       # DTB hits
system.cpu1.dtb.data_misses                       850                       # DTB misses
system.cpu1.dtb.data_acv                           28                       # DTB access violations
system.cpu1.dtb.data_accesses                   52254                       # DTB accesses
system.cpu1.itb.fetch_hits                     185777                       # ITB hits
system.cpu1.itb.fetch_misses                      279                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 186056                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3739263                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     599605                       # Number of instructions committed
system.cpu1.committedOps                       599605                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               576879                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  3713                       # Number of float alu accesses
system.cpu1.num_func_calls                      11454                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        63593                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      576879                       # number of integer instructions
system.cpu1.num_fp_insts                         3713                       # number of float instructions
system.cpu1.num_int_register_reads             816297                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            403591                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                2421                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2405                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       215819                       # number of memory refs
system.cpu1.num_load_insts                     110954                       # Number of load instructions
system.cpu1.num_store_insts                    104865                       # Number of store instructions
system.cpu1.num_idle_cycles              721175.580452                       # Number of idle cycles
system.cpu1.num_busy_cycles              3018087.419548                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.807134                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.192866                       # Percentage of idle cycles
system.cpu1.Branches                            79038                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                12622      2.10%      2.10% # Class of executed instruction
system.cpu1.op_class::IntAlu                   350655     58.40%     60.50% # Class of executed instruction
system.cpu1.op_class::IntMult                     620      0.10%     60.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.60% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1190      0.20%     60.80% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.80% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.80% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.80% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    230      0.04%     60.84% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.84% # Class of executed instruction
system.cpu1.op_class::MemRead                  114501     19.07%     79.91% # Class of executed instruction
system.cpu1.op_class::MemWrite                 104935     17.48%     97.38% # Class of executed instruction
system.cpu1.op_class::IprAccess                 15730      2.62%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    600483                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2067                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     366     48.28%     48.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      3      0.40%     48.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.13%     48.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    388     51.19%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 758                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      364     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       3      0.41%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.14%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     363     49.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  731                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3565923000     95.42%     95.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3559000      0.10%     95.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 857000      0.02%     95.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              166572000      4.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          3736911000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.994536                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.935567                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.964380                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  109     12.03%     12.14% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.55%     12.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  582     64.24%     76.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                      8      0.88%     77.81% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.11%     77.92% # number of callpals executed
system.cpu1.kern.callpal::rti                     172     18.98%     96.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      2.65%     99.56% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.44%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   906                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              278                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                167                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                167                      
system.cpu1.kern.mode_good::user                  167                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.600719                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.747204                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2084526000     37.48%     37.48% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           621845000     11.18%     48.67% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          2854830000     51.33%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             5517                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.833263                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11164011                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6028                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1852.025713                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.833263                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1206486                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1206486                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       594966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         594966                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       594966                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          594966                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       594966                       # number of overall hits
system.cpu1.icache.overall_hits::total         594966                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         5518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5518                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         5518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         5518                       # number of overall misses
system.cpu1.icache.overall_misses::total         5518                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    315011000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315011000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    315011000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315011000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    315011000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315011000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       600484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       600484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       600484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       600484                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       600484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       600484                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009189                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009189                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009189                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009189                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009189                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009189                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57087.894165                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57087.894165                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57087.894165                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57087.894165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57087.894165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57087.894165                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5518                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5518                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5518                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5518                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5518                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5518                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    288733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    288733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    288733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    288733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    288733000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    288733000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009189                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009189                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009189                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009189                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52325.661472                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52325.661472                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52325.661472                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52325.661472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52325.661472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52325.661472                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            13366                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          999.615818                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             231121                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.061223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   999.615818                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.976187                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976187                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           443037                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          443037                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       102488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         102488                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        95266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         95266                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1664                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1664                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1774                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1774                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       197754                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          197754                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       197754                       # number of overall hits
system.cpu1.dcache.overall_hits::total         197754                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5950                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5950                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         7470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7470                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          134                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           18                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        13420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        13420                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    345797750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    345797750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    397766732                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    397766732                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      8462000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8462000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       143995                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       143995                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    743564482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    743564482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    743564482                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    743564482                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       108438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       108438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       102736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       102736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       211174                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       211174                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       211174                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       211174                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.054870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054870                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.072711                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072711                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.074527                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074527                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.010045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.010045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.063549                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.063549                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.063549                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.063549                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58117.268908                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58117.268908                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53248.558501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53248.558501                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 63149.253731                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63149.253731                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7999.722222                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7999.722222                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55407.189419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55407.189419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55407.189419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55407.189419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7893                       # number of writebacks
system.cpu1.dcache.writebacks::total             7893                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5950                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         7470                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7470                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           18                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        13420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        13420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        13420                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        13420                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    317152250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    317152250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    363447268                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    363447268                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      7806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        62005                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        62005                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    680599518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    680599518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    680599518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    680599518                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      1010000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1010000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      1010000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1010000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.054870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.072711                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.072711                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.074527                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.074527                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.010045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.063549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.063549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063549                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 53302.899160                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53302.899160                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48654.252744                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48654.252744                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 58253.731343                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58253.731343                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3444.722222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3444.722222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 50715.314307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50715.314307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 50715.314307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50715.314307                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
