
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.378930                       # Number of seconds simulated
sim_ticks                                378930481000                       # Number of ticks simulated
final_tick                               378930481000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276460                       # Simulator instruction rate (inst/s)
host_op_rate                                   312243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              186324236                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659752                       # Number of bytes of host memory used
host_seconds                                  2033.72                       # Real time elapsed on the host
sim_insts                                   562241693                       # Number of instructions simulated
sim_ops                                     635013046                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst           8612096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1556480                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10168576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      8612096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         8612096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       748608                       # Number of bytes written to this memory
system.physmem.bytes_written::total            748608                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             134564                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              24320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                158884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11697                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11697                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             22727377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              4107561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26834938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        22727377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22727377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1975581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1975581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1975581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            22727377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             4107561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28810519                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               108342931                       # Number of BP lookups
system.cpu.branchPred.condPredicted          61983892                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2862021                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59824806                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51909812                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.769712                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14837569                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257243                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3369034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3355629                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13405                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27246                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        378930482                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          100527017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      626052818                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   108342931                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70103010                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     273187880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5741099                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1545                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  95523841                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                759081                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          376587061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.875626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.311359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                105471062     28.01%     28.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 33719499      8.95%     36.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 39572502     10.51%     47.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                197823998     52.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            376587061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285918                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.652157                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 98511887                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8567388                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 263350665                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3543903                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2613218                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32609878                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                260414                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              698421321                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                560341                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2613218                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                101019665                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5300552                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1098210                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 264192665                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2362751                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              693629438                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1375436                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 493867                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2619                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           880759880                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3220499432                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        898934410                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790300                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 84969580                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51096                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3767                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3561829                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85675486                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51908707                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5640595                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8269970                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  683243144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5755                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 651992094                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3813750                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        48235853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    151379153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            358                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     376587061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.731318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.905033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37864005     10.05%     10.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           104820167     27.83%     37.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           154536740     41.04%     78.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            79366149     21.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       376587061                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                84127225     67.27%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    108      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               27513189     22.00%     89.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              13416907     10.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             513339403     78.73%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3766472      0.58%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83979998     12.88%     92.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50858857      7.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              651992094                       # Type of FU issued
system.cpu.iq.rate                           1.720611                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   125057429                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.191808                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1809442396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         731494860                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    649237582                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              777049507                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10518697                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4284138                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10235                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1982306                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       215682                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2613218                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4683161                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 76567                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           683249157                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            718367                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85675486                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51908707                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7074                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4485                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10235                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1340697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1455718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2796415                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             650148614                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83609676                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1843480                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           258                       # number of nop insts executed
system.cpu.iew.exec_refs                    134298148                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 99069206                       # Number of branches executed
system.cpu.iew.exec_stores                   50688472                       # Number of stores executed
system.cpu.iew.exec_rate                     1.715746                       # Inst execution rate
system.cpu.iew.wb_sent                      649374010                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     649237598                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 430275370                       # num instructions producing a value
system.cpu.iew.wb_consumers                 949726201                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.713342                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.453052                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        48236273                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2604690                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    369377709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.719143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.745581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     57301854     15.51%     15.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    177469244     48.05%     63.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     66228898     17.93%     81.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24576339      6.65%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16599341      4.49%     92.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2879017      0.78%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9837897      2.66%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4343794      1.18%     97.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10141325      2.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    369377709                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241693                       # Number of instructions committed
system.cpu.commit.committedOps              635013046                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131317749                       # Number of memory references committed
system.cpu.commit.loads                      81391348                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97381879                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172465                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857412                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500048915     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599034      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81391348     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926385      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013046                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10141325                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1042482745                       # The number of ROB reads
system.cpu.rob.rob_writes                  1373719856                       # The number of ROB writes
system.cpu.timesIdled                          124018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2343421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241693                       # Number of Instructions Simulated
system.cpu.committedOps                     635013046                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.673964                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.673964                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.483759                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.483759                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                772384099                       # number of integer regfile reads
system.cpu.int_regfile_writes               464812984                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2225440246                       # number of cc regfile reads
system.cpu.cc_regfile_writes                339375375                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131333677                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             23296                       # number of replacements
system.cpu.dcache.tags.tagsinuse           953.355106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120105665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4938.555304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      135091384000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   953.355106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.931011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120180339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120180339                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     70363684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70363684                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49736838                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49736838                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2580                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     120100522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        120100522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    120100522                       # number of overall hits
system.cpu.dcache.overall_hits::total       120100522                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        20773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20773                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        29578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29578                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        50351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        50351                       # number of overall misses
system.cpu.dcache.overall_misses::total         50351                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    835144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    835144000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1269509000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1269509000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2104653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2104653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2104653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2104653000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     70384457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70384457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    120150873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120150873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    120150873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120150873                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000594                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40203.340875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40203.340875                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42920.718101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42920.718101                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 27666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41799.626621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41799.626621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41799.626621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41799.626621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11697                       # number of writebacks
system.cpu.dcache.writebacks::total             11697                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8284                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        17747                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17747                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        26031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        26031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26031                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12489                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        11831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24320                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    526845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    526845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    497113000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    497113000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1023958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1023958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1023958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1023958000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42184.722556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42184.722556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42017.834503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42017.834503                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42103.536184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42103.536184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42103.536184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42103.536184                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            133683                       # number of replacements
system.cpu.icache.tags.tagsinuse           818.801536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95379459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            134564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            708.803684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   818.801536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.799611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          881                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          589                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.860352                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          95658405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         95658405                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95379459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95379459                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95379459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95379459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95379459                       # number of overall hits
system.cpu.icache.overall_hits::total        95379459                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       144382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        144382                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       144382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         144382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       144382                       # number of overall misses
system.cpu.icache.overall_misses::total        144382                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6229308999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6229308999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6229308999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6229308999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6229308999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6229308999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     95523841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95523841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     95523841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95523841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     95523841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95523841                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001511                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001511                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43144.637136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43144.637136                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43144.637136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43144.637136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43144.637136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43144.637136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       133683                       # number of writebacks
system.cpu.icache.writebacks::total            133683                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9817                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9817                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9817                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9817                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9817                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9817                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       134565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134565                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       134565                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134565                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       134565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134565                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5733646999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5733646999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5733646999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5733646999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5733646999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5733646999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001409                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42608.754126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42608.754126                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42608.754126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42608.754126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42608.754126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42608.754126                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests        316882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       157360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         4121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 378930481000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11697                       # Transaction distribution
system.membus.trans_dist::WritebackClean       133683                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11599                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11838                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11838                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         134564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12482                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port       402811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port        71936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port     17167808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port      2305088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19472896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159605                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.026340                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.160145                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155401     97.37%     97.37% # Request fanout histogram
system.membus.snoop_fanout::1                    4204      2.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159605                       # Request fanout histogram
system.membus.reqLayer0.occupancy           898727312                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          672820000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          121600000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
