<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>RTL Simulation Defines</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part114.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part116.htm">Next &gt;</a></p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark120">&zwnj;</a>RTL Simulation Defines</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_691.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_692.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To compile and run the Full-Chip RTL flow, it is necessary to enable SystemVerilog defines for the simulation</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">compilation. Setting the simulation makefile</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable to</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">instructs the makefile to include</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_693.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the              file in the compilation command line.</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Any required defines to toggle simulation blocks from BFM model to full RTL are enabled within the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_694.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_695.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 116pt;line-height: 117%;text-align: left;">file. For example, if using the GDDR6 reference design, and it is desired to simulate GDDR6 memory controller 1 with the full RTL, but leave all other GDDR6 controllers using the BFM model, the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="127" alt="image" src="Image_696.png"/></span></p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;"># Define GDDR Data Rate</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">+define+GDDR6_DATA_RATE_16</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;"># Define GDDR Data Rate</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">+define+GDDR6_DATA_RATE_16</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;"># Define GDDR Data Rate</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: left;">+define+GDDR6_DATA_RATE_16</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: center;"># &lt;----- For GDDR6 RTL simulation the user must</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">enable one of the data rates.</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: center;"># &lt;----- For GDDR6 RTL simulation the user must</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">enable one of the data rates.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: center;"># &lt;----- For GDDR6 RTL simulation the user must</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">enable one of the data rates.</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_14</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_12</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;"># Turn on GDDR RTL</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_14</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_12</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;"># Turn on GDDR RTL</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_14</p><p class="s27" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_12</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="text-indent: 0pt;line-height: 10pt;text-align: left;"># Turn on GDDR RTL</p><p style="padding-top: 2pt;padding-left: 127pt;text-indent: 0pt;text-align: left;">file must be edited as follows:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="175" alt="image" src="Image_697.png"/></span></p><p class="s27" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Enable the desired GDDR memory controllers below</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Any undefined controllers will use their BFM model</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_0_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">+define+ACX_GDDR6_1_FULL   # &lt;--- User enables this define</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_2_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_3_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_4_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_5_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_6_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_7_FULL</p><p class="s27" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Enable the desired GDDR memory controllers below</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Any undefined controllers will use their BFM model</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_0_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">+define+ACX_GDDR6_1_FULL   # &lt;--- User enables this define</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_2_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_3_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_4_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_5_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_6_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_7_FULL</p><p style="text-indent: 0pt;text-align: left;"/><p class="s27" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Enable the desired GDDR memory controllers below</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Any undefined controllers will use their BFM model</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_0_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">+define+ACX_GDDR6_1_FULL   # &lt;--- User enables this define</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_2_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_3_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_4_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_5_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_6_FULL</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_7_FULL</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The available defines to enable full RTL for each module, rather than the BFM, are listed in the following table.</p><h1 style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 41 • Simulation RTL defines</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s42" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Module <span class="s43">(1)(2)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Define</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 0</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_0_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 1</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_1_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 2</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_2_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 3</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_3_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 4</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_4_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 5</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_5_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 6</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_6_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 7</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_7_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DDR4 controller</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DDR4_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet subsystems (both)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_ETHERNET_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe Controller 0 (×8)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_PCIE_0_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe controller 1 (×16)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_PCIE_1_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO North block</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GPIO_N_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO South block</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GPIO_S_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">All SerDes lanes</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_SERDES_FULL</p></td></tr><tr style="height:31pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">All PLLs and Clock Generators <span class="s17">(3)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_CLK_NW_FULL, ACX_CLK_NE_FULL, ACX_CLK_SW_FULL, ACX_CLK_SE_FULL</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s42" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Module <span class="s43">(1)(2)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Define</p></td></tr><tr style="height:115pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="138" alt="image" src="Image_698.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 12pt;text-indent: -11pt;text-align: left;">1. Locations and names of each of the interface subsystems are visible using the ACE IP Configuration perspective, and selecting the I/O layout diagram.</p><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -11pt;text-align: left;">2. Not all interface subsystems are available in every device. Please consult the device datasheet to confirm the precise number and naming of each subsystem.</p><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 23pt;text-indent: -12pt;text-align: left;">3. All four defines, one for each corner, must be defined together. Due to shared entities, it is not possible to only define a subset of PLLs and clock generators for RTL simulation.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_699.png"/></span></p><p class="s38" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p class="s38" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p class="s38" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning!</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">Enabling full RTL simulation for modules increases simulation time. If several modules are enabled, the simulation time could be extended by significant amounts.</p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning!</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">Enabling full RTL simulation for modules increases simulation time. If several modules are enabled, the simulation time could be extended by significant amounts.</p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning!</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">Enabling full RTL simulation for modules increases simulation time. If several modules are enabled, the simulation time could be extended by significant amounts.</p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part116.htm">GDDR6 BFM Memory Size</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part114.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part116.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
