digraph "CFG for '_Z10smemKerneliPfS_' function" {
	label="CFG for '_Z10smemKerneliPfS_' function";

	Node0x47aa750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add nsw i32 %10, %11\l  %13 = icmp sgt i32 %0, 0\l  br i1 %13, label %16, label %14\l|{<s0>T|<s1>F}}"];
	Node0x47aa750:s0 -> Node0x47ac650;
	Node0x47aa750:s1 -> Node0x47ac6e0;
	Node0x47ac6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  br label %22\l}"];
	Node0x47ac6e0 -> Node0x47ac890;
	Node0x47ac650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{%16:\l16:                                               \l  %17 = add nuw nsw i32 %0, 15\l  %18 = lshr i32 %17, 4\l  %19 = icmp slt i32 %12, %0\l  %20 = sext i32 %12 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %2, i64 %20\l  br label %28\l}"];
	Node0x47ac650 -> Node0x47acd20;
	Node0x47ac890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%22:\l22:                                               \l  %23 = phi i64 [ %15, %14 ], [ %20, %59 ]\l  %24 = sitofp i32 %0 to float\l  %25 = getelementptr inbounds float, float addrspace(1)* %2, i64 %23\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7\l  %27 = fdiv contract float %26, %24\l  store float %27, float addrspace(1)* %25, align 4, !tbaa !7\l  ret void\l}"];
	Node0x47acd20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%28:\l28:                                               \l  %29 = phi i32 [ 0, %16 ], [ %60, %59 ]\l  %30 = shl nsw i32 %29, 4\l  %31 = add nuw nsw i32 %30, 16\l  %32 = tail call i32 @llvm.smin.i32(i32 %31, i32 %0)\l  %33 = add nuw nsw i32 %30, %11\l  %34 = icmp slt i32 %33, %32\l  br i1 %34, label %40, label %35\l|{<s0>T|<s1>F}}"];
	Node0x47acd20:s0 -> Node0x47ac9e0;
	Node0x47acd20:s1 -> Node0x47ae010;
	Node0x47ae010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = icmp slt i32 %30, %32\l  %37 = select i1 %19, i1 %36, i1 false\l  br i1 %37, label %38, label %59\l|{<s0>T|<s1>F}}"];
	Node0x47ae010:s0 -> Node0x47ae560;
	Node0x47ae010:s1 -> Node0x47acde0;
	Node0x47ae560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%38:\l38:                                               \l  %39 = load float, float addrspace(1)* %21, align 4, !tbaa !7\l  br label %49\l}"];
	Node0x47ae560 -> Node0x47ae740;
	Node0x47ac9e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi i32 [ %47, %40 ], [ %33, %28 ]\l  %42 = zext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %1, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7\l  %45 = sub nuw nsw i32 %41, %30\l  %46 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ10smemKerneliPfS_E4buff, i32 0, i32 %45\l  store float %44, float addrspace(3)* %46, align 4, !tbaa !7\l  %47 = add nuw nsw i32 %41, %8\l  %48 = icmp slt i32 %47, %32\l  br i1 %48, label %40, label %35, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x47ac9e0:s0 -> Node0x47ac9e0;
	Node0x47ac9e0:s1 -> Node0x47ae010;
	Node0x47ae740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  %50 = phi float [ %39, %38 ], [ %55, %49 ]\l  %51 = phi i32 [ %30, %38 ], [ %56, %49 ]\l  %52 = sub nuw nsw i32 %51, %30\l  %53 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ10smemKerneliPfS_E4buff, i32 0, i32 %52\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %55 = fadd contract float %54, %50\l  %56 = add nuw nsw i32 %51, 1\l  %57 = icmp slt i32 %56, %32\l  br i1 %57, label %49, label %58, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x47ae740:s0 -> Node0x47ae740;
	Node0x47ae740:s1 -> Node0x47af4a0;
	Node0x47af4a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%58:\l58:                                               \l  store float %55, float addrspace(1)* %21, align 4, !tbaa !7\l  br label %59\l}"];
	Node0x47af4a0 -> Node0x47acde0;
	Node0x47acde0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%59:\l59:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %60 = add nuw nsw i32 %29, 1\l  %61 = icmp eq i32 %60, %18\l  br i1 %61, label %22, label %28, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x47acde0:s0 -> Node0x47ac890;
	Node0x47acde0:s1 -> Node0x47acd20;
}
