0.6
2016.4
Jan 23 2017
19:37:30
M:/Xilinx/projects/test/test.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
M:/Xilinx/projects/test/test.srcs/sim_1/new/test_tb.v,1486785873,verilog,,,,test_tb,,,,,,,,
