

================================================================
== Vitis HLS Report for 'operator_div'
================================================================
* Date:           Wed Feb  9 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       59|  20.000 ns|  0.590 us|    2|   59|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 60 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 60 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.h:105]   --->   Operation 61 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 62 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.h:105]   --->   Operation 63 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 64 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 66 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 67 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.05ns)   --->   "%icmp_ln27_21 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 68 'icmp' 'icmp_ln27_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_21, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 69 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 70 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_s" [../src/ban_s3.cpp:27]   --->   Operation 71 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.52ns)   --->   "%br_ln167 = br i1 %and_ln27, void, void %_ZNK3BandvERKS_.66.exit" [../src/ban_s3.cpp:167]   --->   Operation 72 'br' 'br_ln167' <Predicate = true> <Delay = 0.52>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i128 %p_read" [../src/ban_s3.cpp:172]   --->   Operation 73 'trunc' 'trunc_ln172' <Predicate = (!and_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = (!and_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 75 'bitcast' 'normalizer' <Predicate = (!and_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = (!and_ln27)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.35ns)   --->   "%xor_ln143 = xor i32 %trunc_ln1, i32 2147483648" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 77 'xor' 'xor_ln143' <Predicate = (!and_ln27)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 78 'partselect' 'trunc_ln2' <Predicate = (!and_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.35ns)   --->   "%xor_ln144 = xor i32 %trunc_ln2, i32 2147483648" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 79 'xor' 'xor_ln144' <Predicate = (!and_ln27)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %xor_ln143" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 80 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 81 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %xor_ln144" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 82 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [9/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 83 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 84 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 84 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [8/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 85 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 86 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 86 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [7/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 87 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 88 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 88 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [6/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 89 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 90 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 90 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [5/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 91 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 92 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 92 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [4/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 93 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 94 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 94 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [3/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 95 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 96 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 96 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [2/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 97 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 98 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 98 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 99 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 100 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %n_read" [../src/ban_s3.cpp:116]   --->   Operation 100 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 101 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %n_read" [../src/ban_s3.cpp:116]   --->   Operation 101 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 102 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %n_read" [../src/ban_s3.cpp:116]   --->   Operation 102 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 103 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 103 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 104 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 104 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 105 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 106 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 106 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 107 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 108 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 108 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 109 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 110 [4/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 110 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 111 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %n_read, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 111 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %n_read" [../src/ban_s3.cpp:115]   --->   Operation 112 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [3/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 113 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 114 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %n_read, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 114 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 115 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %n_read" [../src/ban_s3.cpp:115]   --->   Operation 115 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [2/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 116 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 117 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %n_read, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 117 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 118 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %n_read" [../src/ban_s3.cpp:115]   --->   Operation 118 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 119 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 120 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 120 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 121 [3/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 121 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 122 [3/3] (7.01ns)   --->   "%mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 122 'fmul' 'mul15_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 123 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 123 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [2/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 124 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [2/3] (7.01ns)   --->   "%mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 125 'fmul' 'mul15_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 126 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 126 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 127 [1/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 127 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/3] (7.01ns)   --->   "%mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 128 'fmul' 'mul15_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 129 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 129 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [4/4] (6.43ns)   --->   "%add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 130 'fadd' 'add16_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 131 [3/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 131 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 132 [3/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 132 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [3/4] (6.43ns)   --->   "%add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 133 'fadd' 'add16_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [3/3] (7.01ns)   --->   "%mul19_i3_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 134 'fmul' 'mul19_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 135 [2/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 135 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 136 [2/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 136 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 137 [2/4] (6.43ns)   --->   "%add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 137 'fadd' 'add16_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 138 [2/3] (7.01ns)   --->   "%mul19_i3_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 138 'fmul' 'mul19_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 139 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %n_read" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 139 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 140 [1/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 140 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 141 [1/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 141 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 142 [1/4] (6.43ns)   --->   "%add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 142 'fadd' 'add16_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [1/3] (7.01ns)   --->   "%mul19_i3_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 143 'fmul' 'mul19_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 144 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %n_read" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 144 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [4/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 145 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [3/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 146 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [4/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 147 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 148 [4/4] (6.43ns)   --->   "%add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 148 'fadd' 'add20_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 149 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %n_read" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 149 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 150 [3/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 150 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 151 [2/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 151 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 152 [3/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 152 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 153 [3/4] (6.43ns)   --->   "%add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 153 'fadd' 'add20_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 154 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %n_read" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 154 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 155 [2/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 155 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 156 [1/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 156 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 157 [2/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 157 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 158 [2/4] (6.43ns)   --->   "%add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 158 'fadd' 'add20_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 159 [1/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 159 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 160 [1/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 160 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 161 [1/4] (6.43ns)   --->   "%add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i" [../src/ban_s3.cpp:116]   --->   Operation 161 'fadd' 'add20_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 162 [4/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 162 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 163 [3/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 163 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 164 [4/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 164 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [4/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i3_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 165 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 166 [3/3] (7.01ns)   --->   "%mul_i3_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 166 'fmul' 'mul_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 167 [3/3] (7.01ns)   --->   "%mul5_i2_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 167 'fmul' 'mul5_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 168 [3/3] (7.01ns)   --->   "%mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 168 'fmul' 'mul8_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 169 [3/3] (7.01ns)   --->   "%mul12_i2_i = fmul i32 %add20_i3_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 169 'fmul' 'mul12_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 170 [3/3] (7.01ns)   --->   "%mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 170 'fmul' 'mul15_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [3/3] (7.01ns)   --->   "%mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 171 'fmul' 'mul19_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 172 [2/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 172 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 173 [3/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 173 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 174 [3/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i3_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 174 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 175 [2/3] (7.01ns)   --->   "%mul_i3_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 175 'fmul' 'mul_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 176 [2/3] (7.01ns)   --->   "%mul5_i2_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 176 'fmul' 'mul5_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 177 [2/3] (7.01ns)   --->   "%mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 177 'fmul' 'mul8_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 178 [2/3] (7.01ns)   --->   "%mul12_i2_i = fmul i32 %add20_i3_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 178 'fmul' 'mul12_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 179 [2/3] (7.01ns)   --->   "%mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 179 'fmul' 'mul15_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 180 [2/3] (7.01ns)   --->   "%mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 180 'fmul' 'mul19_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 181 [1/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 181 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 182 [2/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 182 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 183 [2/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i3_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 183 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 184 [1/3] (7.01ns)   --->   "%mul_i3_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 184 'fmul' 'mul_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 185 [1/3] (7.01ns)   --->   "%mul5_i2_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 185 'fmul' 'mul5_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 186 [1/3] (7.01ns)   --->   "%mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 186 'fmul' 'mul8_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/3] (7.01ns)   --->   "%mul12_i2_i = fmul i32 %add20_i3_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 187 'fmul' 'mul12_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 188 [1/3] (7.01ns)   --->   "%mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 188 'fmul' 'mul15_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 189 [1/3] (7.01ns)   --->   "%mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 189 'fmul' 'mul19_i4_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 190 [1/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 190 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 191 [1/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i3_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 191 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [4/4] (6.43ns)   --->   "%add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i" [../src/ban_s3.cpp:115]   --->   Operation 192 'fadd' 'add_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [4/4] (6.43ns)   --->   "%add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 193 'fadd' 'add16_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [4/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i3_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 194 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 195 [3/4] (6.43ns)   --->   "%add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i" [../src/ban_s3.cpp:115]   --->   Operation 195 'fadd' 'add_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 196 [3/4] (6.43ns)   --->   "%add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 196 'fadd' 'add16_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 197 [3/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i3_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 197 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 198 [2/4] (6.43ns)   --->   "%add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i" [../src/ban_s3.cpp:115]   --->   Operation 198 'fadd' 'add_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [2/4] (6.43ns)   --->   "%add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 199 'fadd' 'add16_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 200 [2/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i3_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 200 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 201 [1/4] (6.43ns)   --->   "%add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i" [../src/ban_s3.cpp:115]   --->   Operation 201 'fadd' 'add_i3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 202 [1/4] (6.43ns)   --->   "%add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 202 'fadd' 'add16_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 203 [1/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i3_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 203 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 204 [4/4] (6.43ns)   --->   "%add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 204 'fadd' 'add20_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 205 [4/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i3_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 205 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 206 [3/4] (6.43ns)   --->   "%add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 206 'fadd' 'add20_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 207 [3/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i3_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 207 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 208 [2/4] (6.43ns)   --->   "%add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 208 'fadd' 'add20_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 209 [2/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i3_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 209 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 210 [1/4] (6.43ns)   --->   "%add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i" [../src/ban_s3.cpp:116]   --->   Operation 210 'fadd' 'add20_i4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 211 [1/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i3_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 211 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 212 [4/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i4_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 212 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 213 [3/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i4_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 213 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 214 [2/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i4_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 214 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.05>
ST_48 : Operation 215 [1/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i4_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 215 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 216 [9/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 216 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.05>
ST_49 : Operation 217 [8/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 217 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 218 [9/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 218 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 219 [9/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 219 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.05>
ST_50 : Operation 220 [7/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 220 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 221 [8/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 221 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 222 [8/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 222 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.05>
ST_51 : Operation 223 [6/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 223 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 224 [7/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 224 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 225 [7/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 225 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.05>
ST_52 : Operation 226 [5/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 226 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 227 [6/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 227 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 228 [6/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 228 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.05>
ST_53 : Operation 229 [4/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 229 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 230 [5/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 230 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 231 [5/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 231 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.05>
ST_54 : Operation 232 [3/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 232 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 233 [4/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 233 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 234 [4/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 234 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.05>
ST_55 : Operation 235 [2/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 235 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 236 [3/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 236 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 237 [3/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 237 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 238 [1/9] (7.05ns)   --->   "%c_num_0 = fdiv i32 %add1_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 238 'fdiv' 'c_num_0' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 239 [2/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 239 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 240 [2/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 240 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 241 [1/9] (7.05ns)   --->   "%c_num_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 241 'fdiv' 'c_num_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 242 [1/9] (7.05ns)   --->   "%c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 242 'fdiv' 'c_num_0_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 243 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 243 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.59>
ST_58 : Operation 244 [1/1] (1.01ns)   --->   "%c_p = sub i32 0, i32 %trunc_ln172" [../src/ban_s3.cpp:172]   --->   Operation 244 'sub' 'c_p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %c_num_0" [../src/ban_s3.cpp:32]   --->   Operation 245 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 246 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 247 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 248 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 248 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 249 [1/1] (1.05ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 249 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 250 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 251 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 251 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_25" [../src/ban_s3.cpp:32]   --->   Operation 252 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 253 [1/1] (0.52ns)   --->   "%br_ln32 = br i1 %and_ln32, void %_ZNK3BandvERKS_.66.exit, void" [../src/ban_s3.cpp:32]   --->   Operation 253 'br' 'br_ln32' <Predicate = true> <Delay = 0.52>
ST_58 : Operation 254 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 254 'fcmp' 'tmp_27' <Predicate = (and_ln32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.06>
ST_59 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %c_num_1" [../src/ban_s3.cpp:35]   --->   Operation 255 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 256 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 257 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 258 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_26, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 258 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 259 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 259 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 260 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 261 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 261 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 262 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_27" [../src/ban_s3.cpp:35]   --->   Operation 262 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void" [../src/ban_s3.cpp:35]   --->   Operation 263 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 264 [1/1] (0.35ns)   --->   "%c_p_3 = xor i32 %trunc_ln172, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 264 'xor' 'c_p_3' <Predicate = (!and_ln35)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 265 [1/1] (0.52ns)   --->   "%br_ln40 = br void %_ZNK3BandvERKS_.66.exit" [../src/ban_s3.cpp:40]   --->   Operation 265 'br' 'br_ln40' <Predicate = (!and_ln35)> <Delay = 0.52>
ST_59 : Operation 266 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %c_num_0_10, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 266 'fcmp' 'tmp_29' <Predicate = (and_ln35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.04>
ST_60 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %c_num_0_10" [../src/ban_s3.cpp:43]   --->   Operation 267 'bitcast' 'bitcast_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_60 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 268 'partselect' 'tmp_28' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_60 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 269 'trunc' 'trunc_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_60 : Operation 270 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_28, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 270 'icmp' 'icmp_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 271 [1/1] (1.05ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 271 'icmp' 'icmp_ln43_1' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 272 'or' 'or_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 273 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %c_num_0_10, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 273 'fcmp' 'tmp_29' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 274 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_29" [../src/ban_s3.cpp:43]   --->   Operation 274 'and' 'and_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 275 [1/1] (1.01ns)   --->   "%c_p_2 = sub i32 4294967294, i32 %trunc_ln172" [../src/ban_s3.cpp:46]   --->   Operation 275 'sub' 'c_p_2' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 276 [1/1] (0.44ns)   --->   "%select_ln43 = select i1 %and_ln43, i32 0, i32 %c_p_2" [../src/ban_s3.cpp:43]   --->   Operation 276 'select' 'select_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 277 [1/1] (0.44ns)   --->   "%select_ln43_1 = select i1 %and_ln43, i32 %c_num_0, i32 %c_num_0_10" [../src/ban_s3.cpp:43]   --->   Operation 277 'select' 'select_ln43_1' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 278 [1/1] (0.44ns)   --->   "%select_ln43_2 = select i1 %and_ln43, i32 %c_num_0_10, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 278 'select' 'select_ln43_2' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 279 [1/1] (0.52ns)   --->   "%br_ln43 = br void %_ZNK3BandvERKS_.66.exit" [../src/ban_s3.cpp:43]   --->   Operation 279 'br' 'br_ln43' <Predicate = (!and_ln27 & and_ln32 & and_ln35)> <Delay = 0.52>
ST_60 : Operation 280 [1/1] (0.00ns)   --->   "%agg_result_0_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_p, void, i32 %c_p_3, void, i32 %select_ln43, void"   --->   Operation 280 'phi' 'agg_result_0_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_0, void, i32 %c_num_1, void, i32 %select_ln43_1, void"   --->   Operation 281 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 282 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_1, void, i32 %c_num_0_10, void, i32 %c_num_1, void"   --->   Operation 282 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 283 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_0_10, void, i32 0, void, i32 %select_ln43_2, void"   --->   Operation 283 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 284 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_0_0" [../src/ban_s3.h:105]   --->   Operation 284 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 285 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban_s3.h:105]   --->   Operation 285 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 286 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban_s3.h:105]   --->   Operation 286 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 287 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban_s3.h:105]   --->   Operation 287 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 288 [1/1] (0.00ns)   --->   "%ret_ln105 = ret i128 %mrv_3" [../src/ban_s3.h:105]   --->   Operation 288 'ret' 'ret_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('n_read', ../src/ban_s3.h:105) on port 'n' (../src/ban_s3.h:105) [4]  (0 ns)
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:27) [11]  (2.78 ns)

 <State 2>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:27) [11]  (2.78 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [12]  (0.287 ns)
	multiplexor before 'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43', ../src/ban_s3.cpp:43) [100]  (0.525 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [22]  (7.06 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [30]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [30]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [30]  (7.02 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add16_i_i', ../src/ban_s3.cpp:116) [31]  (6.44 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [32]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [32]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [32]  (7.02 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:116) [33]  (6.44 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [27]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [27]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [27]  (7.02 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [40]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [40]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [40]  (7.02 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:115) [29]  (6.44 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [37]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [37]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [37]  (7.02 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [36]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [36]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [36]  (7.02 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add6_i', ../src/ban_s3.cpp:149->../src/ban_s3.cpp:174) [35]  (6.44 ns)

 <State 34>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i3_i', ../src/ban_s3.cpp:114) [48]  (7.02 ns)

 <State 35>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i3_i', ../src/ban_s3.cpp:114) [48]  (7.02 ns)

 <State 36>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i3_i', ../src/ban_s3.cpp:114) [48]  (7.02 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/ban_s3.cpp:153->../src/ban_s3.cpp:174) [46]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i3_i', ../src/ban_s3.cpp:115) [51]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i3_i', ../src/ban_s3.cpp:115) [51]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i3_i', ../src/ban_s3.cpp:115) [51]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i4_i', ../src/ban_s3.cpp:116) [56]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i4_i', ../src/ban_s3.cpp:116) [56]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i4_i', ../src/ban_s3.cpp:116) [56]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i4_i', ../src/ban_s3.cpp:116) [56]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [59]  (6.44 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [59]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [59]  (6.44 ns)

 <State 48>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 49>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 50>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 51>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 52>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 53>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 54>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 55>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 56>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [60]  (7.06 ns)

 <State 57>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[1]', ../src/ban_s3.cpp:162->../src/ban_s3.cpp:174) [61]  (7.06 ns)

 <State 58>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', ../src/ban_s3.cpp:32) [69]  (2.78 ns)
	'and' operation ('and_ln32', ../src/ban_s3.cpp:32) [70]  (0.287 ns)
	multiplexor before 'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43', ../src/ban_s3.cpp:43) [100]  (0.525 ns)

 <State 59>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', ../src/ban_s3.cpp:35) [79]  (2.78 ns)
	'and' operation ('and_ln35', ../src/ban_s3.cpp:35) [80]  (0.287 ns)

 <State 60>: 4.04ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', ../src/ban_s3.cpp:43) [92]  (2.78 ns)
	'and' operation ('and_ln43', ../src/ban_s3.cpp:43) [93]  (0.287 ns)
	'select' operation ('select_ln43', ../src/ban_s3.cpp:43) [95]  (0.449 ns)
	multiplexor before 'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43', ../src/ban_s3.cpp:43) [100]  (0.525 ns)
	'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43', ../src/ban_s3.cpp:43) [100]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
