// Seed: 4291855749
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
  assign id_0 = -1'h0 ? id_1 : 1'h0;
  logic id_3 = !id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd72,
    parameter id_10 = 32'd36
) (
    input wire id_0,
    input wire _id_1,
    input tri id_2,
    input supply0 id_3
    , id_23,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri _id_10,
    output wand id_11,
    output supply0 id_12,
    input wand id_13,
    output supply1 id_14,
    output wor id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    input wor id_19,
    input uwire id_20,
    output uwire id_21
);
  wire [id_1  !=?  -1 'b0 : id_10] id_24;
  module_0 modCall_1 (
      id_21,
      id_18
  );
  assign modCall_1.id_0 = 0;
endmodule
