
charIOT-Key-C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000858  0800c548  0800c548  0001c548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cda0  0800cda0  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800cda0  0800cda0  0001cda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cda8  0800cda8  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cda8  0800cda8  0001cda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cdac  0800cdac  0001cdac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800cdb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a64  200000ac  0800ce5c  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b10  0800ce5c  00020b10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   000654c9  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059f2  00000000  00000000  000855a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000045d8  00000000  00000000  0008af98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00004350  00000000  00000000  0008f570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005aeb  00000000  00000000  000938c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000307d9  00000000  00000000  000993ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104936  00000000  00000000  000c9b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ce4ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00013e50  00000000  00000000  001ce50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c52c 	.word	0x0800c52c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	0800c52c 	.word	0x0800c52c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	7c1b      	ldrb	r3, [r3, #16]
 8000f5a:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000f62:	461a      	mov	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	fb02 f303 	mul.w	r3, r2, r3
 8000f6a:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	00db      	lsls	r3, r3, #3
 8000f70:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f008 ff40 	bl	8009e00 <memset>
}
 8000f80:	bf00      	nop
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
 8000f94:	4613      	mov	r3, r2
 8000f96:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	7c1b      	ldrb	r3, [r3, #16]
 8000f9e:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fa8:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	89ba      	ldrh	r2, [r7, #12]
 8000fb0:	fb12 f303 	smulbb	r3, r2, r3
 8000fb4:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8000fb6:	89bb      	ldrh	r3, [r7, #12]
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8000fbc:	89bb      	ldrh	r3, [r7, #12]
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8000fc4:	7bf9      	ldrb	r1, [r7, #15]
 8000fc6:	78ba      	ldrb	r2, [r7, #2]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	2100      	movs	r1, #0
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f001 fc96 	bl	8002902 <u8x8_DrawTile>
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b084      	sub	sp, #16
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000ff0:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000ff8:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	7c5b      	ldrb	r3, [r3, #17]
 8001000:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001002:	7bba      	ldrb	r2, [r7, #14]
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	4619      	mov	r1, r3
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ffbd 	bl	8000f88 <u8g2_send_tile_row>
    src_row++;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	3301      	adds	r3, #1
 8001012:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001014:	7bbb      	ldrb	r3, [r7, #14]
 8001016:	3301      	adds	r3, #1
 8001018:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800101a:	7bfa      	ldrb	r2, [r7, #15]
 800101c:	7b7b      	ldrb	r3, [r7, #13]
 800101e:	429a      	cmp	r2, r3
 8001020:	d203      	bcs.n	800102a <u8g2_send_buffer+0x4c>
 8001022:	7bba      	ldrb	r2, [r7, #14]
 8001024:	7b3b      	ldrb	r3, [r7, #12]
 8001026:	429a      	cmp	r2, r3
 8001028:	d3eb      	bcc.n	8001002 <u8g2_send_buffer+0x24>
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffcf 	bl	8000fde <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f001 fcaf 	bl	80029a4 <u8x8_RefreshDisplay>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
 8001056:	460b      	mov	r3, r1
 8001058:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	4798      	blx	r3
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b082      	sub	sp, #8
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800108c:	2b00      	cmp	r3, #0
 800108e:	d002      	beq.n	8001096 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff5b 	bl	8000f4c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001096:	2100      	movs	r1, #0
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ffd8 	bl	800104e <u8g2_SetBufferCurrTileRow>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ff95 	bl	8000fde <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010ba:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	4413      	add	r3, r2
 80010c6:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	7c5b      	ldrb	r3, [r3, #17]
 80010ce:	7bfa      	ldrb	r2, [r7, #15]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d304      	bcc.n	80010de <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f001 fc65 	bl	80029a4 <u8x8_RefreshDisplay>
    return 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	e00d      	b.n	80010fa <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff ff2f 	bl	8000f4c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	4619      	mov	r1, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ffab 	bl	800104e <u8g2_SetBufferCurrTileRow>
  return 1;
 80010f8:	2301      	movs	r3, #1
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ffb7 	bl	800107e <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff ffc8 	bl	80010a6 <u8g2_NextPage>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1f9      	bne.n	8001110 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800111c:	2100      	movs	r1, #0
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ff95 	bl	800104e <u8g2_SetBufferCurrTileRow>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <u8g2_m_16_4_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_4_f(uint8_t *page_cnt)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 4;
  return 0;
  #else
  static uint8_t buf[512];
  *page_cnt = 4;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2204      	movs	r2, #4
 8001138:	701a      	strb	r2, [r3, #0]
  return buf;
 800113a:	4b03      	ldr	r3, [pc, #12]	; (8001148 <u8g2_m_16_4_f+0x1c>)
  #endif
}
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	200000c8 	.word	0x200000c8

0800114c <u8g2_Setup_ssd1305_i2c_128x32_noname_f>:
  buf = u8g2_m_16_4_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1305 f */
void u8g2_Setup_ssd1305_i2c_128x32_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af02      	add	r7, sp, #8
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1305_128x32_noname, u8x8_cad_ssd13xx_i2c, byte_cb, gpio_and_delay_cb);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x44>)
 8001162:	490c      	ldr	r1, [pc, #48]	; (8001194 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x48>)
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f001 fc7d 	bl	8002a64 <u8x8_Setup>
  buf = u8g2_m_16_4_f(&tile_buf_height);
 800116a:	f107 0313 	add.w	r3, r7, #19
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ffdc 	bl	800112c <u8g2_m_16_4_f>
 8001174:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001176:	7cfa      	ldrb	r2, [r7, #19]
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x4c>)
 800117e:	6979      	ldr	r1, [r7, #20]
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f000 ffc4 	bl	800210e <u8g2_SetupBuffer>
}
 8001186:	bf00      	nop
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	080025f9 	.word	0x080025f9
 8001194:	080027b9 	.word	0x080027b9
 8001198:	08001f91 	.word	0x08001f91

0800119c <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	781b      	ldrb	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	81fb      	strh	r3, [r7, #14]
    font++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3301      	adds	r3, #1
 80011de:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80011e0:	89fb      	ldrh	r3, [r7, #14]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	89fb      	ldrh	r3, [r7, #14]
 80011ee:	4413      	add	r3, r2
 80011f0:	81fb      	strh	r3, [r7, #14]
    return pos;
 80011f2:	89fb      	ldrh	r3, [r7, #14]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800120a:	2100      	movs	r1, #0
 800120c:	6838      	ldr	r0, [r7, #0]
 800120e:	f7ff ffc5 	bl	800119c <u8g2_font_get_byte>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800121a:	2101      	movs	r1, #1
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f7ff ffbd 	bl	800119c <u8g2_font_get_byte>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800122a:	2102      	movs	r1, #2
 800122c:	6838      	ldr	r0, [r7, #0]
 800122e:	f7ff ffb5 	bl	800119c <u8g2_font_get_byte>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800123a:	2103      	movs	r1, #3
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	f7ff ffad 	bl	800119c <u8g2_font_get_byte>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800124a:	2104      	movs	r1, #4
 800124c:	6838      	ldr	r0, [r7, #0]
 800124e:	f7ff ffa5 	bl	800119c <u8g2_font_get_byte>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800125a:	2105      	movs	r1, #5
 800125c:	6838      	ldr	r0, [r7, #0]
 800125e:	f7ff ff9d 	bl	800119c <u8g2_font_get_byte>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800126a:	2106      	movs	r1, #6
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f7ff ff95 	bl	800119c <u8g2_font_get_byte>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800127a:	2107      	movs	r1, #7
 800127c:	6838      	ldr	r0, [r7, #0]
 800127e:	f7ff ff8d 	bl	800119c <u8g2_font_get_byte>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800128a:	2108      	movs	r1, #8
 800128c:	6838      	ldr	r0, [r7, #0]
 800128e:	f7ff ff85 	bl	800119c <u8g2_font_get_byte>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800129a:	2109      	movs	r1, #9
 800129c:	6838      	ldr	r0, [r7, #0]
 800129e:	f7ff ff7d 	bl	800119c <u8g2_font_get_byte>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b25a      	sxtb	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80012aa:	210a      	movs	r1, #10
 80012ac:	6838      	ldr	r0, [r7, #0]
 80012ae:	f7ff ff75 	bl	800119c <u8g2_font_get_byte>
 80012b2:	4603      	mov	r3, r0
 80012b4:	b25a      	sxtb	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80012ba:	210b      	movs	r1, #11
 80012bc:	6838      	ldr	r0, [r7, #0]
 80012be:	f7ff ff6d 	bl	800119c <u8g2_font_get_byte>
 80012c2:	4603      	mov	r3, r0
 80012c4:	b25a      	sxtb	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80012ca:	210c      	movs	r1, #12
 80012cc:	6838      	ldr	r0, [r7, #0]
 80012ce:	f7ff ff65 	bl	800119c <u8g2_font_get_byte>
 80012d2:	4603      	mov	r3, r0
 80012d4:	b25a      	sxtb	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80012da:	210d      	movs	r1, #13
 80012dc:	6838      	ldr	r0, [r7, #0]
 80012de:	f7ff ff5d 	bl	800119c <u8g2_font_get_byte>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b25a      	sxtb	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80012ea:	210e      	movs	r1, #14
 80012ec:	6838      	ldr	r0, [r7, #0]
 80012ee:	f7ff ff55 	bl	800119c <u8g2_font_get_byte>
 80012f2:	4603      	mov	r3, r0
 80012f4:	b25a      	sxtb	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80012fa:	210f      	movs	r1, #15
 80012fc:	6838      	ldr	r0, [r7, #0]
 80012fe:	f7ff ff4d 	bl	800119c <u8g2_font_get_byte>
 8001302:	4603      	mov	r3, r0
 8001304:	b25a      	sxtb	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800130a:	2110      	movs	r1, #16
 800130c:	6838      	ldr	r0, [r7, #0]
 800130e:	f7ff ff45 	bl	800119c <u8g2_font_get_byte>
 8001312:	4603      	mov	r3, r0
 8001314:	b25a      	sxtb	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800131a:	2111      	movs	r1, #17
 800131c:	6838      	ldr	r0, [r7, #0]
 800131e:	f7ff ff4f 	bl	80011c0 <u8g2_font_get_word>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800132a:	2113      	movs	r1, #19
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f7ff ff47 	bl	80011c0 <u8g2_font_get_word>
 8001332:	4603      	mov	r3, r0
 8001334:	461a      	mov	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800133a:	2115      	movs	r1, #21
 800133c:	6838      	ldr	r0, [r7, #0]
 800133e:	f7ff ff3f 	bl	80011c0 <u8g2_font_get_word>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	82da      	strh	r2, [r3, #22]
#endif
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001352:	b480      	push	{r7}
 8001354:	b085      	sub	sp, #20
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	460b      	mov	r3, r1
 800135c:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	7b1b      	ldrb	r3, [r3, #12]
 8001362:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 800136c:	7bfa      	ldrb	r2, [r7, #15]
 800136e:	7b7b      	ldrb	r3, [r7, #13]
 8001370:	fa42 f303 	asr.w	r3, r2, r3
 8001374:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8001376:	7b7b      	ldrb	r3, [r7, #13]
 8001378:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800137a:	7bba      	ldrb	r2, [r7, #14]
 800137c:	78fb      	ldrb	r3, [r7, #3]
 800137e:	4413      	add	r3, r2
 8001380:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001382:	7bbb      	ldrb	r3, [r7, #14]
 8001384:	2b07      	cmp	r3, #7
 8001386:	d91a      	bls.n	80013be <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001388:	2308      	movs	r3, #8
 800138a:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 800138c:	7b3a      	ldrb	r2, [r7, #12]
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	7b3b      	ldrb	r3, [r7, #12]
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	b25a      	sxtb	r2, r3
 80013ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b25b      	sxtb	r3, r3
 80013b6:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80013b8:	7bbb      	ldrb	r3, [r7, #14]
 80013ba:	3b08      	subs	r3, #8
 80013bc:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80013be:	78fb      	ldrb	r3, [r7, #3]
 80013c0:	f04f 32ff 	mov.w	r2, #4294967295
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	43db      	mvns	r3, r3
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	4013      	ands	r3, r2
 80013d2:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	7bba      	ldrb	r2, [r7, #14]
 80013d8:	731a      	strb	r2, [r3, #12]
  return val;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	4619      	mov	r1, r3
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ffaa 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 80013fe:	4603      	mov	r3, r0
 8001400:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001402:	2301      	movs	r3, #1
 8001404:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8001406:	78fb      	ldrb	r3, [r7, #3]
 8001408:	3b01      	subs	r3, #1
 800140a:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 800140c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001418:	7bfa      	ldrb	r2, [r7, #15]
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	b2db      	uxtb	r3, r3
 8001420:	73fb      	strb	r3, [r7, #15]
  return v;
 8001422:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800142e:	b490      	push	{r4, r7}
 8001430:	b082      	sub	sp, #8
 8001432:	af00      	add	r7, sp, #0
 8001434:	4604      	mov	r4, r0
 8001436:	4608      	mov	r0, r1
 8001438:	4611      	mov	r1, r2
 800143a:	461a      	mov	r2, r3
 800143c:	4623      	mov	r3, r4
 800143e:	80fb      	strh	r3, [r7, #6]
 8001440:	4603      	mov	r3, r0
 8001442:	717b      	strb	r3, [r7, #5]
 8001444:	460b      	mov	r3, r1
 8001446:	713b      	strb	r3, [r7, #4]
 8001448:	4613      	mov	r3, r2
 800144a:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	2b02      	cmp	r3, #2
 8001450:	d014      	beq.n	800147c <u8g2_add_vector_y+0x4e>
 8001452:	2b02      	cmp	r3, #2
 8001454:	dc19      	bgt.n	800148a <u8g2_add_vector_y+0x5c>
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <u8g2_add_vector_y+0x32>
 800145a:	2b01      	cmp	r3, #1
 800145c:	d007      	beq.n	800146e <u8g2_add_vector_y+0x40>
 800145e:	e014      	b.n	800148a <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8001460:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001464:	b29a      	uxth	r2, r3
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	4413      	add	r3, r2
 800146a:	80fb      	strh	r3, [r7, #6]
      break;
 800146c:	e014      	b.n	8001498 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 800146e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001472:	b29a      	uxth	r2, r3
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	4413      	add	r3, r2
 8001478:	80fb      	strh	r3, [r7, #6]
      break;
 800147a:	e00d      	b.n	8001498 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 800147c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001480:	b29b      	uxth	r3, r3
 8001482:	88fa      	ldrh	r2, [r7, #6]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	80fb      	strh	r3, [r7, #6]
      break;
 8001488:	e006      	b.n	8001498 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800148a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800148e:	b29b      	uxth	r3, r3
 8001490:	88fa      	ldrh	r2, [r7, #6]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	80fb      	strh	r3, [r7, #6]
      break;      
 8001496:	bf00      	nop
  }
  return dy;
 8001498:	88fb      	ldrh	r3, [r7, #6]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc90      	pop	{r4, r7}
 80014a2:	4770      	bx	lr

080014a4 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80014a4:	b490      	push	{r4, r7}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4604      	mov	r4, r0
 80014ac:	4608      	mov	r0, r1
 80014ae:	4611      	mov	r1, r2
 80014b0:	461a      	mov	r2, r3
 80014b2:	4623      	mov	r3, r4
 80014b4:	80fb      	strh	r3, [r7, #6]
 80014b6:	4603      	mov	r3, r0
 80014b8:	717b      	strb	r3, [r7, #5]
 80014ba:	460b      	mov	r3, r1
 80014bc:	713b      	strb	r3, [r7, #4]
 80014be:	4613      	mov	r3, r2
 80014c0:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80014c2:	78fb      	ldrb	r3, [r7, #3]
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d014      	beq.n	80014f2 <u8g2_add_vector_x+0x4e>
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	dc19      	bgt.n	8001500 <u8g2_add_vector_x+0x5c>
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <u8g2_add_vector_x+0x32>
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d007      	beq.n	80014e4 <u8g2_add_vector_x+0x40>
 80014d4:	e014      	b.n	8001500 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80014d6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014da:	b29a      	uxth	r2, r3
 80014dc:	88fb      	ldrh	r3, [r7, #6]
 80014de:	4413      	add	r3, r2
 80014e0:	80fb      	strh	r3, [r7, #6]
      break;
 80014e2:	e014      	b.n	800150e <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80014e4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	88fa      	ldrh	r2, [r7, #6]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	80fb      	strh	r3, [r7, #6]
      break;
 80014f0:	e00d      	b.n	800150e <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80014f2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	88fa      	ldrh	r2, [r7, #6]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	80fb      	strh	r3, [r7, #6]
      break;
 80014fe:	e006      	b.n	800150e <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001500:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001504:	b29a      	uxth	r2, r3
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	4413      	add	r3, r2
 800150a:	80fb      	strh	r3, [r7, #6]
      break;      
 800150c:	bf00      	nop
  }
  return dx;
 800150e:	88fb      	ldrh	r3, [r7, #6]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bc90      	pop	{r4, r7}
 8001518:	4770      	bx	lr

0800151a <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b088      	sub	sp, #32
 800151e:	af02      	add	r7, sp, #8
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	70fb      	strb	r3, [r7, #3]
 8001526:	4613      	mov	r3, r2
 8001528:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3360      	adds	r3, #96	; 0x60
 800152e:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800153a:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001542:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800154a:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	7d7b      	ldrb	r3, [r7, #21]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001558:	7dfa      	ldrb	r2, [r7, #23]
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	429a      	cmp	r2, r3
 800155e:	d201      	bcs.n	8001564 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	889b      	ldrh	r3, [r3, #4]
 8001568:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	88db      	ldrh	r3, [r3, #6]
 800156e:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8001570:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001574:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	7c1b      	ldrb	r3, [r3, #16]
 800157c:	89b8      	ldrh	r0, [r7, #12]
 800157e:	f7ff ff91 	bl	80014a4 <u8g2_add_vector_x>
 8001582:	4603      	mov	r3, r0
 8001584:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8001586:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800158a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	7c1b      	ldrb	r3, [r3, #16]
 8001592:	8978      	ldrh	r0, [r7, #10]
 8001594:	f7ff ff4b 	bl	800142e <u8g2_add_vector_y>
 8001598:	4603      	mov	r3, r0
 800159a:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 800159c:	78bb      	ldrb	r3, [r7, #2]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d010      	beq.n	80015c4 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	7b9a      	ldrb	r2, [r3, #14]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 80015ac:	7dbb      	ldrb	r3, [r7, #22]
 80015ae:	b298      	uxth	r0, r3
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	7c1b      	ldrb	r3, [r3, #16]
 80015b4:	897a      	ldrh	r2, [r7, #10]
 80015b6:	89b9      	ldrh	r1, [r7, #12]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	4603      	mov	r3, r0
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 fbfe 	bl	8001dbe <u8g2_DrawHVLine>
 80015c2:	e013      	b.n	80015ec <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	7b5b      	ldrb	r3, [r3, #13]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	7bda      	ldrb	r2, [r3, #15]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 80015d6:	7dbb      	ldrb	r3, [r7, #22]
 80015d8:	b298      	uxth	r0, r3
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	7c1b      	ldrb	r3, [r3, #16]
 80015de:	897a      	ldrh	r2, [r7, #10]
 80015e0:	89b9      	ldrh	r1, [r7, #12]
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	4603      	mov	r3, r0
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 fbe9 	bl	8001dbe <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80015ec:	7dfa      	ldrb	r2, [r7, #23]
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d309      	bcc.n	8001608 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80015f4:	7dfa      	ldrb	r2, [r7, #23]
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	757b      	strb	r3, [r7, #21]
    ly++;
 8001600:	7d3b      	ldrb	r3, [r7, #20]
 8001602:	3301      	adds	r3, #1
 8001604:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001606:	e79d      	b.n	8001544 <u8g2_font_decode_len+0x2a>
      break;
 8001608:	bf00      	nop
  }
  lx += cnt;
 800160a:	7d7a      	ldrb	r2, [r7, #21]
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	4413      	add	r3, r2
 8001610:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001612:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800161a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	725a      	strb	r2, [r3, #9]
}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b084      	sub	sp, #16
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3360      	adds	r3, #96	; 0x60
 8001638:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2200      	movs	r2, #0
 8001644:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 800164c:	4619      	mov	r1, r3
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f7ff fe7f 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 8001654:	4603      	mov	r3, r0
 8001656:	b25a      	sxtb	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8001662:	4619      	mov	r1, r3
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f7ff fe74 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 800166a:	4603      	mov	r3, r0
 800166c:	b25a      	sxtb	r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	7b9b      	ldrb	r3, [r3, #14]
 8001680:	2b00      	cmp	r3, #0
 8001682:	bf0c      	ite	eq
 8001684:	2301      	moveq	r3, #1
 8001686:	2300      	movne	r3, #0
 8001688:	b2db      	uxtb	r3, r3
 800168a:	461a      	mov	r2, r3
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	73da      	strb	r2, [r3, #15]
}
 8001690:	bf00      	nop
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af02      	add	r7, sp, #8
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	3360      	adds	r3, #96	; 0x60
 80016a6:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80016a8:	6839      	ldr	r1, [r7, #0]
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ffbd 	bl	800162a <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80016b6:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 80016be:	4619      	mov	r1, r3
 80016c0:	6978      	ldr	r0, [r7, #20]
 80016c2:	f7ff fe91 	bl	80013e8 <u8g2_font_decode_get_signed_bits>
 80016c6:	4603      	mov	r3, r0
 80016c8:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 80016d0:	4619      	mov	r1, r3
 80016d2:	6978      	ldr	r0, [r7, #20]
 80016d4:	f7ff fe88 	bl	80013e8 <u8g2_font_decode_get_signed_bits>
 80016d8:	4603      	mov	r3, r0
 80016da:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80016e2:	4619      	mov	r1, r3
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	f7ff fe7f 	bl	80013e8 <u8g2_font_decode_get_signed_bits>
 80016ea:	4603      	mov	r3, r0
 80016ec:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f340 80d7 	ble.w	80018a8 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	8898      	ldrh	r0, [r3, #4]
 80016fe:	7cfa      	ldrb	r2, [r7, #19]
 8001700:	7c7b      	ldrb	r3, [r7, #17]
 8001702:	4413      	add	r3, r2
 8001704:	b2db      	uxtb	r3, r3
 8001706:	425b      	negs	r3, r3
 8001708:	b2db      	uxtb	r3, r3
 800170a:	b25a      	sxtb	r2, r3
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	7c1b      	ldrb	r3, [r3, #16]
 8001710:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001714:	f7ff fec6 	bl	80014a4 <u8g2_add_vector_x>
 8001718:	4603      	mov	r3, r0
 800171a:	461a      	mov	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	88d8      	ldrh	r0, [r3, #6]
 8001724:	7cfa      	ldrb	r2, [r7, #19]
 8001726:	7c7b      	ldrb	r3, [r7, #17]
 8001728:	4413      	add	r3, r2
 800172a:	b2db      	uxtb	r3, r3
 800172c:	425b      	negs	r3, r3
 800172e:	b2db      	uxtb	r3, r3
 8001730:	b25a      	sxtb	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	7c1b      	ldrb	r3, [r3, #16]
 8001736:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800173a:	f7ff fe78 	bl	800142e <u8g2_add_vector_y>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	889b      	ldrh	r3, [r3, #4]
 800174a:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	88db      	ldrh	r3, [r3, #6]
 8001750:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001752:	8bfb      	ldrh	r3, [r7, #30]
 8001754:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001756:	8b7b      	ldrh	r3, [r7, #26]
 8001758:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	7c1b      	ldrb	r3, [r3, #16]
 800175e:	2b03      	cmp	r3, #3
 8001760:	d85a      	bhi.n	8001818 <u8g2_font_decode_glyph+0x180>
 8001762:	a201      	add	r2, pc, #4	; (adr r2, 8001768 <u8g2_font_decode_glyph+0xd0>)
 8001764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001768:	08001779 	.word	0x08001779
 800176c:	08001795 	.word	0x08001795
 8001770:	080017bd 	.word	0x080017bd
 8001774:	080017f1 	.word	0x080017f1
      {
	case 0:
	    x1 += decode->glyph_width;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800177e:	b29a      	uxth	r2, r3
 8001780:	8bbb      	ldrh	r3, [r7, #28]
 8001782:	4413      	add	r3, r2
 8001784:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8001786:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800178a:	b29a      	uxth	r2, r3
 800178c:	8b3b      	ldrh	r3, [r7, #24]
 800178e:	4413      	add	r3, r2
 8001790:	833b      	strh	r3, [r7, #24]
	    break;
 8001792:	e041      	b.n	8001818 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001794:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001798:	b29b      	uxth	r3, r3
 800179a:	8bfa      	ldrh	r2, [r7, #30]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017a0:	8bfb      	ldrh	r3, [r7, #30]
 80017a2:	3301      	adds	r3, #1
 80017a4:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80017a6:	8bbb      	ldrh	r3, [r7, #28]
 80017a8:	3301      	adds	r3, #1
 80017aa:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	8b3b      	ldrh	r3, [r7, #24]
 80017b6:	4413      	add	r3, r2
 80017b8:	833b      	strh	r3, [r7, #24]
	    break;
 80017ba:	e02d      	b.n	8001818 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	8bfa      	ldrh	r2, [r7, #30]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017ca:	8bfb      	ldrh	r3, [r7, #30]
 80017cc:	3301      	adds	r3, #1
 80017ce:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80017d0:	8bbb      	ldrh	r3, [r7, #28]
 80017d2:	3301      	adds	r3, #1
 80017d4:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80017d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	8b7a      	ldrh	r2, [r7, #26]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017e2:	8b7b      	ldrh	r3, [r7, #26]
 80017e4:	3301      	adds	r3, #1
 80017e6:	837b      	strh	r3, [r7, #26]
	    y1++;
 80017e8:	8b3b      	ldrh	r3, [r7, #24]
 80017ea:	3301      	adds	r3, #1
 80017ec:	833b      	strh	r3, [r7, #24]
	    break;	  
 80017ee:	e013      	b.n	8001818 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80017f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	8bbb      	ldrh	r3, [r7, #28]
 80017f8:	4413      	add	r3, r2
 80017fa:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001802:	b29b      	uxth	r3, r3
 8001804:	8b7a      	ldrh	r2, [r7, #26]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800180a:	8b7b      	ldrh	r3, [r7, #26]
 800180c:	3301      	adds	r3, #1
 800180e:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001810:	8b3b      	ldrh	r3, [r7, #24]
 8001812:	3301      	adds	r3, #1
 8001814:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001816:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001818:	8bb8      	ldrh	r0, [r7, #28]
 800181a:	8b7a      	ldrh	r2, [r7, #26]
 800181c:	8bf9      	ldrh	r1, [r7, #30]
 800181e:	8b3b      	ldrh	r3, [r7, #24]
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	4603      	mov	r3, r0
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f000 fb88 	bl	8001f3a <u8g2_IsIntersection>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d102      	bne.n	8001836 <u8g2_font_decode_glyph+0x19e>
	return d;
 8001830:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001834:	e03a      	b.n	80018ac <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2200      	movs	r2, #0
 800183a:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2200      	movs	r2, #0
 8001840:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001848:	4619      	mov	r1, r3
 800184a:	6978      	ldr	r0, [r7, #20]
 800184c:	f7ff fd81 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 8001850:	4603      	mov	r3, r0
 8001852:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 800185a:	4619      	mov	r1, r3
 800185c:	6978      	ldr	r0, [r7, #20]
 800185e:	f7ff fd78 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 8001862:	4603      	mov	r3, r0
 8001864:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	2200      	movs	r2, #0
 800186a:	4619      	mov	r1, r3
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff fe54 	bl	800151a <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8001872:	7bbb      	ldrb	r3, [r7, #14]
 8001874:	2201      	movs	r2, #1
 8001876:	4619      	mov	r1, r3
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fe4e 	bl	800151a <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 800187e:	2101      	movs	r1, #1
 8001880:	6978      	ldr	r0, [r7, #20]
 8001882:	f7ff fd66 	bl	8001352 <u8g2_font_decode_get_unsigned_bits>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1ec      	bne.n	8001866 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001892:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001896:	429a      	cmp	r2, r3
 8001898:	dd00      	ble.n	800189c <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800189a:	e7d2      	b.n	8001842 <u8g2_font_decode_glyph+0x1aa>
	break;
 800189c:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	7b9a      	ldrb	r2, [r3, #14]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 80018a8:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3720      	adds	r7, #32
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c4:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	3317      	adds	r3, #23
 80018ca:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80018cc:	887b      	ldrh	r3, [r7, #2]
 80018ce:	2bff      	cmp	r3, #255	; 0xff
 80018d0:	d82a      	bhi.n	8001928 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	2b60      	cmp	r3, #96	; 0x60
 80018d6:	d907      	bls.n	80018e8 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80018de:	461a      	mov	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	4413      	add	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	e009      	b.n	80018fc <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	2b40      	cmp	r3, #64	; 0x40
 80018ec:	d906      	bls.n	80018fc <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80018f4:	461a      	mov	r2, r3
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	4413      	add	r3, r2
 80018fa:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	3301      	adds	r3, #1
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d04e      	beq.n	80019a4 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b29b      	uxth	r3, r3
 800190c:	887a      	ldrh	r2, [r7, #2]
 800190e:	429a      	cmp	r2, r3
 8001910:	d102      	bne.n	8001918 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	3302      	adds	r3, #2
 8001916:	e049      	b.n	80019ac <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4413      	add	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001926:	e7e9      	b.n	80018fc <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800192e:	461a      	mov	r2, r3
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	4413      	add	r3, r2
 8001934:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800193a:	2100      	movs	r1, #0
 800193c:	6938      	ldr	r0, [r7, #16]
 800193e:	f7ff fc3f 	bl	80011c0 <u8g2_font_get_word>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	4413      	add	r3, r2
 800194a:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 800194c:	2102      	movs	r1, #2
 800194e:	6938      	ldr	r0, [r7, #16]
 8001950:	f7ff fc36 	bl	80011c0 <u8g2_font_get_word>
 8001954:	4603      	mov	r3, r0
 8001956:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	3304      	adds	r3, #4
 800195c:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800195e:	89fa      	ldrh	r2, [r7, #14]
 8001960:	887b      	ldrh	r3, [r7, #2]
 8001962:	429a      	cmp	r2, r3
 8001964:	d3e9      	bcc.n	800193a <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 800196c:	89fb      	ldrh	r3, [r7, #14]
 800196e:	021b      	lsls	r3, r3, #8
 8001970:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	3301      	adds	r3, #1
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	b29a      	uxth	r2, r3
 800197a:	89fb      	ldrh	r3, [r7, #14]
 800197c:	4313      	orrs	r3, r2
 800197e:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001980:	89fb      	ldrh	r3, [r7, #14]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d010      	beq.n	80019a8 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001986:	89fa      	ldrh	r2, [r7, #14]
 8001988:	887b      	ldrh	r3, [r7, #2]
 800198a:	429a      	cmp	r2, r3
 800198c:	d102      	bne.n	8001994 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	3303      	adds	r3, #3
 8001992:	e00b      	b.n	80019ac <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	3302      	adds	r3, #2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	4413      	add	r3, r2
 80019a0:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80019a2:	e7e0      	b.n	8001966 <u8g2_font_get_glyph_data+0xb2>
	break;
 80019a4:	bf00      	nop
 80019a6:	e000      	b.n	80019aa <u8g2_font_get_glyph_data+0xf6>
	break;
 80019a8:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	4608      	mov	r0, r1
 80019be:	4611      	mov	r1, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4603      	mov	r3, r0
 80019c4:	817b      	strh	r3, [r7, #10]
 80019c6:	460b      	mov	r3, r1
 80019c8:	813b      	strh	r3, [r7, #8]
 80019ca:	4613      	mov	r3, r2
 80019cc:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	897a      	ldrh	r2, [r7, #10]
 80019d6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	893a      	ldrh	r2, [r7, #8]
 80019de:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	4619      	mov	r1, r3
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	f7ff ff64 	bl	80018b4 <u8g2_font_get_glyph_data>
 80019ec:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80019f4:	6939      	ldr	r1, [r7, #16]
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f7ff fe4e 	bl	8001698 <u8g2_font_decode_glyph>
 80019fc:	4603      	mov	r3, r0
 80019fe:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001a00:	8afb      	ldrh	r3, [r7, #22]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3718      	adds	r7, #24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
	...

08001a0c <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	4608      	mov	r0, r1
 8001a16:	4611      	mov	r1, r2
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	817b      	strh	r3, [r7, #10]
 8001a1e:	460b      	mov	r3, r1
 8001a20:	813b      	strh	r3, [r7, #8]
 8001a22:	4613      	mov	r3, r2
 8001a24:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001a2c:	2b03      	cmp	r3, #3
 8001a2e:	d833      	bhi.n	8001a98 <u8g2_DrawGlyph+0x8c>
 8001a30:	a201      	add	r2, pc, #4	; (adr r2, 8001a38 <u8g2_DrawGlyph+0x2c>)
 8001a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a36:	bf00      	nop
 8001a38:	08001a49 	.word	0x08001a49
 8001a3c:	08001a5d 	.word	0x08001a5d
 8001a40:	08001a71 	.word	0x08001a71
 8001a44:	08001a85 	.word	0x08001a85
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a4c:	68f8      	ldr	r0, [r7, #12]
 8001a4e:	4798      	blx	r3
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	893b      	ldrh	r3, [r7, #8]
 8001a56:	4413      	add	r3, r2
 8001a58:	813b      	strh	r3, [r7, #8]
      break;
 8001a5a:	e01d      	b.n	8001a98 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	4798      	blx	r3
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	897b      	ldrh	r3, [r7, #10]
 8001a6a:	1a9b      	subs	r3, r3, r2
 8001a6c:	817b      	strh	r3, [r7, #10]
      break;
 8001a6e:	e013      	b.n	8001a98 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a74:	68f8      	ldr	r0, [r7, #12]
 8001a76:	4798      	blx	r3
 8001a78:	4603      	mov	r3, r0
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	893b      	ldrh	r3, [r7, #8]
 8001a7e:	1a9b      	subs	r3, r3, r2
 8001a80:	813b      	strh	r3, [r7, #8]
      break;
 8001a82:	e009      	b.n	8001a98 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	4798      	blx	r3
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	897b      	ldrh	r3, [r7, #10]
 8001a92:	4413      	add	r3, r2
 8001a94:	817b      	strh	r3, [r7, #10]
      break;
 8001a96:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001a98:	88fb      	ldrh	r3, [r7, #6]
 8001a9a:	893a      	ldrh	r2, [r7, #8]
 8001a9c:	8979      	ldrh	r1, [r7, #10]
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f7ff ff88 	bl	80019b4 <u8g2_font_draw_glyph>
 8001aa4:	4603      	mov	r3, r0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop

08001ab0 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	817b      	strh	r3, [r7, #10]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f000 fc6a 	bl	800239c <u8x8_utf8_init>
  sum = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	7812      	ldrb	r2, [r2, #0]
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	4798      	blx	r3
 8001ada:	4603      	mov	r3, r0
 8001adc:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001ade:	8abb      	ldrh	r3, [r7, #20]
 8001ae0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d038      	beq.n	8001b5a <u8g2_draw_string+0xaa>
      break;
    str++;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3301      	adds	r3, #1
 8001aec:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001aee:	8abb      	ldrh	r3, [r7, #20]
 8001af0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d0e9      	beq.n	8001acc <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001af8:	8abb      	ldrh	r3, [r7, #20]
 8001afa:	893a      	ldrh	r2, [r7, #8]
 8001afc:	8979      	ldrh	r1, [r7, #10]
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	f7ff ff84 	bl	8001a0c <u8g2_DrawGlyph>
 8001b04:	4603      	mov	r3, r0
 8001b06:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001b0e:	2b03      	cmp	r3, #3
 8001b10:	d81e      	bhi.n	8001b50 <u8g2_draw_string+0xa0>
 8001b12:	a201      	add	r2, pc, #4	; (adr r2, 8001b18 <u8g2_draw_string+0x68>)
 8001b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b18:	08001b29 	.word	0x08001b29
 8001b1c:	08001b33 	.word	0x08001b33
 8001b20:	08001b3d 	.word	0x08001b3d
 8001b24:	08001b47 	.word	0x08001b47
      {
	case 0:
	  x += delta;
 8001b28:	897a      	ldrh	r2, [r7, #10]
 8001b2a:	8a7b      	ldrh	r3, [r7, #18]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	817b      	strh	r3, [r7, #10]
	  break;
 8001b30:	e00e      	b.n	8001b50 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001b32:	893a      	ldrh	r2, [r7, #8]
 8001b34:	8a7b      	ldrh	r3, [r7, #18]
 8001b36:	4413      	add	r3, r2
 8001b38:	813b      	strh	r3, [r7, #8]
	  break;
 8001b3a:	e009      	b.n	8001b50 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001b3c:	897a      	ldrh	r2, [r7, #10]
 8001b3e:	8a7b      	ldrh	r3, [r7, #18]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	817b      	strh	r3, [r7, #10]
	  break;
 8001b44:	e004      	b.n	8001b50 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001b46:	893a      	ldrh	r2, [r7, #8]
 8001b48:	8a7b      	ldrh	r3, [r7, #18]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	813b      	strh	r3, [r7, #8]
	  break;
 8001b4e:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001b50:	8afa      	ldrh	r2, [r7, #22]
 8001b52:	8a7b      	ldrh	r3, [r7, #18]
 8001b54:	4413      	add	r3, r2
 8001b56:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001b58:	e7b8      	b.n	8001acc <u8g2_draw_string+0x1c>
      break;
 8001b5a:	bf00      	nop
    }
  }
  return sum;
 8001b5c:	8afb      	ldrh	r3, [r7, #22]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop

08001b68 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	460b      	mov	r3, r1
 8001b74:	817b      	strh	r3, [r7, #10]
 8001b76:	4613      	mov	r3, r2
 8001b78:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4a06      	ldr	r2, [pc, #24]	; (8001b98 <u8g2_DrawStr+0x30>)
 8001b7e:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001b80:	893a      	ldrh	r2, [r7, #8]
 8001b82:	8979      	ldrh	r1, [r7, #10]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f7ff ff92 	bl	8001ab0 <u8g2_draw_string>
 8001b8c:	4603      	mov	r3, r0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	080023b9 	.word	0x080023b9

08001b9c <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d05d      	beq.n	8001c68 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d04d      	beq.n	8001c6a <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d11c      	bne.n	8001c12 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8001be4:	429a      	cmp	r2, r3
 8001be6:	da05      	bge.n	8001bf4 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8001c00:	429a      	cmp	r2, r3
 8001c02:	dd32      	ble.n	8001c6a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001c10:	e02b      	b.n	8001c6a <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8001c18:	461a      	mov	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001c20:	4619      	mov	r1, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c28:	440b      	add	r3, r1
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	da0d      	bge.n	8001c4a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	4413      	add	r3, r2
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	b25a      	sxtb	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dd07      	ble.n	8001c6a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001c66:	e000      	b.n	8001c6a <u8g2_UpdateRefHeight+0xce>
    return;
 8001c68:	bf00      	nop
  }  
}
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  return 0;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <u8g2_SetFontPosBaseline+0x1c>)
 8001c98:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	08001c75 	.word	0x08001c75

08001cac <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d00b      	beq.n	8001cd8 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3374      	adds	r3, #116	; 0x74
 8001cca:	6839      	ldr	r1, [r7, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fa97 	bl	8001200 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ff62 	bl	8001b9c <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b087      	sub	sp, #28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	4611      	mov	r1, r2
 8001cec:	461a      	mov	r2, r3
 8001cee:	460b      	mov	r3, r1
 8001cf0:	80fb      	strh	r3, [r7, #6]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8001cfc:	8afb      	ldrh	r3, [r7, #22]
 8001cfe:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	881a      	ldrh	r2, [r3, #0]
 8001d04:	8abb      	ldrh	r3, [r7, #20]
 8001d06:	4413      	add	r3, r2
 8001d08:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8001d0a:	8afa      	ldrh	r2, [r7, #22]
 8001d0c:	8abb      	ldrh	r3, [r7, #20]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d90b      	bls.n	8001d2a <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8001d12:	8afa      	ldrh	r2, [r7, #22]
 8001d14:	88bb      	ldrh	r3, [r7, #4]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d205      	bcs.n	8001d26 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8001d1a:	88bb      	ldrh	r3, [r7, #4]
 8001d1c:	82bb      	strh	r3, [r7, #20]
      b--;
 8001d1e:	8abb      	ldrh	r3, [r7, #20]
 8001d20:	3b01      	subs	r3, #1
 8001d22:	82bb      	strh	r3, [r7, #20]
 8001d24:	e001      	b.n	8001d2a <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8001d2a:	8afa      	ldrh	r2, [r7, #22]
 8001d2c:	88bb      	ldrh	r3, [r7, #4]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d301      	bcc.n	8001d36 <u8g2_clip_intersection2+0x56>
    return 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e01c      	b.n	8001d70 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8001d36:	8aba      	ldrh	r2, [r7, #20]
 8001d38:	88fb      	ldrh	r3, [r7, #6]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d801      	bhi.n	8001d42 <u8g2_clip_intersection2+0x62>
    return 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e016      	b.n	8001d70 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8001d42:	8afa      	ldrh	r2, [r7, #22]
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d201      	bcs.n	8001d4e <u8g2_clip_intersection2+0x6e>
    a = c;
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8001d4e:	8aba      	ldrh	r2, [r7, #20]
 8001d50:	88bb      	ldrh	r3, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d901      	bls.n	8001d5a <u8g2_clip_intersection2+0x7a>
    b = d;
 8001d56:	88bb      	ldrh	r3, [r7, #4]
 8001d58:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8afa      	ldrh	r2, [r7, #22]
 8001d5e:	801a      	strh	r2, [r3, #0]
  b -= a;
 8001d60:	8aba      	ldrh	r2, [r7, #20]
 8001d62:	8afb      	ldrh	r3, [r7, #22]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	8aba      	ldrh	r2, [r7, #20]
 8001d6c:	801a      	strh	r2, [r3, #0]
  return 1;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	371c      	adds	r7, #28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b087      	sub	sp, #28
 8001d80:	af02      	add	r7, sp, #8
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	4608      	mov	r0, r1
 8001d86:	4611      	mov	r1, r2
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	817b      	strh	r3, [r7, #10]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	813b      	strh	r3, [r7, #8]
 8001d92:	4613      	mov	r3, r2
 8001d94:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d9a:	893a      	ldrh	r2, [r7, #8]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001da4:	88f8      	ldrh	r0, [r7, #6]
 8001da6:	893a      	ldrh	r2, [r7, #8]
 8001da8:	8979      	ldrh	r1, [r7, #10]
 8001daa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	4603      	mov	r3, r0
 8001db2:	68f8      	ldr	r0, [r7, #12]
 8001db4:	47a0      	blx	r4
}
 8001db6:	bf00      	nop
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd90      	pop	{r4, r7, pc}

08001dbe <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001dbe:	b590      	push	{r4, r7, lr}
 8001dc0:	b087      	sub	sp, #28
 8001dc2:	af02      	add	r7, sp, #8
 8001dc4:	60f8      	str	r0, [r7, #12]
 8001dc6:	4608      	mov	r0, r1
 8001dc8:	4611      	mov	r1, r2
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4603      	mov	r3, r0
 8001dce:	817b      	strh	r3, [r7, #10]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	813b      	strh	r3, [r7, #8]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d075      	beq.n	8001ece <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d072      	beq.n	8001ece <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d91a      	bls.n	8001e24 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8001dee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d109      	bne.n	8001e0a <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8001df6:	897a      	ldrh	r2, [r7, #10]
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	817b      	strh	r3, [r7, #10]
	  x++;
 8001e00:	897b      	ldrh	r3, [r7, #10]
 8001e02:	3301      	adds	r3, #1
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	817b      	strh	r3, [r7, #10]
 8001e08:	e00c      	b.n	8001e24 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8001e0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d108      	bne.n	8001e24 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8001e12:	893a      	ldrh	r2, [r7, #8]
 8001e14:	88fb      	ldrh	r3, [r7, #6]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	813b      	strh	r3, [r7, #8]
	  y++;
 8001e1c:	893b      	ldrh	r3, [r7, #8]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8001e24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8001e30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d11a      	bne.n	8001e6e <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001e3e:	893b      	ldrh	r3, [r7, #8]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d83b      	bhi.n	8001ebc <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8001e4a:	893b      	ldrh	r3, [r7, #8]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d937      	bls.n	8001ec0 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001e5c:	1db9      	adds	r1, r7, #6
 8001e5e:	f107 000a 	add.w	r0, r7, #10
 8001e62:	f7ff ff3d 	bl	8001ce0 <u8g2_clip_intersection2>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d11a      	bne.n	8001ea2 <u8g2_DrawHVLine+0xe4>
	  return;
 8001e6c:	e02f      	b.n	8001ece <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001e74:	897b      	ldrh	r3, [r7, #10]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d824      	bhi.n	8001ec4 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8001e80:	897b      	ldrh	r3, [r7, #10]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d920      	bls.n	8001ec8 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8001e92:	1db9      	adds	r1, r7, #6
 8001e94:	f107 0008 	add.w	r0, r7, #8
 8001e98:	f7ff ff22 	bl	8001ce0 <u8g2_clip_intersection2>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d014      	beq.n	8001ecc <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	689c      	ldr	r4, [r3, #8]
 8001ea8:	8979      	ldrh	r1, [r7, #10]
 8001eaa:	893a      	ldrh	r2, [r7, #8]
 8001eac:	88f8      	ldrh	r0, [r7, #6]
 8001eae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	47a0      	blx	r4
 8001eba:	e008      	b.n	8001ece <u8g2_DrawHVLine+0x110>
	  return;
 8001ebc:	bf00      	nop
 8001ebe:	e006      	b.n	8001ece <u8g2_DrawHVLine+0x110>
	  return;
 8001ec0:	bf00      	nop
 8001ec2:	e004      	b.n	8001ece <u8g2_DrawHVLine+0x110>
	  return;
 8001ec4:	bf00      	nop
 8001ec6:	e002      	b.n	8001ece <u8g2_DrawHVLine+0x110>
	  return;
 8001ec8:	bf00      	nop
 8001eca:	e000      	b.n	8001ece <u8g2_DrawHVLine+0x110>
	  return;
 8001ecc:	bf00      	nop
    }
}
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd90      	pop	{r4, r7, pc}

08001ed4 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8001ed4:	b490      	push	{r4, r7}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4604      	mov	r4, r0
 8001edc:	4608      	mov	r0, r1
 8001ede:	4611      	mov	r1, r2
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4623      	mov	r3, r4
 8001ee4:	80fb      	strh	r3, [r7, #6]
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	80bb      	strh	r3, [r7, #4]
 8001eea:	460b      	mov	r3, r1
 8001eec:	807b      	strh	r3, [r7, #2]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8001ef2:	887a      	ldrh	r2, [r7, #2]
 8001ef4:	88bb      	ldrh	r3, [r7, #4]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d20d      	bcs.n	8001f16 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8001efa:	883a      	ldrh	r2, [r7, #0]
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d901      	bls.n	8001f06 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e014      	b.n	8001f30 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8001f06:	887a      	ldrh	r2, [r7, #2]
 8001f08:	883b      	ldrh	r3, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d901      	bls.n	8001f12 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00e      	b.n	8001f30 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e00c      	b.n	8001f30 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8001f16:	883a      	ldrh	r2, [r7, #0]
 8001f18:	88fb      	ldrh	r3, [r7, #6]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d907      	bls.n	8001f2e <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8001f1e:	887a      	ldrh	r2, [r7, #2]
 8001f20:	883b      	ldrh	r3, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d901      	bls.n	8001f2a <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e002      	b.n	8001f30 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e000      	b.n	8001f30 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8001f2e:	2300      	movs	r3, #0
    }
  }
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc90      	pop	{r4, r7}
 8001f38:	4770      	bx	lr

08001f3a <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b084      	sub	sp, #16
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	60f8      	str	r0, [r7, #12]
 8001f42:	4608      	mov	r0, r1
 8001f44:	4611      	mov	r1, r2
 8001f46:	461a      	mov	r2, r3
 8001f48:	4603      	mov	r3, r0
 8001f4a:	817b      	strh	r3, [r7, #10]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	813b      	strh	r3, [r7, #8]
 8001f50:	4613      	mov	r3, r2
 8001f52:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 8001f60:	8b3b      	ldrh	r3, [r7, #24]
 8001f62:	893a      	ldrh	r2, [r7, #8]
 8001f64:	f7ff ffb6 	bl	8001ed4 <u8g2_is_intersection_decision_tree>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <u8g2_IsIntersection+0x38>
    return 0; 
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e00a      	b.n	8001f88 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8001f7e:	88fb      	ldrh	r3, [r7, #6]
 8001f80:	897a      	ldrh	r2, [r7, #10]
 8001f82:	f7ff ffa7 	bl	8001ed4 <u8g2_is_intersection_decision_tree>
 8001f86:	4603      	mov	r3, r0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b089      	sub	sp, #36	; 0x24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	4608      	mov	r0, r1
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	817b      	strh	r3, [r7, #10]
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	813b      	strh	r3, [r7, #8]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8001faa:	893b      	ldrh	r3, [r7, #8]
 8001fac:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8001fae:	7efb      	ldrb	r3, [r7, #27]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8001fba:	7e3a      	ldrb	r2, [r7, #24]
 8001fbc:	7efb      	ldrb	r3, [r7, #27]
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d801      	bhi.n	8001fda <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8001fd6:	7e3b      	ldrb	r3, [r7, #24]
 8001fd8:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d001      	beq.n	8001fe8 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8001fe4:	7e3b      	ldrb	r3, [r7, #24]
 8001fe6:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8001fe8:	893b      	ldrh	r3, [r7, #8]
 8001fea:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8001fec:	8afb      	ldrh	r3, [r7, #22]
 8001fee:	f023 0307 	bic.w	r3, r3, #7
 8001ff2:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	7c1b      	ldrb	r3, [r3, #16]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	8afa      	ldrh	r2, [r7, #22]
 8001ffe:	fb12 f303 	smulbb	r3, r2, r3
 8002002:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002008:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800200a:	8afb      	ldrh	r3, [r7, #22]
 800200c:	69fa      	ldr	r2, [r7, #28]
 800200e:	4413      	add	r3, r2
 8002010:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002012:	897b      	ldrh	r3, [r7, #10]
 8002014:	69fa      	ldr	r2, [r7, #28]
 8002016:	4413      	add	r3, r2
 8002018:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800201a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800201e:	2b00      	cmp	r3, #0
 8002020:	d117      	bne.n	8002052 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	781a      	ldrb	r2, [r3, #0]
 8002026:	7ebb      	ldrb	r3, [r7, #26]
 8002028:	4313      	orrs	r3, r2
 800202a:	b2da      	uxtb	r2, r3
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	7e7b      	ldrb	r3, [r7, #25]
 8002036:	4053      	eors	r3, r2
 8002038:	b2da      	uxtb	r2, r3
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	701a      	strb	r2, [r3, #0]
	ptr++;
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	3301      	adds	r3, #1
 8002042:	61fb      	str	r3, [r7, #28]
	len--;
 8002044:	88fb      	ldrh	r3, [r7, #6]
 8002046:	3b01      	subs	r3, #1
 8002048:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800204a:	88fb      	ldrh	r3, [r7, #6]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1e8      	bne.n	8002022 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002050:	e038      	b.n	80020c4 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	781a      	ldrb	r2, [r3, #0]
 8002056:	7ebb      	ldrb	r3, [r7, #26]
 8002058:	4313      	orrs	r3, r2
 800205a:	b2da      	uxtb	r2, r3
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	781a      	ldrb	r2, [r3, #0]
 8002064:	7e7b      	ldrb	r3, [r7, #25]
 8002066:	4053      	eors	r3, r2
 8002068:	b2da      	uxtb	r2, r3
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800206e:	7efb      	ldrb	r3, [r7, #27]
 8002070:	3301      	adds	r3, #1
 8002072:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002074:	7efb      	ldrb	r3, [r7, #27]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	76fb      	strb	r3, [r7, #27]
      len--;
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	3b01      	subs	r3, #1
 8002080:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002082:	7efb      	ldrb	r3, [r7, #27]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d114      	bne.n	80020b2 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800208c:	461a      	mov	r2, r3
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	4413      	add	r3, r2
 8002092:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800209a:	2b01      	cmp	r3, #1
 800209c:	d801      	bhi.n	80020a2 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 800209e:	2301      	movs	r3, #1
 80020a0:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d008      	beq.n	80020be <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 80020ac:	2301      	movs	r3, #1
 80020ae:	767b      	strb	r3, [r7, #25]
 80020b0:	e005      	b.n	80020be <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 80020b2:	7ebb      	ldrb	r3, [r7, #26]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80020b8:	7e7b      	ldrb	r3, [r7, #25]
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1c6      	bne.n	8002052 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80020c4:	bf00      	nop
 80020c6:	3724      	adds	r7, #36	; 0x24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	4798      	blx	r3
}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b084      	sub	sp, #16
 8002112:	af00      	add	r7, sp, #0
 8002114:	60f8      	str	r0, [r7, #12]
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	603b      	str	r3, [r7, #0]
 800211a:	4613      	mov	r3, r2
 800211c:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	68ba      	ldr	r2, [r7, #8]
 800212e:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	79fa      	ldrb	r2, [r7, #7]
 8002134:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
  u8g2->draw_color = 1;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f7ff ffa9 	bl	80020d0 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f7ff fd84 	bl	8001c8c <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 800218c:	bf00      	nop
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021a8:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80021aa:	89fb      	ldrh	r3, [r7, #14]
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	89fa      	ldrh	r2, [r7, #14]
 80021b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	7c1b      	ldrb	r3, [r3, #16]
 80021ba:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80021bc:	89fb      	ldrh	r3, [r7, #14]
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	89fa      	ldrh	r2, [r7, #14]
 80021c6:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021ce:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80021d0:	89fb      	ldrh	r3, [r7, #14]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	89fa      	ldrh	r2, [r7, #14]
 80021da:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021e2:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80021e4:	89fb      	ldrh	r3, [r7, #14]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 80021ec:	4413      	add	r3, r2
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	7c52      	ldrb	r2, [r2, #17]
 80021f2:	4293      	cmp	r3, r2
 80021f4:	dd08      	ble.n	8002208 <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	7c5b      	ldrb	r3, [r3, #17]
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002202:	b29b      	uxth	r3, r3
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002208:	89fb      	ldrh	r3, [r7, #14]
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	4413      	add	r3, r2
 800222e:	b29a      	uxth	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	8a9a      	ldrh	r2, [r3, #20]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	8ada      	ldrh	r2, [r3, #22]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800224a:	bf00      	nop
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b084      	sub	sp, #16
 800225a:	af02      	add	r7, sp, #8
 800225c:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	4603      	mov	r3, r0
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff fe5d 	bl	8001f3a <u8g2_IsIntersection>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d104      	bne.n	8002290 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800228e:	e03b      	b.n	8002308 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d205      	bcs.n	80022b4 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d905      	bls.n	80022d0 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022dc:	429a      	cmp	r2, r3
 80022de:	d205      	bcs.n	80022ec <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d905      	bls.n	8002308 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff ff3b 	bl	8002194 <u8g2_update_dimension_common>
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff ff7b 	bl	8002256 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002360:	bf00      	nop
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af02      	add	r7, sp, #8
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	4608      	mov	r0, r1
 8002372:	4611      	mov	r1, r2
 8002374:	461a      	mov	r2, r3
 8002376:	4603      	mov	r3, r0
 8002378:	817b      	strh	r3, [r7, #10]
 800237a:	460b      	mov	r3, r1
 800237c:	813b      	strh	r3, [r7, #8]
 800237e:	4613      	mov	r3, r2
 8002380:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8002382:	88f8      	ldrh	r0, [r7, #6]
 8002384:	893a      	ldrh	r2, [r7, #8]
 8002386:	8979      	ldrh	r1, [r7, #10]
 8002388:	7e3b      	ldrb	r3, [r7, #24]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	4603      	mov	r3, r0
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f7ff fcf4 	bl	8001d7c <u8g2_draw_hv_line_2dir>
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <u8x8_ascii_next+0x18>
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	2b0a      	cmp	r3, #10
 80023ce:	d102      	bne.n	80023d6 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80023d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023d4:	e001      	b.n	80023da <u8x8_ascii_next+0x22>
  return b;
 80023d6:	78fb      	ldrb	r3, [r7, #3]
 80023d8:	b29b      	uxth	r3, r3
}
 80023da:	4618      	mov	r0, r3
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80023e6:	b590      	push	{r4, r7, lr}
 80023e8:	b085      	sub	sp, #20
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	60f8      	str	r0, [r7, #12]
 80023ee:	460b      	mov	r3, r1
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	691c      	ldr	r4, [r3, #16]
 80023f8:	7afa      	ldrb	r2, [r7, #11]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2117      	movs	r1, #23
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	47a0      	blx	r4
 8002402:	4603      	mov	r3, r0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bd90      	pop	{r4, r7, pc}

0800240c <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002418:	1cfb      	adds	r3, r7, #3
 800241a:	461a      	mov	r2, r3
 800241c:	2101      	movs	r1, #1
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ffe1 	bl	80023e6 <u8x8_byte_SendBytes>
 8002424:	4603      	mov	r3, r0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 800242e:	b590      	push	{r4, r7, lr}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691c      	ldr	r4, [r3, #16]
 800243a:	2300      	movs	r3, #0
 800243c:	2200      	movs	r2, #0
 800243e:	2118      	movs	r1, #24
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	47a0      	blx	r4
 8002444:	4603      	mov	r3, r0
}
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bd90      	pop	{r4, r7, pc}

0800244e <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 800244e:	b590      	push	{r4, r7, lr}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691c      	ldr	r4, [r3, #16]
 800245a:	2300      	movs	r3, #0
 800245c:	2200      	movs	r2, #0
 800245e:	2119      	movs	r1, #25
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	47a0      	blx	r4
 8002464:	4603      	mov	r3, r0
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	bd90      	pop	{r4, r7, pc}

0800246e <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800246e:	b590      	push	{r4, r7, lr}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	460b      	mov	r3, r1
 8002478:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	68dc      	ldr	r4, [r3, #12]
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	2300      	movs	r3, #0
 8002482:	2115      	movs	r1, #21
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	47a0      	blx	r4
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	bd90      	pop	{r4, r7, pc}

08002492 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002492:	b590      	push	{r4, r7, lr}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68dc      	ldr	r4, [r3, #12]
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	2300      	movs	r3, #0
 80024a6:	2116      	movs	r1, #22
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	47a0      	blx	r4
 80024ac:	4603      	mov	r3, r0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd90      	pop	{r4, r7, pc}

080024b6 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80024b6:	b590      	push	{r4, r7, lr}
 80024b8:	b085      	sub	sp, #20
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	60f8      	str	r0, [r7, #12]
 80024be:	460b      	mov	r3, r1
 80024c0:	607a      	str	r2, [r7, #4]
 80024c2:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	68dc      	ldr	r4, [r3, #12]
 80024c8:	7afa      	ldrb	r2, [r7, #11]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2117      	movs	r1, #23
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	47a0      	blx	r4
 80024d2:	4603      	mov	r3, r0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd90      	pop	{r4, r7, pc}

080024dc <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 80024dc:	b590      	push	{r4, r7, lr}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68dc      	ldr	r4, [r3, #12]
 80024e8:	2300      	movs	r3, #0
 80024ea:	2200      	movs	r2, #0
 80024ec:	2118      	movs	r1, #24
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	47a0      	blx	r4
 80024f2:	4603      	mov	r3, r0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd90      	pop	{r4, r7, pc}

080024fc <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80024fc:	b590      	push	{r4, r7, lr}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68dc      	ldr	r4, [r3, #12]
 8002508:	2300      	movs	r3, #0
 800250a:	2200      	movs	r2, #0
 800250c:	2119      	movs	r1, #25
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	47a0      	blx	r4
 8002512:	4603      	mov	r3, r0
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bd90      	pop	{r4, r7, pc}

0800251c <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	73fb      	strb	r3, [r7, #15]
    data++;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	3301      	adds	r3, #1
 8002530:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	2bfe      	cmp	r3, #254	; 0xfe
 8002536:	d031      	beq.n	800259c <u8x8_cad_SendSequence+0x80>
 8002538:	2bfe      	cmp	r3, #254	; 0xfe
 800253a:	dc3d      	bgt.n	80025b8 <u8x8_cad_SendSequence+0x9c>
 800253c:	2b19      	cmp	r3, #25
 800253e:	dc3b      	bgt.n	80025b8 <u8x8_cad_SendSequence+0x9c>
 8002540:	2b18      	cmp	r3, #24
 8002542:	da23      	bge.n	800258c <u8x8_cad_SendSequence+0x70>
 8002544:	2b16      	cmp	r3, #22
 8002546:	dc02      	bgt.n	800254e <u8x8_cad_SendSequence+0x32>
 8002548:	2b15      	cmp	r3, #21
 800254a:	da03      	bge.n	8002554 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800254c:	e034      	b.n	80025b8 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800254e:	2b17      	cmp	r3, #23
 8002550:	d00e      	beq.n	8002570 <u8x8_cad_SendSequence+0x54>
	return;
 8002552:	e031      	b.n	80025b8 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68dc      	ldr	r4, [r3, #12]
 800255e:	7bba      	ldrb	r2, [r7, #14]
 8002560:	7bf9      	ldrb	r1, [r7, #15]
 8002562:	2300      	movs	r3, #0
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	47a0      	blx	r4
	  data++;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	3301      	adds	r3, #1
 800256c:	603b      	str	r3, [r7, #0]
	  break;
 800256e:	e022      	b.n	80025b6 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002576:	f107 030e 	add.w	r3, r7, #14
 800257a:	461a      	mov	r2, r3
 800257c:	2101      	movs	r1, #1
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff ff99 	bl	80024b6 <u8x8_cad_SendData>
	  data++;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3301      	adds	r3, #1
 8002588:	603b      	str	r3, [r7, #0]
	  break;
 800258a:	e014      	b.n	80025b6 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68dc      	ldr	r4, [r3, #12]
 8002590:	7bf9      	ldrb	r1, [r7, #15]
 8002592:	2300      	movs	r3, #0
 8002594:	2200      	movs	r2, #0
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	47a0      	blx	r4
	  break;
 800259a:	e00c      	b.n	80025b6 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80025a2:	7bbb      	ldrb	r3, [r7, #14]
 80025a4:	461a      	mov	r2, r3
 80025a6:	2129      	movs	r1, #41	; 0x29
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 fa0a 	bl	80029c2 <u8x8_gpio_call>
	  data++;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	3301      	adds	r3, #1
 80025b2:	603b      	str	r3, [r7, #0]
	  break;
 80025b4:	bf00      	nop
    cmd = *data;
 80025b6:	e7b6      	b.n	8002526 <u8x8_cad_SendSequence+0xa>
	return;
 80025b8:	bf00      	nop
    }
  }
}
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd90      	pop	{r4, r7, pc}

080025c0 <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 80025c0:	b590      	push	{r4, r7, lr}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	460b      	mov	r3, r1
 80025ca:	607a      	str	r2, [r7, #4]
 80025cc:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f7ff ff2d 	bl	800242e <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 80025d4:	2140      	movs	r1, #64	; 0x40
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff ff18 	bl	800240c <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	691c      	ldr	r4, [r3, #16]
 80025e0:	7afa      	ldrb	r2, [r7, #11]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2117      	movs	r1, #23
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f7ff ff2f 	bl	800244e <u8x8_byte_EndTransfer>
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd90      	pop	{r4, r7, pc}

080025f8 <u8x8_cad_ssd13xx_i2c>:

/* classic version: will put a start/stop condition around each command and arg */
uint8_t u8x8_cad_ssd13xx_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	607b      	str	r3, [r7, #4]
 8002602:	460b      	mov	r3, r1
 8002604:	72fb      	strb	r3, [r7, #11]
 8002606:	4613      	mov	r3, r2
 8002608:	72bb      	strb	r3, [r7, #10]
  uint8_t *p;
  switch(msg)
 800260a:	7afb      	ldrb	r3, [r7, #11]
 800260c:	3b14      	subs	r3, #20
 800260e:	2b05      	cmp	r3, #5
 8002610:	d848      	bhi.n	80026a4 <u8x8_cad_ssd13xx_i2c+0xac>
 8002612:	a201      	add	r2, pc, #4	; (adr r2, 8002618 <u8x8_cad_ssd13xx_i2c+0x20>)
 8002614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002618:	08002681 	.word	0x08002681
 800261c:	08002631 	.word	0x08002631
 8002620:	08002631 	.word	0x08002631
 8002624:	08002651 	.word	0x08002651
 8002628:	080026a9 	.word	0x080026a9
 800262c:	080026a9 	.word	0x080026a9
  {
    case U8X8_MSG_CAD_SEND_CMD:
    case U8X8_MSG_CAD_SEND_ARG:
      /* 7 Nov 2016: Can this be improved?  */
      //u8x8_byte_SetDC(u8x8, 0);
      u8x8_byte_StartTransfer(u8x8);
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f7ff fefc 	bl	800242e <u8x8_byte_StartTransfer>
      //u8x8_byte_SendByte(u8x8, u8x8_GetI2CAddress(u8x8));
      u8x8_byte_SendByte(u8x8, 0x000);
 8002636:	2100      	movs	r1, #0
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f7ff fee7 	bl	800240c <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800263e:	7abb      	ldrb	r3, [r7, #10]
 8002640:	4619      	mov	r1, r3
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f7ff fee2 	bl	800240c <u8x8_byte_SendByte>
      u8x8_byte_EndTransfer(u8x8);      
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f7ff ff00 	bl	800244e <u8x8_byte_EndTransfer>
      break;
 800264e:	e02c      	b.n	80026aa <u8x8_cad_ssd13xx_i2c+0xb2>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8002654:	e00a      	b.n	800266c <u8x8_cad_ssd13xx_i2c+0x74>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	2118      	movs	r1, #24
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f7ff ffb0 	bl	80025c0 <u8x8_i2c_data_transfer>
	arg_int-=24;
 8002660:	7abb      	ldrb	r3, [r7, #10]
 8002662:	3b18      	subs	r3, #24
 8002664:	72bb      	strb	r3, [r7, #10]
	p+=24;
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	3318      	adds	r3, #24
 800266a:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800266c:	7abb      	ldrb	r3, [r7, #10]
 800266e:	2b18      	cmp	r3, #24
 8002670:	d8f1      	bhi.n	8002656 <u8x8_cad_ssd13xx_i2c+0x5e>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8002672:	7abb      	ldrb	r3, [r7, #10]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	4619      	mov	r1, r3
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f7ff ffa1 	bl	80025c0 <u8x8_i2c_data_transfer>
      break;
 800267e:	e014      	b.n	80026aa <u8x8_cad_ssd13xx_i2c+0xb2>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002686:	2bff      	cmp	r3, #255	; 0xff
 8002688:	d103      	bne.n	8002692 <u8x8_cad_ssd13xx_i2c+0x9a>
	u8x8->i2c_address = 0x078;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2278      	movs	r2, #120	; 0x78
 800268e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	691c      	ldr	r4, [r3, #16]
 8002696:	7aba      	ldrb	r2, [r7, #10]
 8002698:	7af9      	ldrb	r1, [r7, #11]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	47a0      	blx	r4
 80026a0:	4603      	mov	r3, r0
 80026a2:	e003      	b.n	80026ac <u8x8_cad_ssd13xx_i2c+0xb4>
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      /* cad transfer commands are ignored */
      break;
    default:
      return 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	e001      	b.n	80026ac <u8x8_cad_ssd13xx_i2c+0xb4>
      break;
 80026a8:	bf00      	nop
  }
  return 1;
 80026aa:	2301      	movs	r3, #1
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd90      	pop	{r4, r7, pc}

080026b4 <u8x8_d_ssd1305_generic>:
};



static uint8_t u8x8_d_ssd1305_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	607b      	str	r3, [r7, #4]
 80026be:	460b      	mov	r3, r1
 80026c0:	72fb      	strb	r3, [r7, #11]
 80026c2:	4613      	mov	r3, r2
 80026c4:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80026c6:	7afb      	ldrb	r3, [r7, #11]
 80026c8:	2b0f      	cmp	r3, #15
 80026ca:	d006      	beq.n	80026da <u8x8_d_ssd1305_generic+0x26>
 80026cc:	2b0f      	cmp	r3, #15
 80026ce:	dc67      	bgt.n	80027a0 <u8x8_d_ssd1305_generic+0xec>
 80026d0:	2b0b      	cmp	r3, #11
 80026d2:	d048      	beq.n	8002766 <u8x8_d_ssd1305_generic+0xb2>
 80026d4:	2b0e      	cmp	r3, #14
 80026d6:	d053      	beq.n	8002780 <u8x8_d_ssd1305_generic+0xcc>
 80026d8:	e062      	b.n	80027a0 <u8x8_d_ssd1305_generic+0xec>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f7ff fefe 	bl	80024dc <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	795b      	ldrb	r3, [r3, #5]
 80026e4:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 80026e6:	7dfb      	ldrb	r3, [r7, #23]
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
 80026f4:	4413      	add	r3, r2
 80026f6:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 80026f8:	2140      	movs	r1, #64	; 0x40
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f7ff feb7 	bl	800246e <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002700:	7dfb      	ldrb	r3, [r7, #23]
 8002702:	091b      	lsrs	r3, r3, #4
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f043 0310 	orr.w	r3, r3, #16
 800270a:	b2db      	uxtb	r3, r3
 800270c:	4619      	mov	r1, r3
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f7ff fead 	bl	800246e <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	b2db      	uxtb	r3, r3
 800271c:	4619      	mov	r1, r3
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f7ff feb7 	bl	8002492 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)   );
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	799b      	ldrb	r3, [r3, #6]
 8002728:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800272c:	b2db      	uxtb	r3, r3
 800272e:	4619      	mov	r1, r3
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff feae 	bl	8002492 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	791b      	ldrb	r3, [r3, #4]
 800273a:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002742:	7dbb      	ldrb	r3, [r7, #22]
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4619      	mov	r1, r3
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f7ff feb2 	bl	80024b6 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8002752:	7abb      	ldrb	r3, [r7, #10]
 8002754:	3b01      	subs	r3, #1
 8002756:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002758:	7abb      	ldrb	r3, [r7, #10]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1eb      	bne.n	8002736 <u8x8_d_ssd1305_generic+0x82>
      
      u8x8_cad_EndTransfer(u8x8);
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f7ff fecc 	bl	80024fc <u8x8_cad_EndTransfer>
      break;
 8002764:	e01e      	b.n	80027a4 <u8x8_d_ssd1305_generic+0xf0>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002766:	7abb      	ldrb	r3, [r7, #10]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d104      	bne.n	8002776 <u8x8_d_ssd1305_generic+0xc2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave0_seq);
 800276c:	4910      	ldr	r1, [pc, #64]	; (80027b0 <u8x8_d_ssd1305_generic+0xfc>)
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f7ff fed4 	bl	800251c <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
      break;
 8002774:	e016      	b.n	80027a4 <u8x8_d_ssd1305_generic+0xf0>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
 8002776:	490f      	ldr	r1, [pc, #60]	; (80027b4 <u8x8_d_ssd1305_generic+0x100>)
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f7ff fecf 	bl	800251c <u8x8_cad_SendSequence>
      break;
 800277e:	e011      	b.n	80027a4 <u8x8_d_ssd1305_generic+0xf0>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f7ff feab 	bl	80024dc <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8002786:	2181      	movs	r1, #129	; 0x81
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f7ff fe70 	bl	800246e <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1305 has range from 0 to 255 */
 800278e:	7abb      	ldrb	r3, [r7, #10]
 8002790:	4619      	mov	r1, r3
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f7ff fe7d 	bl	8002492 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff feaf 	bl	80024fc <u8x8_cad_EndTransfer>
      break;
 800279e:	e001      	b.n	80027a4 <u8x8_d_ssd1305_generic+0xf0>
#endif
    default:
      return 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	e000      	b.n	80027a6 <u8x8_d_ssd1305_generic+0xf2>
  }
  return 1;
 80027a4:	2301      	movs	r3, #1
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	0800ca48 	.word	0x0800ca48
 80027b4:	0800ca50 	.word	0x0800ca50

080027b8 <u8x8_d_ssd1305_128x32_noname>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1305_128x32_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	607b      	str	r3, [r7, #4]
 80027c2:	460b      	mov	r3, r1
 80027c4:	72fb      	strb	r3, [r7, #11]
 80027c6:	4613      	mov	r3, r2
 80027c8:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1305_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80027ca:	7aba      	ldrb	r2, [r7, #10]
 80027cc:	7af9      	ldrb	r1, [r7, #11]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7ff ff6f 	bl	80026b4 <u8x8_d_ssd1305_generic>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <u8x8_d_ssd1305_128x32_noname+0x28>
    return 1;
 80027dc:	2301      	movs	r3, #1
 80027de:	e032      	b.n	8002846 <u8x8_d_ssd1305_128x32_noname+0x8e>
  
  switch(msg)
 80027e0:	7afb      	ldrb	r3, [r7, #11]
 80027e2:	2b0d      	cmp	r3, #13
 80027e4:	d006      	beq.n	80027f4 <u8x8_d_ssd1305_128x32_noname+0x3c>
 80027e6:	2b0d      	cmp	r3, #13
 80027e8:	dc2a      	bgt.n	8002840 <u8x8_d_ssd1305_128x32_noname+0x88>
 80027ea:	2b09      	cmp	r3, #9
 80027ec:	d023      	beq.n	8002836 <u8x8_d_ssd1305_128x32_noname+0x7e>
 80027ee:	2b0a      	cmp	r3, #10
 80027f0:	d019      	beq.n	8002826 <u8x8_d_ssd1305_128x32_noname+0x6e>
 80027f2:	e025      	b.n	8002840 <u8x8_d_ssd1305_128x32_noname+0x88>
  {
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 80027f4:	7abb      	ldrb	r3, [r7, #10]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10a      	bne.n	8002810 <u8x8_d_ssd1305_128x32_noname+0x58>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip0_seq);
 80027fa:	4915      	ldr	r1, [pc, #84]	; (8002850 <u8x8_d_ssd1305_128x32_noname+0x98>)
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f7ff fe8d 	bl	800251c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	7c9a      	ldrb	r2, [r3, #18]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800280e:	e019      	b.n	8002844 <u8x8_d_ssd1305_128x32_noname+0x8c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
 8002810:	4910      	ldr	r1, [pc, #64]	; (8002854 <u8x8_d_ssd1305_128x32_noname+0x9c>)
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f7ff fe82 	bl	800251c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	7cda      	ldrb	r2, [r3, #19]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8002824:	e00e      	b.n	8002844 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f82e 	bl	8002888 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_noname_init_seq);    
 800282c:	490a      	ldr	r1, [pc, #40]	; (8002858 <u8x8_d_ssd1305_128x32_noname+0xa0>)
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f7ff fe74 	bl	800251c <u8x8_cad_SendSequence>
      break;
 8002834:	e006      	b.n	8002844 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1305_128x32_noname_display_info);
 8002836:	4909      	ldr	r1, [pc, #36]	; (800285c <u8x8_d_ssd1305_128x32_noname+0xa4>)
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 f811 	bl	8002860 <u8x8_d_helper_display_setup_memory>
      break;
 800283e:	e001      	b.n	8002844 <u8x8_d_ssd1305_128x32_noname+0x8c>
    default:
      return 0;
 8002840:	2300      	movs	r3, #0
 8002842:	e000      	b.n	8002846 <u8x8_d_ssd1305_128x32_noname+0x8e>
  }
  return 1;
 8002844:	2301      	movs	r3, #1
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	0800ca58 	.word	0x0800ca58
 8002854:	0800ca64 	.word	0x0800ca64
 8002858:	0800ca88 	.word	0x0800ca88
 800285c:	0800ca70 	.word	0x0800ca70

08002860 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	7c9a      	ldrb	r2, [r3, #18]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	695c      	ldr	r4, [r3, #20]
 8002894:	2300      	movs	r3, #0
 8002896:	2200      	movs	r2, #0
 8002898:	2128      	movs	r1, #40	; 0x28
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68dc      	ldr	r4, [r3, #12]
 80028a2:	2300      	movs	r3, #0
 80028a4:	2200      	movs	r2, #0
 80028a6:	2114      	movs	r1, #20
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80028ac:	2201      	movs	r2, #1
 80028ae:	214b      	movs	r1, #75	; 0x4b
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f886 	bl	80029c2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	791b      	ldrb	r3, [r3, #4]
 80028bc:	461a      	mov	r2, r3
 80028be:	2129      	movs	r1, #41	; 0x29
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f87e 	bl	80029c2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	214b      	movs	r1, #75	; 0x4b
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f879 	bl	80029c2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	791b      	ldrb	r3, [r3, #4]
 80028d6:	461a      	mov	r2, r3
 80028d8:	2129      	movs	r1, #41	; 0x29
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f871 	bl	80029c2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80028e0:	2201      	movs	r2, #1
 80028e2:	214b      	movs	r1, #75	; 0x4b
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 f86c 	bl	80029c2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	795b      	ldrb	r3, [r3, #5]
 80028f0:	461a      	mov	r2, r3
 80028f2:	2129      	movs	r1, #41	; 0x29
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f864 	bl	80029c2 <u8x8_gpio_call>
}    
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd90      	pop	{r4, r7, pc}

08002902 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002902:	b590      	push	{r4, r7, lr}
 8002904:	b085      	sub	sp, #20
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	4608      	mov	r0, r1
 800290c:	4611      	mov	r1, r2
 800290e:	461a      	mov	r2, r3
 8002910:	4603      	mov	r3, r0
 8002912:	70fb      	strb	r3, [r7, #3]
 8002914:	460b      	mov	r3, r1
 8002916:	70bb      	strb	r3, [r7, #2]
 8002918:	4613      	mov	r3, r2
 800291a:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800291c:	78fb      	ldrb	r3, [r7, #3]
 800291e:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002920:	78bb      	ldrb	r3, [r7, #2]
 8002922:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002924:	787b      	ldrb	r3, [r7, #1]
 8002926:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002928:	6a3b      	ldr	r3, [r7, #32]
 800292a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689c      	ldr	r4, [r3, #8]
 8002930:	f107 0308 	add.w	r3, r7, #8
 8002934:	2201      	movs	r2, #1
 8002936:	210f      	movs	r1, #15
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	47a0      	blx	r4
 800293c:	4603      	mov	r3, r0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	bd90      	pop	{r4, r7, pc}

08002946 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002946:	b590      	push	{r4, r7, lr}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689c      	ldr	r4, [r3, #8]
 8002952:	2300      	movs	r3, #0
 8002954:	2200      	movs	r2, #0
 8002956:	2109      	movs	r1, #9
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	47a0      	blx	r4
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	bd90      	pop	{r4, r7, pc}

08002964 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002964:	b590      	push	{r4, r7, lr}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689c      	ldr	r4, [r3, #8]
 8002970:	2300      	movs	r3, #0
 8002972:	2200      	movs	r2, #0
 8002974:	210a      	movs	r1, #10
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	bd90      	pop	{r4, r7, pc}

08002982 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002982:	b590      	push	{r4, r7, lr}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	460b      	mov	r3, r1
 800298c:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689c      	ldr	r4, [r3, #8]
 8002992:	78fa      	ldrb	r2, [r7, #3]
 8002994:	2300      	movs	r3, #0
 8002996:	210b      	movs	r1, #11
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	47a0      	blx	r4
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd90      	pop	{r4, r7, pc}

080029a4 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689c      	ldr	r4, [r3, #8]
 80029b0:	2300      	movs	r3, #0
 80029b2:	2200      	movs	r2, #0
 80029b4:	2110      	movs	r1, #16
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	47a0      	blx	r4
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd90      	pop	{r4, r7, pc}

080029c2 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80029c2:	b590      	push	{r4, r7, lr}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	460b      	mov	r3, r1
 80029cc:	70fb      	strb	r3, [r7, #3]
 80029ce:	4613      	mov	r3, r2
 80029d0:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695c      	ldr	r4, [r3, #20]
 80029d6:	78ba      	ldrb	r2, [r7, #2]
 80029d8:	78f9      	ldrb	r1, [r7, #3]
 80029da:	2300      	movs	r3, #0
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	47a0      	blx	r4
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd90      	pop	{r4, r7, pc}

080029e8 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	460b      	mov	r3, r1
 80029f4:	72fb      	strb	r3, [r7, #11]
 80029f6:	4613      	mov	r3, r2
 80029f8:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a11      	ldr	r2, [pc, #68]	; (8002a60 <u8x8_SetupDefaults+0x58>)
 8002a1a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <u8x8_SetupDefaults+0x58>)
 8002a20:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a0e      	ldr	r2, [pc, #56]	; (8002a60 <u8x8_SetupDefaults+0x58>)
 8002a26:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a0d      	ldr	r2, [pc, #52]	; (8002a60 <u8x8_SetupDefaults+0x58>)
 8002a2c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	22ff      	movs	r2, #255	; 0xff
 8002a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	22ff      	movs	r2, #255	; 0xff
 8002a50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	080029e9 	.word	0x080029e9

08002a64 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
 8002a70:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f7ff ffc8 	bl	8002a08 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f7ff ff58 	bl	8002946 <u8x8_SetupMemory>
}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
	...

08002aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	rotationSteps(dreal, dimag);
 8002aa6:	4946      	ldr	r1, [pc, #280]	; (8002bc0 <main+0x120>)
 8002aa8:	4846      	ldr	r0, [pc, #280]	; (8002bc4 <main+0x124>)
 8002aaa:	f000 fcb5 	bl	8003418 <rotationSteps>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aae:	f001 f99e 	bl	8003dee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ab2:	f000 f8a1 	bl	8002bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ab6:	f000 fab9 	bl	800302c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002aba:	f000 fa87 	bl	8002fcc <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8002abe:	f000 f961 	bl	8002d84 <MX_CAN1_Init>
  MX_I2C1_Init();
 8002ac2:	f000 f9d3 	bl	8002e6c <MX_I2C1_Init>
  MX_ADC1_Init();
 8002ac6:	f000 f8f9 	bl	8002cbc <MX_ADC1_Init>
  MX_DAC1_Init();
 8002aca:	f000 f993 	bl	8002df4 <MX_DAC1_Init>
  MX_TIM6_Init();
 8002ace:	f000 fa11 	bl	8002ef4 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002ad2:	f000 fa45 	bl	8002f60 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim7);
 8002ad6:	483c      	ldr	r0, [pc, #240]	; (8002bc8 <main+0x128>)
 8002ad8:	f005 ffa0 	bl	8008a1c <HAL_TIM_Base_Start>

	HAL_TIM_Base_Start_IT(&htim6);
 8002adc:	483b      	ldr	r0, [pc, #236]	; (8002bcc <main+0x12c>)
 8002ade:	f005 ffe9 	bl	8008ab4 <HAL_TIM_Base_Start_IT>

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	483a      	ldr	r0, [pc, #232]	; (8002bd0 <main+0x130>)
 8002ae6:	f002 fff1 	bl	8005acc <HAL_DAC_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002aea:	2110      	movs	r1, #16
 8002aec:	4838      	ldr	r0, [pc, #224]	; (8002bd0 <main+0x130>)
 8002aee:	f002 ffed 	bl	8005acc <HAL_DAC_Start>

	setOutMuxBit(DRST_BIT, GPIO_PIN_RESET);
 8002af2:	2304      	movs	r3, #4
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 fbd3 	bl	80032a4 <setOutMuxBit>
	delayMicro(2);
 8002afe:	2002      	movs	r0, #2
 8002b00:	f000 fb20 	bl	8003144 <delayMicro>
	setOutMuxBit(DRST_BIT, GPIO_PIN_SET);
 8002b04:	2304      	movs	r3, #4
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2101      	movs	r1, #1
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 fbca 	bl	80032a4 <setOutMuxBit>
	u8g2_Setup_ssd1305_i2c_128x32_noname_f(&u8g2, U8G2_R0, u8x8_byte_i2c,
 8002b10:	4b30      	ldr	r3, [pc, #192]	; (8002bd4 <main+0x134>)
 8002b12:	4a31      	ldr	r2, [pc, #196]	; (8002bd8 <main+0x138>)
 8002b14:	4931      	ldr	r1, [pc, #196]	; (8002bdc <main+0x13c>)
 8002b16:	4832      	ldr	r0, [pc, #200]	; (8002be0 <main+0x140>)
 8002b18:	f7fe fb18 	bl	800114c <u8g2_Setup_ssd1305_i2c_128x32_noname_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&u8g2);
 8002b1c:	4830      	ldr	r0, [pc, #192]	; (8002be0 <main+0x140>)
 8002b1e:	f7ff ff21 	bl	8002964 <u8x8_InitDisplay>
	u8g2_ClearDisplay(&u8g2);
 8002b22:	482f      	ldr	r0, [pc, #188]	; (8002be0 <main+0x140>)
 8002b24:	f7fe faed 	bl	8001102 <u8g2_ClearDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 8002b28:	2100      	movs	r1, #0
 8002b2a:	482d      	ldr	r0, [pc, #180]	; (8002be0 <main+0x140>)
 8002b2c:	f7ff ff29 	bl	8002982 <u8x8_SetPowerSave>
	setOutMuxBit(DEN_BIT, GPIO_PIN_SET);
 8002b30:	2303      	movs	r3, #3
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2101      	movs	r1, #1
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fbb4 	bl	80032a4 <setOutMuxBit>

	setCANFilter(0x123, 0x7ff, 0);
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8002b42:	f240 1023 	movw	r0, #291	; 0x123
 8002b46:	f000 fb17 	bl	8003178 <setCANFilter>
	HAL_CAN_Start(&hcan1);
 8002b4a:	4826      	ldr	r0, [pc, #152]	; (8002be4 <main+0x144>)
 8002b4c:	f002 fa25 	bl	8004f9a <HAL_CAN_Start>
//	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
//	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY);

	serialPrintln("charIOT-Key-C");
 8002b50:	4825      	ldr	r0, [pc, #148]	; (8002be8 <main+0x148>)
 8002b52:	f000 fad9 	bl	8003108 <serialPrintln>

	while (1) {

		CAN_TX(0x123, TX_Message);
 8002b56:	4925      	ldr	r1, [pc, #148]	; (8002bec <main+0x14c>)
 8002b58:	f240 1023 	movw	r0, #291	; 0x123
 8002b5c:	f000 fb40 	bl	80031e0 <CAN_TX>

		uint32_t ID = 0x111;
 8002b60:	f240 1311 	movw	r3, #273	; 0x111
 8002b64:	60fb      	str	r3, [r7, #12]
		uint8_t RX_Message[8] = { 0 };
 8002b66:	2300      	movs	r3, #0
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]
		char IDtext[2];

		while (CAN_CheckRXLevel()) {
 8002b6e:	e006      	b.n	8002b7e <main+0xde>
			CAN_RX(&ID, RX_Message);
 8002b70:	1d3a      	adds	r2, r7, #4
 8002b72:	f107 030c 	add.w	r3, r7, #12
 8002b76:	4611      	mov	r1, r2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 fb73 	bl	8003264 <CAN_RX>
		while (CAN_CheckRXLevel()) {
 8002b7e:	f000 fb65 	bl	800324c <CAN_CheckRXLevel>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f3      	bne.n	8002b70 <main+0xd0>
		}

		sprintf(IDtext, "%lX", ID);
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	463b      	mov	r3, r7
 8002b8c:	4918      	ldr	r1, [pc, #96]	; (8002bf0 <main+0x150>)
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f007 f9e2 	bl	8009f58 <siprintf>

		u8g2_ClearBuffer(&u8g2);
 8002b94:	4812      	ldr	r0, [pc, #72]	; (8002be0 <main+0x140>)
 8002b96:	f7fe f9d9 	bl	8000f4c <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8002b9a:	4916      	ldr	r1, [pc, #88]	; (8002bf4 <main+0x154>)
 8002b9c:	4810      	ldr	r0, [pc, #64]	; (8002be0 <main+0x140>)
 8002b9e:	f7ff f885 	bl	8001cac <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 2, 20, IDtext);
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	2214      	movs	r2, #20
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	480d      	ldr	r0, [pc, #52]	; (8002be0 <main+0x140>)
 8002baa:	f7fe ffdd 	bl	8001b68 <u8g2_DrawStr>
		u8g2_SendBuffer(&u8g2);
 8002bae:	480c      	ldr	r0, [pc, #48]	; (8002be0 <main+0x140>)
 8002bb0:	f7fe fa3f 	bl	8001032 <u8g2_SendBuffer>

		HAL_Delay(1000);
 8002bb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bb8:	f001 f952 	bl	8003e60 <HAL_Delay>
	while (1) {
 8002bbc:	e7cb      	b.n	8002b56 <main+0xb6>
 8002bbe:	bf00      	nop
 8002bc0:	2000059c 	.word	0x2000059c
 8002bc4:	2000056c 	.word	0x2000056c
 8002bc8:	20000408 	.word	0x20000408
 8002bcc:	200003bc 	.word	0x200003bc
 8002bd0:	20000354 	.word	0x20000354
 8002bd4:	0800332d 	.word	0x0800332d
 8002bd8:	0800334d 	.word	0x0800334d
 8002bdc:	0800ca3c 	.word	0x0800ca3c
 8002be0:	200004d8 	.word	0x200004d8
 8002be4:	2000032c 	.word	0x2000032c
 8002be8:	0800c57c 	.word	0x0800c57c
 8002bec:	20000004 	.word	0x20000004
 8002bf0:	0800c58c 	.word	0x0800c58c
 8002bf4:	0800c5ac 	.word	0x0800c5ac

08002bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b096      	sub	sp, #88	; 0x58
 8002bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bfe:	f107 0314 	add.w	r3, r7, #20
 8002c02:	2244      	movs	r2, #68	; 0x44
 8002c04:	2100      	movs	r1, #0
 8002c06:	4618      	mov	r0, r3
 8002c08:	f007 f8fa 	bl	8009e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c0c:	463b      	mov	r3, r7
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	60da      	str	r2, [r3, #12]
 8002c18:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002c1a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002c1e:	f004 fced 	bl	80075fc <HAL_PWREx_ControlVoltageScaling>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002c28:	f000 fd62 	bl	80036f0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c2c:	f004 fcc8 	bl	80075c0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <SystemClock_Config+0xc0>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c36:	4a20      	ldr	r2, [pc, #128]	; (8002cb8 <SystemClock_Config+0xc0>)
 8002c38:	f023 0318 	bic.w	r3, r3, #24
 8002c3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002c40:	2314      	movs	r3, #20
 8002c42:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c44:	2301      	movs	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002c50:	2360      	movs	r3, #96	; 0x60
 8002c52:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c54:	2302      	movs	r3, #2
 8002c56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002c60:	2328      	movs	r3, #40	; 0x28
 8002c62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002c64:	2307      	movs	r3, #7
 8002c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c70:	f107 0314 	add.w	r3, r7, #20
 8002c74:	4618      	mov	r0, r3
 8002c76:	f004 fd17 	bl	80076a8 <HAL_RCC_OscConfig>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002c80:	f000 fd36 	bl	80036f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c84:	230f      	movs	r3, #15
 8002c86:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c94:	2300      	movs	r3, #0
 8002c96:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c98:	463b      	mov	r3, r7
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f005 f917 	bl	8007ed0 <HAL_RCC_ClockConfig>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002ca8:	f000 fd22 	bl	80036f0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002cac:	f005 fd5c 	bl	8008768 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002cb0:	bf00      	nop
 8002cb2:	3758      	adds	r7, #88	; 0x58
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000

08002cbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002cc2:	463b      	mov	r3, r7
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
 8002cd0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002cd2:	4b29      	ldr	r3, [pc, #164]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cd4:	4a29      	ldr	r2, [pc, #164]	; (8002d7c <MX_ADC1_Init+0xc0>)
 8002cd6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002cd8:	4b27      	ldr	r3, [pc, #156]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002cde:	4b26      	ldr	r3, [pc, #152]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ce4:	4b24      	ldr	r3, [pc, #144]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002cea:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002cf0:	4b21      	ldr	r3, [pc, #132]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cf2:	2204      	movs	r2, #4
 8002cf4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002cf6:	4b20      	ldr	r3, [pc, #128]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002cfc:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002d02:	4b1d      	ldr	r3, [pc, #116]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d08:	4b1b      	ldr	r3, [pc, #108]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d10:	4b19      	ldr	r3, [pc, #100]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d16:	4b18      	ldr	r3, [pc, #96]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d1c:	4b16      	ldr	r3, [pc, #88]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d24:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002d2a:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d32:	4811      	ldr	r0, [pc, #68]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d34:	f001 fa44 	bl	80041c0 <HAL_ADC_Init>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002d3e:	f000 fcd7 	bl	80036f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <MX_ADC1_Init+0xc4>)
 8002d44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d46:	2306      	movs	r3, #6
 8002d48:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002d4e:	237f      	movs	r3, #127	; 0x7f
 8002d50:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002d52:	2304      	movs	r3, #4
 8002d54:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d5a:	463b      	mov	r3, r7
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4806      	ldr	r0, [pc, #24]	; (8002d78 <MX_ADC1_Init+0xbc>)
 8002d60:	f001 fb76 	bl	8004450 <HAL_ADC_ConfigChannel>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002d6a:	f000 fcc1 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d6e:	bf00      	nop
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	200002c8 	.word	0x200002c8
 8002d7c:	50040000 	.word	0x50040000
 8002d80:	14f00020 	.word	0x14f00020

08002d84 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002d88:	4b18      	ldr	r3, [pc, #96]	; (8002dec <MX_CAN1_Init+0x68>)
 8002d8a:	4a19      	ldr	r2, [pc, #100]	; (8002df0 <MX_CAN1_Init+0x6c>)
 8002d8c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8002d8e:	4b17      	ldr	r3, [pc, #92]	; (8002dec <MX_CAN1_Init+0x68>)
 8002d90:	2228      	movs	r2, #40	; 0x28
 8002d92:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002d94:	4b15      	ldr	r3, [pc, #84]	; (8002dec <MX_CAN1_Init+0x68>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002d9a:	4b14      	ldr	r3, [pc, #80]	; (8002dec <MX_CAN1_Init+0x68>)
 8002d9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002da0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <MX_CAN1_Init+0x68>)
 8002da4:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002da8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002daa:	4b10      	ldr	r3, [pc, #64]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002db0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002db2:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <MX_CAN1_Init+0x68>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002dc4:	4b09      	ldr	r3, [pc, #36]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002dca:	4b08      	ldr	r3, [pc, #32]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002dd0:	4b06      	ldr	r3, [pc, #24]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002dd6:	4805      	ldr	r0, [pc, #20]	; (8002dec <MX_CAN1_Init+0x68>)
 8002dd8:	f001 ff1a 	bl	8004c10 <HAL_CAN_Init>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8002de2:	f000 fc85 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002de6:	bf00      	nop
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	2000032c 	.word	0x2000032c
 8002df0:	40006400 	.word	0x40006400

08002df4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	; 0x28
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	2224      	movs	r2, #36	; 0x24
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f006 fffd 	bl	8009e00 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002e06:	4b17      	ldr	r3, [pc, #92]	; (8002e64 <MX_DAC1_Init+0x70>)
 8002e08:	4a17      	ldr	r2, [pc, #92]	; (8002e68 <MX_DAC1_Init+0x74>)
 8002e0a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002e0c:	4815      	ldr	r0, [pc, #84]	; (8002e64 <MX_DAC1_Init+0x70>)
 8002e0e:	f002 fe3b 	bl	8005a88 <HAL_DAC_Init>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002e18:	f000 fc6a 	bl	80036f0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002e20:	2304      	movs	r3, #4
 8002e22:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002e30:	1d3b      	adds	r3, r7, #4
 8002e32:	2200      	movs	r2, #0
 8002e34:	4619      	mov	r1, r3
 8002e36:	480b      	ldr	r0, [pc, #44]	; (8002e64 <MX_DAC1_Init+0x70>)
 8002e38:	f002 ff1e 	bl	8005c78 <HAL_DAC_ConfigChannel>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002e42:	f000 fc55 	bl	80036f0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	2210      	movs	r2, #16
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4805      	ldr	r0, [pc, #20]	; (8002e64 <MX_DAC1_Init+0x70>)
 8002e4e:	f002 ff13 	bl	8005c78 <HAL_DAC_ConfigChannel>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8002e58:	f000 fc4a 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002e5c:	bf00      	nop
 8002e5e:	3728      	adds	r7, #40	; 0x28
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	20000354 	.word	0x20000354
 8002e68:	40007400 	.word	0x40007400

08002e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e70:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e72:	4a1e      	ldr	r2, [pc, #120]	; (8002eec <MX_I2C1_Init+0x80>)
 8002e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F33;
 8002e76:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e78:	4a1d      	ldr	r2, [pc, #116]	; (8002ef0 <MX_I2C1_Init+0x84>)
 8002e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e7c:	4b1a      	ldr	r3, [pc, #104]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e82:	4b19      	ldr	r3, [pc, #100]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e8e:	4b16      	ldr	r3, [pc, #88]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e94:	4b14      	ldr	r3, [pc, #80]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e9a:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ea0:	4b11      	ldr	r3, [pc, #68]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ea6:	4810      	ldr	r0, [pc, #64]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002ea8:	f003 f9dc 	bl	8006264 <HAL_I2C_Init>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002eb2:	f000 fc1d 	bl	80036f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	480b      	ldr	r0, [pc, #44]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002eba:	f004 fac9 	bl	8007450 <HAL_I2CEx_ConfigAnalogFilter>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ec4:	f000 fc14 	bl	80036f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4807      	ldr	r0, [pc, #28]	; (8002ee8 <MX_I2C1_Init+0x7c>)
 8002ecc:	f004 fb0b 	bl	80074e6 <HAL_I2CEx_ConfigDigitalFilter>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ed6:	f000 fc0b 	bl	80036f0 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002eda:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002ede:	f004 fb4f 	bl	8007580 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000368 	.word	0x20000368
 8002eec:	40005400 	.word	0x40005400
 8002ef0:	00300f33 	.word	0x00300f33

08002ef4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002efa:	1d3b      	adds	r3, r7, #4
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002f04:	4b14      	ldr	r3, [pc, #80]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f06:	4a15      	ldr	r2, [pc, #84]	; (8002f5c <MX_TIM6_Init+0x68>)
 8002f08:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002f0a:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 3636-1;
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f18:	f640 6233 	movw	r2, #3635	; 0xe33
 8002f1c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002f24:	480c      	ldr	r0, [pc, #48]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f26:	f005 fd21 	bl	800896c <HAL_TIM_Base_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002f30:	f000 fbde 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f34:	2320      	movs	r3, #32
 8002f36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002f3c:	1d3b      	adds	r3, r7, #4
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4805      	ldr	r0, [pc, #20]	; (8002f58 <MX_TIM6_Init+0x64>)
 8002f42:	f005 ffb7 	bl	8008eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002f4c:	f000 fbd0 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002f50:	bf00      	nop
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	200003bc 	.word	0x200003bc
 8002f5c:	40001000 	.word	0x40001000

08002f60 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f66:	1d3b      	adds	r3, r7, #4
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <MX_TIM7_Init+0x68>)
 8002f74:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 80-1;
 8002f76:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f78:	224f      	movs	r2, #79	; 0x4f
 8002f7a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f88:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f8a:	4b0e      	ldr	r3, [pc, #56]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f90:	480c      	ldr	r0, [pc, #48]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002f92:	f005 fceb 	bl	800896c <HAL_TIM_Base_Init>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002f9c:	f000 fba8 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002fa8:	1d3b      	adds	r3, r7, #4
 8002faa:	4619      	mov	r1, r3
 8002fac:	4805      	ldr	r0, [pc, #20]	; (8002fc4 <MX_TIM7_Init+0x64>)
 8002fae:	f005 ff81 	bl	8008eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002fb8:	f000 fb9a 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002fbc:	bf00      	nop
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	20000408 	.word	0x20000408
 8002fc8:	40001400 	.word	0x40001400

08002fcc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fd0:	4b14      	ldr	r3, [pc, #80]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002fd2:	4a15      	ldr	r2, [pc, #84]	; (8003028 <MX_USART2_UART_Init+0x5c>)
 8002fd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fd6:	4b13      	ldr	r3, [pc, #76]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002fd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fde:	4b11      	ldr	r3, [pc, #68]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fea:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002ff2:	220c      	movs	r2, #12
 8002ff4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ffc:	4b09      	ldr	r3, [pc, #36]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003002:	4b08      	ldr	r3, [pc, #32]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8003004:	2200      	movs	r2, #0
 8003006:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003008:	4b06      	ldr	r3, [pc, #24]	; (8003024 <MX_USART2_UART_Init+0x58>)
 800300a:	2200      	movs	r2, #0
 800300c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800300e:	4805      	ldr	r0, [pc, #20]	; (8003024 <MX_USART2_UART_Init+0x58>)
 8003010:	f005 ffd4 	bl	8008fbc <HAL_UART_Init>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800301a:	f000 fb69 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800301e:	bf00      	nop
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000454 	.word	0x20000454
 8003028:	40004400 	.word	0x40004400

0800302c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003032:	f107 030c 	add.w	r3, r7, #12
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	609a      	str	r2, [r3, #8]
 800303e:	60da      	str	r2, [r3, #12]
 8003040:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003042:	4b2f      	ldr	r3, [pc, #188]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003046:	4a2e      	ldr	r2, [pc, #184]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800304e:	4b2c      	ldr	r3, [pc, #176]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800305a:	4b29      	ldr	r3, [pc, #164]	; (8003100 <MX_GPIO_Init+0xd4>)
 800305c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305e:	4a28      	ldr	r2, [pc, #160]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003066:	4b26      	ldr	r3, [pc, #152]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	607b      	str	r3, [r7, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003072:	4b23      	ldr	r3, [pc, #140]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003076:	4a22      	ldr	r2, [pc, #136]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003078:	f043 0302 	orr.w	r3, r3, #2
 800307c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800307e:	4b20      	ldr	r3, [pc, #128]	; (8003100 <MX_GPIO_Init+0xd4>)
 8003080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800308a:	2200      	movs	r2, #0
 800308c:	2140      	movs	r1, #64	; 0x40
 800308e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003092:	f003 f8cf 	bl	8006234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 8003096:	2200      	movs	r2, #0
 8003098:	213b      	movs	r1, #59	; 0x3b
 800309a:	481a      	ldr	r0, [pc, #104]	; (8003104 <MX_GPIO_Init+0xd8>)
 800309c:	f003 f8ca 	bl	8006234 <HAL_GPIO_WritePin>
                          |OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : C0_Pin C2_Pin C1_Pin C3_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C2_Pin|C1_Pin|C3_Pin;
 80030a0:	f44f 7362 	mov.w	r3, #904	; 0x388
 80030a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a6:	2300      	movs	r3, #0
 80030a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ae:	f107 030c 	add.w	r3, r7, #12
 80030b2:	4619      	mov	r1, r3
 80030b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030b8:	f002 ff52 	bl	8005f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : REN_Pin */
  GPIO_InitStruct.Pin = REN_Pin;
 80030bc:	2340      	movs	r3, #64	; 0x40
 80030be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c0:	2301      	movs	r3, #1
 80030c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c8:	2300      	movs	r3, #0
 80030ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(REN_GPIO_Port, &GPIO_InitStruct);
 80030cc:	f107 030c 	add.w	r3, r7, #12
 80030d0:	4619      	mov	r1, r3
 80030d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030d6:	f002 ff43 	bl	8005f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : RA0_Pin RA1_Pin LED_BUILTIN_Pin RA2_Pin
                           OUT_Pin */
  GPIO_InitStruct.Pin = RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 80030da:	233b      	movs	r3, #59	; 0x3b
 80030dc:	60fb      	str	r3, [r7, #12]
                          |OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030de:	2301      	movs	r3, #1
 80030e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ea:	f107 030c 	add.w	r3, r7, #12
 80030ee:	4619      	mov	r1, r3
 80030f0:	4804      	ldr	r0, [pc, #16]	; (8003104 <MX_GPIO_Init+0xd8>)
 80030f2:	f002 ff35 	bl	8005f60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80030f6:	bf00      	nop
 80030f8:	3720      	adds	r7, #32
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40021000 	.word	0x40021000
 8003104:	48000400 	.word	0x48000400

08003108 <serialPrintln>:

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);

}

void serialPrintln(char val[]) {
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7fd f85d 	bl	80001d0 <strlen>
 8003116:	4603      	mov	r3, r0
 8003118:	b29a      	uxth	r2, r3
 800311a:	230a      	movs	r3, #10
 800311c:	6879      	ldr	r1, [r7, #4]
 800311e:	4808      	ldr	r0, [pc, #32]	; (8003140 <serialPrintln+0x38>)
 8003120:	f005 ff9a 	bl	8009058 <HAL_UART_Transmit>
	char rn[2] = "\r\n";
 8003124:	f640 230d 	movw	r3, #2573	; 0xa0d
 8003128:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t*) rn, 2, 10);
 800312a:	f107 010c 	add.w	r1, r7, #12
 800312e:	230a      	movs	r3, #10
 8003130:	2202      	movs	r2, #2
 8003132:	4803      	ldr	r0, [pc, #12]	; (8003140 <serialPrintln+0x38>)
 8003134:	f005 ff90 	bl	8009058 <HAL_UART_Transmit>

}
 8003138:	bf00      	nop
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20000454 	.word	0x20000454

08003144 <delayMicro>:

void delayMicro(uint16_t us) {
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	80fb      	strh	r3, [r7, #6]

	htim7.Instance->CNT = 0;
 800314e:	4b09      	ldr	r3, [pc, #36]	; (8003174 <delayMicro+0x30>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2200      	movs	r2, #0
 8003154:	625a      	str	r2, [r3, #36]	; 0x24
	while (htim7.Instance->CNT < us)
 8003156:	bf00      	nop
 8003158:	4b06      	ldr	r3, [pc, #24]	; (8003174 <delayMicro+0x30>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800315e:	88fb      	ldrh	r3, [r7, #6]
 8003160:	429a      	cmp	r2, r3
 8003162:	d3f9      	bcc.n	8003158 <delayMicro+0x14>
		;

}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	20000408 	.word	0x20000408

08003178 <setCANFilter>:

uint32_t setCANFilter(uint32_t filterID, uint32_t maskID, uint32_t filterBank) {
 8003178:	b580      	push	{r7, lr}
 800317a:	b08e      	sub	sp, #56	; 0x38
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]

	CAN_FilterTypeDef filterInfo = { 0 };
 8003184:	f107 0310 	add.w	r3, r7, #16
 8003188:	2228      	movs	r2, #40	; 0x28
 800318a:	2100      	movs	r1, #0
 800318c:	4618      	mov	r0, r3
 800318e:	f006 fe37 	bl	8009e00 <memset>

	filterInfo.FilterIdHigh = (filterID << 5) & 0xffe0;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	015b      	lsls	r3, r3, #5
 8003196:	b29b      	uxth	r3, r3
 8003198:	613b      	str	r3, [r7, #16]
	filterInfo.FilterIdLow = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
	filterInfo.FilterMaskIdHigh = (maskID << 5) & 0xffe0;
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	015b      	lsls	r3, r3, #5
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	61bb      	str	r3, [r7, #24]
	filterInfo.FilterMaskIdLow = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61fb      	str	r3, [r7, #28]
	filterInfo.FilterFIFOAssignment = 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	623b      	str	r3, [r7, #32]
	filterInfo.FilterBank = filterBank & 0xf;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	627b      	str	r3, [r7, #36]	; 0x24
	filterInfo.FilterMode = CAN_FILTERMODE_IDMASK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	62bb      	str	r3, [r7, #40]	; 0x28
	filterInfo.FilterScale = CAN_FILTERSCALE_32BIT;
 80031ba:	2301      	movs	r3, #1
 80031bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	filterInfo.FilterActivation = CAN_FILTER_ENABLE;
 80031be:	2301      	movs	r3, #1
 80031c0:	633b      	str	r3, [r7, #48]	; 0x30
	filterInfo.SlaveStartFilterBank = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	637b      	str	r3, [r7, #52]	; 0x34

	return (uint32_t) HAL_CAN_ConfigFilter(&hcan1, &filterInfo);
 80031c6:	f107 0310 	add.w	r3, r7, #16
 80031ca:	4619      	mov	r1, r3
 80031cc:	4803      	ldr	r0, [pc, #12]	; (80031dc <setCANFilter+0x64>)
 80031ce:	f001 fe1a 	bl	8004e06 <HAL_CAN_ConfigFilter>
 80031d2:	4603      	mov	r3, r0

}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3738      	adds	r7, #56	; 0x38
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	2000032c 	.word	0x2000032c

080031e0 <CAN_TX>:

uint32_t CAN_TX(uint32_t ID, uint8_t data[8]) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]

	serialPrintln("TX start");
 80031ea:	4816      	ldr	r0, [pc, #88]	; (8003244 <CAN_TX+0x64>)
 80031ec:	f7ff ff8c 	bl	8003108 <serialPrintln>

	CAN_TxHeaderTypeDef txHeader = { 0 };
 80031f0:	f107 0308 	add.w	r3, r7, #8
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	609a      	str	r2, [r3, #8]
 80031fc:	60da      	str	r2, [r3, #12]
 80031fe:	611a      	str	r2, [r3, #16]
 8003200:	615a      	str	r2, [r3, #20]

	txHeader.StdId = ID & 0x7ff;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003208:	60bb      	str	r3, [r7, #8]
	txHeader.ExtId = 0;
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
	txHeader.IDE = CAN_ID_STD;
 800320e:	2300      	movs	r3, #0
 8003210:	613b      	str	r3, [r7, #16]
	txHeader.RTR = CAN_RTR_DATA;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
	txHeader.DLC = 8;
 8003216:	2308      	movs	r3, #8
 8003218:	61bb      	str	r3, [r7, #24]
	txHeader.TransmitGlobalTime = DISABLE;
 800321a:	2300      	movs	r3, #0
 800321c:	773b      	strb	r3, [r7, #28]

	while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1))
 800321e:	bf00      	nop
 8003220:	4809      	ldr	r0, [pc, #36]	; (8003248 <CAN_TX+0x68>)
 8003222:	f001 ffce 	bl	80051c2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0f9      	beq.n	8003220 <CAN_TX+0x40>
		;

	return (uint32_t) HAL_CAN_AddTxMessage(&hcan1, &txHeader, data, NULL);
 800322c:	f107 0108 	add.w	r1, r7, #8
 8003230:	2300      	movs	r3, #0
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	4804      	ldr	r0, [pc, #16]	; (8003248 <CAN_TX+0x68>)
 8003236:	f001 fef4 	bl	8005022 <HAL_CAN_AddTxMessage>
 800323a:	4603      	mov	r3, r0

}
 800323c:	4618      	mov	r0, r3
 800323e:	3720      	adds	r7, #32
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	0800c590 	.word	0x0800c590
 8003248:	2000032c 	.word	0x2000032c

0800324c <CAN_CheckRXLevel>:

uint32_t CAN_CheckRXLevel() {
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0

	return HAL_CAN_GetRxFifoFillLevel(&hcan1, 0);
 8003250:	2100      	movs	r1, #0
 8003252:	4803      	ldr	r0, [pc, #12]	; (8003260 <CAN_CheckRXLevel+0x14>)
 8003254:	f002 f8fc 	bl	8005450 <HAL_CAN_GetRxFifoFillLevel>
 8003258:	4603      	mov	r3, r0

}
 800325a:	4618      	mov	r0, r3
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	2000032c 	.word	0x2000032c

08003264 <CAN_RX>:

uint32_t CAN_RX(uint32_t* ID, uint8_t data[8]) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b08a      	sub	sp, #40	; 0x28
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]

	CAN_RxHeaderTypeDef rxHeader;

	while (!HAL_CAN_GetRxFifoFillLevel(&hcan1, 0))
 800326e:	bf00      	nop
 8003270:	2100      	movs	r1, #0
 8003272:	480b      	ldr	r0, [pc, #44]	; (80032a0 <CAN_RX+0x3c>)
 8003274:	f002 f8ec 	bl	8005450 <HAL_CAN_GetRxFifoFillLevel>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d0f8      	beq.n	8003270 <CAN_RX+0xc>
		;

	uint32_t result = (uint32_t) HAL_CAN_GetRxMessage(&hcan1, 0, &rxHeader,
 800327e:	f107 0208 	add.w	r2, r7, #8
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2100      	movs	r1, #0
 8003286:	4806      	ldr	r0, [pc, #24]	; (80032a0 <CAN_RX+0x3c>)
 8003288:	f001 ffd0 	bl	800522c <HAL_CAN_GetRxMessage>
 800328c:	4603      	mov	r3, r0
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
			data);

	*ID = rxHeader.StdId;
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	601a      	str	r2, [r3, #0]

	return result;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24

}
 8003298:	4618      	mov	r0, r3
 800329a:	3728      	adds	r7, #40	; 0x28
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	2000032c 	.word	0x2000032c

080032a4 <setOutMuxBit>:

void setOutMuxBit(const uint8_t bitIdx, const bool value) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	460a      	mov	r2, r1
 80032ae:	71fb      	strb	r3, [r7, #7]
 80032b0:	4613      	mov	r3, r2
 80032b2:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 80032b4:	2200      	movs	r2, #0
 80032b6:	2140      	movs	r1, #64	; 0x40
 80032b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032bc:	f002 ffba 	bl	8006234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, bitIdx & 0x01);
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	2101      	movs	r1, #1
 80032cc:	4816      	ldr	r0, [pc, #88]	; (8003328 <setOutMuxBit+0x84>)
 80032ce:	f002 ffb1 	bl	8006234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, bitIdx & 0x02);
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
 80032dc:	2102      	movs	r1, #2
 80032de:	4812      	ldr	r0, [pc, #72]	; (8003328 <setOutMuxBit+0x84>)
 80032e0:	f002 ffa8 	bl	8006234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, bitIdx & 0x04);
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	461a      	mov	r2, r3
 80032ee:	2110      	movs	r1, #16
 80032f0:	480d      	ldr	r0, [pc, #52]	; (8003328 <setOutMuxBit+0x84>)
 80032f2:	f002 ff9f 	bl	8006234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, value);
 80032f6:	79bb      	ldrb	r3, [r7, #6]
 80032f8:	461a      	mov	r2, r3
 80032fa:	2120      	movs	r1, #32
 80032fc:	480a      	ldr	r0, [pc, #40]	; (8003328 <setOutMuxBit+0x84>)
 80032fe:	f002 ff99 	bl	8006234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 8003302:	2201      	movs	r2, #1
 8003304:	2140      	movs	r1, #64	; 0x40
 8003306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800330a:	f002 ff93 	bl	8006234 <HAL_GPIO_WritePin>
	delayMicro(2);
 800330e:	2002      	movs	r0, #2
 8003310:	f7ff ff18 	bl	8003144 <delayMicro>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003314:	2200      	movs	r2, #0
 8003316:	2140      	movs	r1, #64	; 0x40
 8003318:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800331c:	f002 ff8a 	bl	8006234 <HAL_GPIO_WritePin>

}
 8003320:	bf00      	nop
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	48000400 	.word	0x48000400

0800332c <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	460b      	mov	r3, r1
 8003338:	72fb      	strb	r3, [r7, #11]
 800333a:	4613      	mov	r3, r2
 800333c:	72bb      	strb	r3, [r7, #10]

	return 1;
 800333e:	2301      	movs	r3, #1

}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <u8x8_byte_i2c>:

uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af02      	add	r7, sp, #8
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	607b      	str	r3, [r7, #4]
 8003356:	460b      	mov	r3, r1
 8003358:	72fb      	strb	r3, [r7, #11]
 800335a:	4613      	mov	r3, r2
 800335c:	72bb      	strb	r3, [r7, #10]

	static uint8_t buffer[32];
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg) {
 800335e:	7afb      	ldrb	r3, [r7, #11]
 8003360:	3b14      	subs	r3, #20
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d847      	bhi.n	80033f6 <u8x8_byte_i2c+0xaa>
 8003366:	a201      	add	r2, pc, #4	; (adr r2, 800336c <u8x8_byte_i2c+0x20>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	080033fb 	.word	0x080033fb
 8003370:	080033f7 	.word	0x080033f7
 8003374:	080033f7 	.word	0x080033f7
 8003378:	080033a1 	.word	0x080033a1
 800337c:	080033d1 	.word	0x080033d1
 8003380:	080033d9 	.word	0x080033d9
 8003384:	080033f7 	.word	0x080033f7
 8003388:	080033f7 	.word	0x080033f7
 800338c:	080033f7 	.word	0x080033f7
 8003390:	080033f7 	.word	0x080033f7
 8003394:	080033f7 	.word	0x080033f7
 8003398:	080033f7 	.word	0x080033f7
 800339c:	080033fb 	.word	0x080033fb
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	617b      	str	r3, [r7, #20]
		while (arg_int > 0) {
 80033a4:	e010      	b.n	80033c8 <u8x8_byte_i2c+0x7c>
			buffer[buf_idx++] = *data;
 80033a6:	4b18      	ldr	r3, [pc, #96]	; (8003408 <u8x8_byte_i2c+0xbc>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	b2d1      	uxtb	r1, r2
 80033ae:	4a16      	ldr	r2, [pc, #88]	; (8003408 <u8x8_byte_i2c+0xbc>)
 80033b0:	7011      	strb	r1, [r2, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	7819      	ldrb	r1, [r3, #0]
 80033b8:	4b14      	ldr	r3, [pc, #80]	; (800340c <u8x8_byte_i2c+0xc0>)
 80033ba:	5499      	strb	r1, [r3, r2]
			data++;
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	3301      	adds	r3, #1
 80033c0:	617b      	str	r3, [r7, #20]
			arg_int--;
 80033c2:	7abb      	ldrb	r3, [r7, #10]
 80033c4:	3b01      	subs	r3, #1
 80033c6:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0) {
 80033c8:	7abb      	ldrb	r3, [r7, #10]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1eb      	bne.n	80033a6 <u8x8_byte_i2c+0x5a>
		}
		break;
 80033ce:	e015      	b.n	80033fc <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_INIT:
		break;
	case U8X8_MSG_BYTE_SET_DC:
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 80033d0:	4b0d      	ldr	r3, [pc, #52]	; (8003408 <u8x8_byte_i2c+0xbc>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
		break;
 80033d6:	e011      	b.n	80033fc <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, u8x8_GetI2CAddress(u8x8),
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033de:	b299      	uxth	r1, r3
 80033e0:	4b09      	ldr	r3, [pc, #36]	; (8003408 <u8x8_byte_i2c+0xbc>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	f04f 32ff 	mov.w	r2, #4294967295
 80033ea:	9200      	str	r2, [sp, #0]
 80033ec:	4a07      	ldr	r2, [pc, #28]	; (800340c <u8x8_byte_i2c+0xc0>)
 80033ee:	4808      	ldr	r0, [pc, #32]	; (8003410 <u8x8_byte_i2c+0xc4>)
 80033f0:	f002 ffc8 	bl	8006384 <HAL_I2C_Master_Transmit>
				(uint8_t*) buffer, buf_idx, HAL_MAX_DELAY);
		break;
 80033f4:	e002      	b.n	80033fc <u8x8_byte_i2c+0xb0>
	default:
		return 0;
 80033f6:	2300      	movs	r3, #0
 80033f8:	e001      	b.n	80033fe <u8x8_byte_i2c+0xb2>
		break;
 80033fa:	bf00      	nop
	}

	return 1;
 80033fc:	2301      	movs	r3, #1

}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	200005cc 	.word	0x200005cc
 800340c:	200005d0 	.word	0x200005d0
 8003410:	20000368 	.word	0x20000368
 8003414:	00000000 	.word	0x00000000

08003418 <rotationSteps>:

	return keysRead;

}

void rotationSteps(float *dreal, float *dimag) {
 8003418:	b5b0      	push	{r4, r5, r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]

	float phi;

	for (int i = 0; i < 12; i++) {
 8003422:	2300      	movs	r3, #0
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	e067      	b.n	80034f8 <rotationSteps+0xe0>

		phi = 2 * M_PI * fA * pow(2, (i - 9) / 12.0) / fs;
 8003428:	4b3b      	ldr	r3, [pc, #236]	; (8003518 <rotationSteps+0x100>)
 800342a:	4618      	mov	r0, r3
 800342c:	f7fd f88c 	bl	8000548 <__aeabi_f2d>
 8003430:	a335      	add	r3, pc, #212	; (adr r3, 8003508 <rotationSteps+0xf0>)
 8003432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003436:	f7fd f8df 	bl	80005f8 <__aeabi_dmul>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	4614      	mov	r4, r2
 8003440:	461d      	mov	r5, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3b09      	subs	r3, #9
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd f86c 	bl	8000524 <__aeabi_i2d>
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	4b32      	ldr	r3, [pc, #200]	; (800351c <rotationSteps+0x104>)
 8003452:	f7fd f9fb 	bl	800084c <__aeabi_ddiv>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	ec43 2b17 	vmov	d7, r2, r3
 800345e:	eeb0 1a47 	vmov.f32	s2, s14
 8003462:	eef0 1a67 	vmov.f32	s3, s15
 8003466:	ed9f 0b2a 	vldr	d0, [pc, #168]	; 8003510 <rotationSteps+0xf8>
 800346a:	f007 f9dd 	bl	800a828 <pow>
 800346e:	ec53 2b10 	vmov	r2, r3, d0
 8003472:	4620      	mov	r0, r4
 8003474:	4629      	mov	r1, r5
 8003476:	f7fd f8bf 	bl	80005f8 <__aeabi_dmul>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4614      	mov	r4, r2
 8003480:	461d      	mov	r5, r3
 8003482:	4b27      	ldr	r3, [pc, #156]	; (8003520 <rotationSteps+0x108>)
 8003484:	4618      	mov	r0, r3
 8003486:	f7fd f85f 	bl	8000548 <__aeabi_f2d>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4620      	mov	r0, r4
 8003490:	4629      	mov	r1, r5
 8003492:	f7fd f9db 	bl	800084c <__aeabi_ddiv>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4610      	mov	r0, r2
 800349c:	4619      	mov	r1, r3
 800349e:	f7fd fb83 	bl	8000ba8 <__aeabi_d2f>
 80034a2:	4603      	mov	r3, r0
 80034a4:	60bb      	str	r3, [r7, #8]
		dreal[i] = cos(phi);
 80034a6:	68b8      	ldr	r0, [r7, #8]
 80034a8:	f7fd f84e 	bl	8000548 <__aeabi_f2d>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	ec43 2b10 	vmov	d0, r2, r3
 80034b4:	f007 f90c 	bl	800a6d0 <cos>
 80034b8:	ec51 0b10 	vmov	r0, r1, d0
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	18d4      	adds	r4, r2, r3
 80034c4:	f7fd fb70 	bl	8000ba8 <__aeabi_d2f>
 80034c8:	4603      	mov	r3, r0
 80034ca:	6023      	str	r3, [r4, #0]
		dimag[i] = sin(phi);
 80034cc:	68b8      	ldr	r0, [r7, #8]
 80034ce:	f7fd f83b 	bl	8000548 <__aeabi_f2d>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	ec43 2b10 	vmov	d0, r2, r3
 80034da:	f007 f94d 	bl	800a778 <sin>
 80034de:	ec51 0b10 	vmov	r0, r1, d0
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	18d4      	adds	r4, r2, r3
 80034ea:	f7fd fb5d 	bl	8000ba8 <__aeabi_d2f>
 80034ee:	4603      	mov	r3, r0
 80034f0:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < 12; i++) {
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	3301      	adds	r3, #1
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2b0b      	cmp	r3, #11
 80034fc:	dd94      	ble.n	8003428 <rotationSteps+0x10>

	}

}
 80034fe:	bf00      	nop
 8003500:	bf00      	nop
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bdb0      	pop	{r4, r5, r7, pc}
 8003508:	54442d18 	.word	0x54442d18
 800350c:	401921fb 	.word	0x401921fb
 8003510:	00000000 	.word	0x00000000
 8003514:	40000000 	.word	0x40000000
 8003518:	43dc0000 	.word	0x43dc0000
 800351c:	40280000 	.word	0x40280000
 8003520:	46abe000 	.word	0x46abe000

08003524 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]

}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]

}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]

}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if (htim == &htim6) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a52      	ldr	r2, [pc, #328]	; (80036c8 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003580:	4293      	cmp	r3, r2
 8003582:	f040 8096 	bne.w	80036b2 <HAL_TIM_PeriodElapsedCallback+0x13e>

		HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8003586:	2201      	movs	r2, #1
 8003588:	2108      	movs	r1, #8
 800358a:	4850      	ldr	r0, [pc, #320]	; (80036cc <HAL_TIM_PeriodElapsedCallback+0x158>)
 800358c:	f002 fe52 	bl	8006234 <HAL_GPIO_WritePin>
		static float imag[12] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };

		float real2;
		float imag2;

		float Vadd = 0;
 8003590:	f04f 0300 	mov.w	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]

		uint16_t localKeys;

		localKeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 8003596:	4b4e      	ldr	r3, [pc, #312]	; (80036d0 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	837b      	strh	r3, [r7, #26]

		for (int i = 0; i < 12; i++) {
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	e062      	b.n	8003668 <HAL_TIM_PeriodElapsedCallback+0xf4>

			if (!(localKeys & 1)) {
 80035a2:	8b7b      	ldrh	r3, [r7, #26]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d157      	bne.n	800365c <HAL_TIM_PeriodElapsedCallback+0xe8>

				real2 = dreal[i] * real[i] - dimag[i] * imag[i];
 80035ac:	4a49      	ldr	r2, [pc, #292]	; (80036d4 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	ed93 7a00 	vldr	s14, [r3]
 80035b8:	4a47      	ldr	r2, [pc, #284]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4413      	add	r3, r2
 80035c0:	edd3 7a00 	vldr	s15, [r3]
 80035c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035c8:	4a44      	ldr	r2, [pc, #272]	; (80036dc <HAL_TIM_PeriodElapsedCallback+0x168>)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	edd3 6a00 	vldr	s13, [r3]
 80035d4:	4a42      	ldr	r2, [pc, #264]	; (80036e0 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	edd3 7a00 	vldr	s15, [r3]
 80035e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e8:	edc7 7a03 	vstr	s15, [r7, #12]
				imag2 = dimag[i] * real[i] + dreal[i] * imag[i];
 80035ec:	4a3b      	ldr	r2, [pc, #236]	; (80036dc <HAL_TIM_PeriodElapsedCallback+0x168>)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	ed93 7a00 	vldr	s14, [r3]
 80035f8:	4a37      	ldr	r2, [pc, #220]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	edd3 7a00 	vldr	s15, [r3]
 8003604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003608:	4a32      	ldr	r2, [pc, #200]	; (80036d4 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	edd3 6a00 	vldr	s13, [r3]
 8003614:	4a32      	ldr	r2, [pc, #200]	; (80036e0 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	edd3 7a00 	vldr	s15, [r3]
 8003620:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003624:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003628:	edc7 7a02 	vstr	s15, [r7, #8]

				real[i] = real2;
 800362c:	4a2a      	ldr	r2, [pc, #168]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	601a      	str	r2, [r3, #0]
				imag[i] = imag2;
 8003638:	4a29      	ldr	r2, [pc, #164]	; (80036e0 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	601a      	str	r2, [r3, #0]

				Vadd += real[i];
 8003644:	4a24      	ldr	r2, [pc, #144]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	ed97 7a07 	vldr	s14, [r7, #28]
 8003654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003658:	edc7 7a07 	vstr	s15, [r7, #28]

			}

			localKeys >>= 1;
 800365c:	8b7b      	ldrh	r3, [r7, #26]
 800365e:	085b      	lsrs	r3, r3, #1
 8003660:	837b      	strh	r3, [r7, #26]
		for (int i = 0; i < 12; i++) {
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	3301      	adds	r3, #1
 8003666:	617b      	str	r3, [r7, #20]
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2b0b      	cmp	r3, #11
 800366c:	dd99      	ble.n	80035a2 <HAL_TIM_PeriodElapsedCallback+0x2e>

		}

		// int16_t Vout = (int16_t) 1024 * Vadd / 12.0;
		int16_t Vout = (int16_t) 2000 * Vadd;
 800366e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003672:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80036e4 <HAL_TIM_PeriodElapsedCallback+0x170>
 8003676:	ee67 7a87 	vmul.f32	s15, s15, s14
 800367a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800367e:	ee17 3a90 	vmov	r3, s15
 8003682:	827b      	strh	r3, [r7, #18]

		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, Vout + 2048);
 8003684:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800368c:	2200      	movs	r2, #0
 800368e:	2100      	movs	r1, #0
 8003690:	4815      	ldr	r0, [pc, #84]	; (80036e8 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003692:	f002 fac2 	bl	8005c1a <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, Vout + 2048);
 8003696:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800369a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800369e:	2200      	movs	r2, #0
 80036a0:	2110      	movs	r1, #16
 80036a2:	4811      	ldr	r0, [pc, #68]	; (80036e8 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80036a4:	f002 fab9 	bl	8005c1a <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin,
 80036a8:	2200      	movs	r2, #0
 80036aa:	2108      	movs	r1, #8
 80036ac:	4807      	ldr	r0, [pc, #28]	; (80036cc <HAL_TIM_PeriodElapsedCallback+0x158>)
 80036ae:	f002 fdc1 	bl	8006234 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);

	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a0d      	ldr	r2, [pc, #52]	; (80036ec <HAL_TIM_PeriodElapsedCallback+0x178>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d101      	bne.n	80036c0 <HAL_TIM_PeriodElapsedCallback+0x14c>
    HAL_IncTick();
 80036bc:	f000 fbb0 	bl	8003e20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80036c0:	bf00      	nop
 80036c2:	3720      	adds	r7, #32
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	200003bc 	.word	0x200003bc
 80036cc:	48000400 	.word	0x48000400
 80036d0:	20000000 	.word	0x20000000
 80036d4:	2000056c 	.word	0x2000056c
 80036d8:	2000000c 	.word	0x2000000c
 80036dc:	2000059c 	.word	0x2000059c
 80036e0:	200005f0 	.word	0x200005f0
 80036e4:	44fa0000 	.word	0x44fa0000
 80036e8:	20000354 	.word	0x20000354
 80036ec:	40014400 	.word	0x40014400

080036f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036f4:	b672      	cpsid	i
}
 80036f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80036f8:	e7fe      	b.n	80036f8 <Error_Handler+0x8>
	...

080036fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003702:	4b11      	ldr	r3, [pc, #68]	; (8003748 <HAL_MspInit+0x4c>)
 8003704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003706:	4a10      	ldr	r2, [pc, #64]	; (8003748 <HAL_MspInit+0x4c>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	6613      	str	r3, [r2, #96]	; 0x60
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <HAL_MspInit+0x4c>)
 8003710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	607b      	str	r3, [r7, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800371a:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_MspInit+0x4c>)
 800371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371e:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <HAL_MspInit+0x4c>)
 8003720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003724:	6593      	str	r3, [r2, #88]	; 0x58
 8003726:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_MspInit+0x4c>)
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003732:	2200      	movs	r2, #0
 8003734:	210f      	movs	r1, #15
 8003736:	f06f 0001 	mvn.w	r0, #1
 800373a:	f002 f97b 	bl	8005a34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000

0800374c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b09e      	sub	sp, #120	; 0x78
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003764:	f107 0310 	add.w	r3, r7, #16
 8003768:	2254      	movs	r2, #84	; 0x54
 800376a:	2100      	movs	r1, #0
 800376c:	4618      	mov	r0, r3
 800376e:	f006 fb47 	bl	8009e00 <memset>
  if(hadc->Instance==ADC1)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a25      	ldr	r2, [pc, #148]	; (800380c <HAL_ADC_MspInit+0xc0>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d143      	bne.n	8003804 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800377c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003780:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003782:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003786:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003788:	2301      	movs	r3, #1
 800378a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800378c:	2301      	movs	r3, #1
 800378e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003790:	2310      	movs	r3, #16
 8003792:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003794:	2307      	movs	r3, #7
 8003796:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003798:	2302      	movs	r3, #2
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800379c:	2302      	movs	r3, #2
 800379e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80037a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037a6:	f107 0310 	add.w	r3, r7, #16
 80037aa:	4618      	mov	r0, r3
 80037ac:	f004 fde6 	bl	800837c <HAL_RCCEx_PeriphCLKConfig>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80037b6:	f7ff ff9b 	bl	80036f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80037ba:	4b15      	ldr	r3, [pc, #84]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037be:	4a14      	ldr	r2, [pc, #80]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80037c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037c6:	4b12      	ldr	r3, [pc, #72]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037ce:	60fb      	str	r3, [r7, #12]
 80037d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d2:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d6:	4a0e      	ldr	r2, [pc, #56]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037de:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <HAL_ADC_MspInit+0xc4>)
 80037e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = JOYY_Pin|JOYX_Pin;
 80037ea:	2303      	movs	r3, #3
 80037ec:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80037ee:	230b      	movs	r3, #11
 80037f0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80037fa:	4619      	mov	r1, r3
 80037fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003800:	f002 fbae 	bl	8005f60 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003804:	bf00      	nop
 8003806:	3778      	adds	r7, #120	; 0x78
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	50040000 	.word	0x50040000
 8003810:	40021000 	.word	0x40021000

08003814 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b08a      	sub	sp, #40	; 0x28
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800381c:	f107 0314 	add.w	r3, r7, #20
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	605a      	str	r2, [r3, #4]
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	60da      	str	r2, [r3, #12]
 800382a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a29      	ldr	r2, [pc, #164]	; (80038d8 <HAL_CAN_MspInit+0xc4>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d14b      	bne.n	80038ce <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003836:	4b29      	ldr	r3, [pc, #164]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 8003838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383a:	4a28      	ldr	r2, [pc, #160]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 800383c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003840:	6593      	str	r3, [r2, #88]	; 0x58
 8003842:	4b26      	ldr	r3, [pc, #152]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 8003844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384e:	4b23      	ldr	r3, [pc, #140]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 8003850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003852:	4a22      	ldr	r2, [pc, #136]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 8003854:	f043 0301 	orr.w	r3, r3, #1
 8003858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800385a:	4b20      	ldr	r3, [pc, #128]	; (80038dc <HAL_CAN_MspInit+0xc8>)
 800385c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800386a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386c:	2302      	movs	r3, #2
 800386e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003870:	2301      	movs	r3, #1
 8003872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003874:	2301      	movs	r3, #1
 8003876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003878:	2309      	movs	r3, #9
 800387a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800387c:	f107 0314 	add.w	r3, r7, #20
 8003880:	4619      	mov	r1, r3
 8003882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003886:	f002 fb6b 	bl	8005f60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800388a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800388e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003890:	2302      	movs	r3, #2
 8003892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003894:	2300      	movs	r3, #0
 8003896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003898:	2301      	movs	r3, #1
 800389a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800389c:	2309      	movs	r3, #9
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a0:	f107 0314 	add.w	r3, r7, #20
 80038a4:	4619      	mov	r1, r3
 80038a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038aa:	f002 fb59 	bl	8005f60 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80038ae:	2200      	movs	r2, #0
 80038b0:	2105      	movs	r1, #5
 80038b2:	2013      	movs	r0, #19
 80038b4:	f002 f8be 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80038b8:	2013      	movs	r0, #19
 80038ba:	f002 f8d7 	bl	8005a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80038be:	2200      	movs	r2, #0
 80038c0:	2105      	movs	r1, #5
 80038c2:	2014      	movs	r0, #20
 80038c4:	f002 f8b6 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80038c8:	2014      	movs	r0, #20
 80038ca:	f002 f8cf 	bl	8005a6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80038ce:	bf00      	nop
 80038d0:	3728      	adds	r7, #40	; 0x28
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40006400 	.word	0x40006400
 80038dc:	40021000 	.word	0x40021000

080038e0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08a      	sub	sp, #40	; 0x28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e8:	f107 0314 	add.w	r3, r7, #20
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	609a      	str	r2, [r3, #8]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a19      	ldr	r2, [pc, #100]	; (8003964 <HAL_DAC_MspInit+0x84>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d12c      	bne.n	800395c <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003902:	4b19      	ldr	r3, [pc, #100]	; (8003968 <HAL_DAC_MspInit+0x88>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003906:	4a18      	ldr	r2, [pc, #96]	; (8003968 <HAL_DAC_MspInit+0x88>)
 8003908:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800390c:	6593      	str	r3, [r2, #88]	; 0x58
 800390e:	4b16      	ldr	r3, [pc, #88]	; (8003968 <HAL_DAC_MspInit+0x88>)
 8003910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003912:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003916:	613b      	str	r3, [r7, #16]
 8003918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391a:	4b13      	ldr	r3, [pc, #76]	; (8003968 <HAL_DAC_MspInit+0x88>)
 800391c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800391e:	4a12      	ldr	r2, [pc, #72]	; (8003968 <HAL_DAC_MspInit+0x88>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003926:	4b10      	ldr	r3, [pc, #64]	; (8003968 <HAL_DAC_MspInit+0x88>)
 8003928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = OUTR_Pin|OUTL_Pin;
 8003932:	2330      	movs	r3, #48	; 0x30
 8003934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003936:	2303      	movs	r3, #3
 8003938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393e:	f107 0314 	add.w	r3, r7, #20
 8003942:	4619      	mov	r1, r3
 8003944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003948:	f002 fb0a 	bl	8005f60 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800394c:	2200      	movs	r2, #0
 800394e:	2105      	movs	r1, #5
 8003950:	2036      	movs	r0, #54	; 0x36
 8003952:	f002 f86f 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003956:	2036      	movs	r0, #54	; 0x36
 8003958:	f002 f888 	bl	8005a6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800395c:	bf00      	nop
 800395e:	3728      	adds	r7, #40	; 0x28
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40007400 	.word	0x40007400
 8003968:	40021000 	.word	0x40021000

0800396c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b09e      	sub	sp, #120	; 0x78
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003974:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	605a      	str	r2, [r3, #4]
 800397e:	609a      	str	r2, [r3, #8]
 8003980:	60da      	str	r2, [r3, #12]
 8003982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003984:	f107 0310 	add.w	r3, r7, #16
 8003988:	2254      	movs	r2, #84	; 0x54
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f006 fa37 	bl	8009e00 <memset>
  if(hi2c->Instance==I2C1)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a26      	ldr	r2, [pc, #152]	; (8003a30 <HAL_I2C_MspInit+0xc4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d145      	bne.n	8003a28 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800399c:	2340      	movs	r3, #64	; 0x40
 800399e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80039a0:	2300      	movs	r3, #0
 80039a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039a4:	f107 0310 	add.w	r3, r7, #16
 80039a8:	4618      	mov	r0, r3
 80039aa:	f004 fce7 	bl	800837c <HAL_RCCEx_PeriphCLKConfig>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80039b4:	f7ff fe9c 	bl	80036f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039b8:	4b1e      	ldr	r3, [pc, #120]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039bc:	4a1d      	ldr	r2, [pc, #116]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039be:	f043 0302 	orr.w	r3, r3, #2
 80039c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039c4:	4b1b      	ldr	r3, [pc, #108]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80039d0:	23c0      	movs	r3, #192	; 0xc0
 80039d2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039d4:	2312      	movs	r3, #18
 80039d6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d8:	2300      	movs	r3, #0
 80039da:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039dc:	2303      	movs	r3, #3
 80039de:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80039e0:	2304      	movs	r3, #4
 80039e2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80039e8:	4619      	mov	r1, r3
 80039ea:	4813      	ldr	r0, [pc, #76]	; (8003a38 <HAL_I2C_MspInit+0xcc>)
 80039ec:	f002 fab8 	bl	8005f60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80039f0:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f4:	4a0f      	ldr	r2, [pc, #60]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80039fa:	6593      	str	r3, [r2, #88]	; 0x58
 80039fc:	4b0d      	ldr	r3, [pc, #52]	; (8003a34 <HAL_I2C_MspInit+0xc8>)
 80039fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a04:	60bb      	str	r3, [r7, #8]
 8003a06:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2105      	movs	r1, #5
 8003a0c:	201f      	movs	r0, #31
 8003a0e:	f002 f811 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003a12:	201f      	movs	r0, #31
 8003a14:	f002 f82a 	bl	8005a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2105      	movs	r1, #5
 8003a1c:	2020      	movs	r0, #32
 8003a1e:	f002 f809 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003a22:	2020      	movs	r0, #32
 8003a24:	f002 f822 	bl	8005a6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a28:	bf00      	nop
 8003a2a:	3778      	adds	r7, #120	; 0x78
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40005400 	.word	0x40005400
 8003a34:	40021000 	.word	0x40021000
 8003a38:	48000400 	.word	0x48000400

08003a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a16      	ldr	r2, [pc, #88]	; (8003aa4 <HAL_TIM_Base_MspInit+0x68>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d114      	bne.n	8003a78 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003a4e:	4b16      	ldr	r3, [pc, #88]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a52:	4a15      	ldr	r2, [pc, #84]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a54:	f043 0310 	orr.w	r3, r3, #16
 8003a58:	6593      	str	r3, [r2, #88]	; 0x58
 8003a5a:	4b13      	ldr	r3, [pc, #76]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a5e:	f003 0310 	and.w	r3, r3, #16
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2105      	movs	r1, #5
 8003a6a:	2036      	movs	r0, #54	; 0x36
 8003a6c:	f001 ffe2 	bl	8005a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a70:	2036      	movs	r0, #54	; 0x36
 8003a72:	f001 fffb 	bl	8005a6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003a76:	e010      	b.n	8003a9a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a0b      	ldr	r2, [pc, #44]	; (8003aac <HAL_TIM_Base_MspInit+0x70>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d10b      	bne.n	8003a9a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003a82:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	4a08      	ldr	r2, [pc, #32]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a88:	f043 0320 	orr.w	r3, r3, #32
 8003a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8003a8e:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <HAL_TIM_Base_MspInit+0x6c>)
 8003a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a92:	f003 0320 	and.w	r3, r3, #32
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	68bb      	ldr	r3, [r7, #8]
}
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40001000 	.word	0x40001000
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	40001400 	.word	0x40001400

08003ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b09e      	sub	sp, #120	; 0x78
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	609a      	str	r2, [r3, #8]
 8003ac4:	60da      	str	r2, [r3, #12]
 8003ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ac8:	f107 0310 	add.w	r3, r7, #16
 8003acc:	2254      	movs	r2, #84	; 0x54
 8003ace:	2100      	movs	r1, #0
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f006 f995 	bl	8009e00 <memset>
  if(huart->Instance==USART2)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a28      	ldr	r2, [pc, #160]	; (8003b7c <HAL_UART_MspInit+0xcc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d148      	bne.n	8003b72 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ae8:	f107 0310 	add.w	r3, r7, #16
 8003aec:	4618      	mov	r0, r3
 8003aee:	f004 fc45 	bl	800837c <HAL_RCCEx_PeriphCLKConfig>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003af8:	f7ff fdfa 	bl	80036f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003afc:	4b20      	ldr	r3, [pc, #128]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	4a1f      	ldr	r2, [pc, #124]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b06:	6593      	str	r3, [r2, #88]	; 0x58
 8003b08:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b10:	60fb      	str	r3, [r7, #12]
 8003b12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b14:	4b1a      	ldr	r3, [pc, #104]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003b16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b18:	4a19      	ldr	r2, [pc, #100]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b20:	4b17      	ldr	r3, [pc, #92]	; (8003b80 <HAL_UART_MspInit+0xd0>)
 8003b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003b2c:	2304      	movs	r3, #4
 8003b2e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b30:	2302      	movs	r3, #2
 8003b32:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b3c:	2307      	movs	r3, #7
 8003b3e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b40:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003b44:	4619      	mov	r1, r3
 8003b46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b4a:	f002 fa09 	bl	8005f60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b52:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b54:	2302      	movs	r3, #2
 8003b56:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003b60:	2303      	movs	r3, #3
 8003b62:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b64:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003b68:	4619      	mov	r1, r3
 8003b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b6e:	f002 f9f7 	bl	8005f60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b72:	bf00      	nop
 8003b74:	3778      	adds	r7, #120	; 0x78
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40004400 	.word	0x40004400
 8003b80:	40021000 	.word	0x40021000

08003b84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08c      	sub	sp, #48	; 0x30
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8003b92:	4b2e      	ldr	r3, [pc, #184]	; (8003c4c <HAL_InitTick+0xc8>)
 8003b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b96:	4a2d      	ldr	r2, [pc, #180]	; (8003c4c <HAL_InitTick+0xc8>)
 8003b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b9c:	6613      	str	r3, [r2, #96]	; 0x60
 8003b9e:	4b2b      	ldr	r3, [pc, #172]	; (8003c4c <HAL_InitTick+0xc8>)
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba6:	60bb      	str	r3, [r7, #8]
 8003ba8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003baa:	f107 020c 	add.w	r2, r7, #12
 8003bae:	f107 0310 	add.w	r3, r7, #16
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f004 fb4f 	bl	8008258 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003bba:	f004 fb37 	bl	800822c <HAL_RCC_GetPCLK2Freq>
 8003bbe:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc2:	4a23      	ldr	r2, [pc, #140]	; (8003c50 <HAL_InitTick+0xcc>)
 8003bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc8:	0c9b      	lsrs	r3, r3, #18
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8003bce:	4b21      	ldr	r3, [pc, #132]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bd0:	4a21      	ldr	r2, [pc, #132]	; (8003c58 <HAL_InitTick+0xd4>)
 8003bd2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8003bd4:	4b1f      	ldr	r3, [pc, #124]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003bda:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8003bdc:	4a1d      	ldr	r2, [pc, #116]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be0:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8003be2:	4b1c      	ldr	r3, [pc, #112]	; (8003c54 <HAL_InitTick+0xd0>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003be8:	4b1a      	ldr	r3, [pc, #104]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bee:	4b19      	ldr	r3, [pc, #100]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 8003bf4:	4817      	ldr	r0, [pc, #92]	; (8003c54 <HAL_InitTick+0xd0>)
 8003bf6:	f004 feb9 	bl	800896c <HAL_TIM_Base_Init>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003c00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d11b      	bne.n	8003c40 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8003c08:	4812      	ldr	r0, [pc, #72]	; (8003c54 <HAL_InitTick+0xd0>)
 8003c0a:	f004 ff53 	bl	8008ab4 <HAL_TIM_Base_Start_IT>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8003c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d111      	bne.n	8003c40 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003c1c:	2019      	movs	r0, #25
 8003c1e:	f001 ff25 	bl	8005a6c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d808      	bhi.n	8003c3a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003c28:	2200      	movs	r2, #0
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	2019      	movs	r0, #25
 8003c2e:	f001 ff01 	bl	8005a34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c32:	4a0a      	ldr	r2, [pc, #40]	; (8003c5c <HAL_InitTick+0xd8>)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6013      	str	r3, [r2, #0]
 8003c38:	e002      	b.n	8003c40 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003c40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3730      	adds	r7, #48	; 0x30
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	431bde83 	.word	0x431bde83
 8003c54:	20000620 	.word	0x20000620
 8003c58:	40014400 	.word	0x40014400
 8003c5c:	20000040 	.word	0x20000040

08003c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c64:	e7fe      	b.n	8003c64 <NMI_Handler+0x4>

08003c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c6a:	e7fe      	b.n	8003c6a <HardFault_Handler+0x4>

08003c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c70:	e7fe      	b.n	8003c70 <MemManage_Handler+0x4>

08003c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c72:	b480      	push	{r7}
 8003c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c76:	e7fe      	b.n	8003c76 <BusFault_Handler+0x4>

08003c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c7c:	e7fe      	b.n	8003c7c <UsageFault_Handler+0x4>

08003c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c82:	bf00      	nop
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003c90:	4802      	ldr	r0, [pc, #8]	; (8003c9c <CAN1_TX_IRQHandler+0x10>)
 8003c92:	f001 fc05 	bl	80054a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003c96:	bf00      	nop
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	2000032c 	.word	0x2000032c

08003ca0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003ca4:	4802      	ldr	r0, [pc, #8]	; (8003cb0 <CAN1_RX0_IRQHandler+0x10>)
 8003ca6:	f001 fbfb 	bl	80054a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003caa:	bf00      	nop
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	2000032c 	.word	0x2000032c

08003cb4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003cb8:	4802      	ldr	r0, [pc, #8]	; (8003cc4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003cba:	f004 ff4f 	bl	8008b5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003cbe:	bf00      	nop
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000620 	.word	0x20000620

08003cc8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ccc:	4802      	ldr	r0, [pc, #8]	; (8003cd8 <I2C1_EV_IRQHandler+0x10>)
 8003cce:	f002 fc4d 	bl	800656c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003cd2:	bf00      	nop
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000368 	.word	0x20000368

08003cdc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003ce0:	4802      	ldr	r0, [pc, #8]	; (8003cec <I2C1_ER_IRQHandler+0x10>)
 8003ce2:	f002 fc5d 	bl	80065a0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003ce6:	bf00      	nop
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	20000368 	.word	0x20000368

08003cf0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003cf4:	4803      	ldr	r0, [pc, #12]	; (8003d04 <TIM6_DAC_IRQHandler+0x14>)
 8003cf6:	f004 ff31 	bl	8008b5c <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8003cfa:	4803      	ldr	r0, [pc, #12]	; (8003d08 <TIM6_DAC_IRQHandler+0x18>)
 8003cfc:	f001 ff33 	bl	8005b66 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003d00:	bf00      	nop
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	200003bc 	.word	0x200003bc
 8003d08:	20000354 	.word	0x20000354

08003d0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d14:	4a14      	ldr	r2, [pc, #80]	; (8003d68 <_sbrk+0x5c>)
 8003d16:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <_sbrk+0x60>)
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d20:	4b13      	ldr	r3, [pc, #76]	; (8003d70 <_sbrk+0x64>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d102      	bne.n	8003d2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d28:	4b11      	ldr	r3, [pc, #68]	; (8003d70 <_sbrk+0x64>)
 8003d2a:	4a12      	ldr	r2, [pc, #72]	; (8003d74 <_sbrk+0x68>)
 8003d2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d2e:	4b10      	ldr	r3, [pc, #64]	; (8003d70 <_sbrk+0x64>)
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4413      	add	r3, r2
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d207      	bcs.n	8003d4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d3c:	f006 f826 	bl	8009d8c <__errno>
 8003d40:	4603      	mov	r3, r0
 8003d42:	220c      	movs	r2, #12
 8003d44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d46:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4a:	e009      	b.n	8003d60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d4c:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <_sbrk+0x64>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <_sbrk+0x64>)
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4413      	add	r3, r2
 8003d5a:	4a05      	ldr	r2, [pc, #20]	; (8003d70 <_sbrk+0x64>)
 8003d5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20010000 	.word	0x20010000
 8003d6c:	00000400 	.word	0x00000400
 8003d70:	2000066c 	.word	0x2000066c
 8003d74:	20000b10 	.word	0x20000b10

08003d78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003d7c:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <SystemInit+0x20>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d82:	4a05      	ldr	r2, [pc, #20]	; (8003d98 <SystemInit+0x20>)
 8003d84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003d8c:	bf00      	nop
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	e000ed00 	.word	0xe000ed00

08003d9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003dd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003da0:	f7ff ffea 	bl	8003d78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003da4:	480c      	ldr	r0, [pc, #48]	; (8003dd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003da6:	490d      	ldr	r1, [pc, #52]	; (8003ddc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003da8:	4a0d      	ldr	r2, [pc, #52]	; (8003de0 <LoopForever+0xe>)
  movs r3, #0
 8003daa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003dac:	e002      	b.n	8003db4 <LoopCopyDataInit>

08003dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003db2:	3304      	adds	r3, #4

08003db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003db8:	d3f9      	bcc.n	8003dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dba:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003dbc:	4c0a      	ldr	r4, [pc, #40]	; (8003de8 <LoopForever+0x16>)
  movs r3, #0
 8003dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dc0:	e001      	b.n	8003dc6 <LoopFillZerobss>

08003dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dc4:	3204      	adds	r2, #4

08003dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dc8:	d3fb      	bcc.n	8003dc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dca:	f005 ffe5 	bl	8009d98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003dce:	f7fe fe67 	bl	8002aa0 <main>

08003dd2 <LoopForever>:

LoopForever:
    b LoopForever
 8003dd2:	e7fe      	b.n	8003dd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003dd4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ddc:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8003de0:	0800cdb0 	.word	0x0800cdb0
  ldr r2, =_sbss
 8003de4:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8003de8:	20000b10 	.word	0x20000b10

08003dec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003dec:	e7fe      	b.n	8003dec <ADC1_IRQHandler>

08003dee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003df8:	2003      	movs	r0, #3
 8003dfa:	f001 fe10 	bl	8005a1e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003dfe:	200f      	movs	r0, #15
 8003e00:	f7ff fec0 	bl	8003b84 <HAL_InitTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	71fb      	strb	r3, [r7, #7]
 8003e0e:	e001      	b.n	8003e14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e10:	f7ff fc74 	bl	80036fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e14:	79fb      	ldrb	r3, [r7, #7]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003e24:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <HAL_IncTick+0x20>)
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <HAL_IncTick+0x24>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4413      	add	r3, r2
 8003e30:	4a04      	ldr	r2, [pc, #16]	; (8003e44 <HAL_IncTick+0x24>)
 8003e32:	6013      	str	r3, [r2, #0]
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000044 	.word	0x20000044
 8003e44:	20000670 	.word	0x20000670

08003e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e4c:	4b03      	ldr	r3, [pc, #12]	; (8003e5c <HAL_GetTick+0x14>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000670 	.word	0x20000670

08003e60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e68:	f7ff ffee 	bl	8003e48 <HAL_GetTick>
 8003e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e78:	d005      	beq.n	8003e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003e7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ea4 <HAL_Delay+0x44>)
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	461a      	mov	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4413      	add	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e86:	bf00      	nop
 8003e88:	f7ff ffde 	bl	8003e48 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d8f7      	bhi.n	8003e88 <HAL_Delay+0x28>
  {
  }
}
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20000044 	.word	0x20000044

08003ea8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	609a      	str	r2, [r3, #8]
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b083      	sub	sp, #12
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
 8003ed6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b087      	sub	sp, #28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
 8003f1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3360      	adds	r3, #96	; 0x60
 8003f22:	461a      	mov	r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <LL_ADC_SetOffset+0x44>)
 8003f32:	4013      	ands	r3, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003f48:	bf00      	nop
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	03fff000 	.word	0x03fff000

08003f58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3360      	adds	r3, #96	; 0x60
 8003f66:	461a      	mov	r2, r3
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b087      	sub	sp, #28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	3360      	adds	r3, #96	; 0x60
 8003f94:	461a      	mov	r2, r3
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4413      	add	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003fae:	bf00      	nop
 8003fb0:	371c      	adds	r7, #28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b087      	sub	sp, #28
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	3330      	adds	r3, #48	; 0x30
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	0a1b      	lsrs	r3, r3, #8
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	4413      	add	r3, r2
 8003fd8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f003 031f 	and.w	r3, r3, #31
 8003fe4:	211f      	movs	r1, #31
 8003fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fea:	43db      	mvns	r3, r3
 8003fec:	401a      	ands	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	0e9b      	lsrs	r3, r3, #26
 8003ff2:	f003 011f 	and.w	r1, r3, #31
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f003 031f 	and.w	r3, r3, #31
 8003ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8004000:	431a      	orrs	r2, r3
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004006:	bf00      	nop
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004012:	b480      	push	{r7}
 8004014:	b087      	sub	sp, #28
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3314      	adds	r3, #20
 8004022:	461a      	mov	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	0e5b      	lsrs	r3, r3, #25
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	4413      	add	r3, r2
 8004030:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	0d1b      	lsrs	r3, r3, #20
 800403a:	f003 031f 	and.w	r3, r3, #31
 800403e:	2107      	movs	r1, #7
 8004040:	fa01 f303 	lsl.w	r3, r1, r3
 8004044:	43db      	mvns	r3, r3
 8004046:	401a      	ands	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	0d1b      	lsrs	r3, r3, #20
 800404c:	f003 031f 	and.w	r3, r3, #31
 8004050:	6879      	ldr	r1, [r7, #4]
 8004052:	fa01 f303 	lsl.w	r3, r1, r3
 8004056:	431a      	orrs	r2, r3
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800405c:	bf00      	nop
 800405e:	371c      	adds	r7, #28
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004080:	43db      	mvns	r3, r3
 8004082:	401a      	ands	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f003 0318 	and.w	r3, r3, #24
 800408a:	4908      	ldr	r1, [pc, #32]	; (80040ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800408c:	40d9      	lsrs	r1, r3
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	400b      	ands	r3, r1
 8004092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004096:	431a      	orrs	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800409e:	bf00      	nop
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	0007ffff 	.word	0x0007ffff

080040b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80040c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6093      	str	r3, [r2, #8]
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040e8:	d101      	bne.n	80040ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040ea:	2301      	movs	r3, #1
 80040ec:	e000      	b.n	80040f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800410c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004110:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004134:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004138:	d101      	bne.n	800413e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800413a:	2301      	movs	r3, #1
 800413c:	e000      	b.n	8004140 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b01      	cmp	r3, #1
 800415e:	d101      	bne.n	8004164 <LL_ADC_IsEnabled+0x18>
 8004160:	2301      	movs	r3, #1
 8004162:	e000      	b.n	8004166 <LL_ADC_IsEnabled+0x1a>
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr

08004172 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b04      	cmp	r3, #4
 8004184:	d101      	bne.n	800418a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d101      	bne.n	80041b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80041ac:	2301      	movs	r3, #1
 80041ae:	e000      	b.n	80041b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
	...

080041c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b088      	sub	sp, #32
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041c8:	2300      	movs	r3, #0
 80041ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e12c      	b.n	8004434 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d109      	bne.n	80041fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f7ff faaf 	bl	800374c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff ff67 	bl	80040d4 <LL_ADC_IsDeepPowerDownEnabled>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d004      	beq.n	8004216 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff ff4d 	bl	80040b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff ff82 	bl	8004124 <LL_ADC_IsInternalRegulatorEnabled>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d115      	bne.n	8004252 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff ff66 	bl	80040fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004230:	4b82      	ldr	r3, [pc, #520]	; (800443c <HAL_ADC_Init+0x27c>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	099b      	lsrs	r3, r3, #6
 8004236:	4a82      	ldr	r2, [pc, #520]	; (8004440 <HAL_ADC_Init+0x280>)
 8004238:	fba2 2303 	umull	r2, r3, r2, r3
 800423c:	099b      	lsrs	r3, r3, #6
 800423e:	3301      	adds	r3, #1
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004244:	e002      	b.n	800424c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	3b01      	subs	r3, #1
 800424a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f9      	bne.n	8004246 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff ff64 	bl	8004124 <LL_ADC_IsInternalRegulatorEnabled>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10d      	bne.n	800427e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004266:	f043 0210 	orr.w	r2, r3, #16
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004272:	f043 0201 	orr.w	r2, r3, #1
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff ff75 	bl	8004172 <LL_ADC_REG_IsConversionOngoing>
 8004288:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	2b00      	cmp	r3, #0
 8004294:	f040 80c5 	bne.w	8004422 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f040 80c1 	bne.w	8004422 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80042a8:	f043 0202 	orr.w	r2, r3, #2
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff ff49 	bl	800414c <LL_ADC_IsEnabled>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10b      	bne.n	80042d8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042c0:	4860      	ldr	r0, [pc, #384]	; (8004444 <HAL_ADC_Init+0x284>)
 80042c2:	f7ff ff43 	bl	800414c <LL_ADC_IsEnabled>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d105      	bne.n	80042d8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	4619      	mov	r1, r3
 80042d2:	485d      	ldr	r0, [pc, #372]	; (8004448 <HAL_ADC_Init+0x288>)
 80042d4:	f7ff fde8 	bl	8003ea8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7e5b      	ldrb	r3, [r3, #25]
 80042dc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042e2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80042e8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80042ee:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042f6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042f8:	4313      	orrs	r3, r2
 80042fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d106      	bne.n	8004314 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	3b01      	subs	r3, #1
 800430c:	045b      	lsls	r3, r3, #17
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	4313      	orrs	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	2b00      	cmp	r3, #0
 800431a:	d009      	beq.n	8004330 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004328:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	4313      	orrs	r3, r2
 800432e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	4b45      	ldr	r3, [pc, #276]	; (800444c <HAL_ADC_Init+0x28c>)
 8004338:	4013      	ands	r3, r2
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6812      	ldr	r2, [r2, #0]
 800433e:	69b9      	ldr	r1, [r7, #24]
 8004340:	430b      	orrs	r3, r1
 8004342:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff12 	bl	8004172 <LL_ADC_REG_IsConversionOngoing>
 800434e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff ff1f 	bl	8004198 <LL_ADC_INJ_IsConversionOngoing>
 800435a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d13d      	bne.n	80043de <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d13a      	bne.n	80043de <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800436c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004374:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004384:	f023 0302 	bic.w	r3, r3, #2
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	69b9      	ldr	r1, [r7, #24]
 800438e:	430b      	orrs	r3, r1
 8004390:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004398:	2b01      	cmp	r3, #1
 800439a:	d118      	bne.n	80043ce <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80043a6:	f023 0304 	bic.w	r3, r3, #4
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043b2:	4311      	orrs	r1, r2
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80043b8:	4311      	orrs	r1, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80043be:	430a      	orrs	r2, r1
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0201 	orr.w	r2, r2, #1
 80043ca:	611a      	str	r2, [r3, #16]
 80043cc:	e007      	b.n	80043de <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0201 	bic.w	r2, r2, #1
 80043dc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d10c      	bne.n	8004400 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	f023 010f 	bic.w	r1, r3, #15
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	1e5a      	subs	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	631a      	str	r2, [r3, #48]	; 0x30
 80043fe:	e007      	b.n	8004410 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 020f 	bic.w	r2, r2, #15
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004414:	f023 0303 	bic.w	r3, r3, #3
 8004418:	f043 0201 	orr.w	r2, r3, #1
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	655a      	str	r2, [r3, #84]	; 0x54
 8004420:	e007      	b.n	8004432 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004426:	f043 0210 	orr.w	r2, r3, #16
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004432:	7ffb      	ldrb	r3, [r7, #31]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3720      	adds	r7, #32
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	2000003c 	.word	0x2000003c
 8004440:	053e2d63 	.word	0x053e2d63
 8004444:	50040000 	.word	0x50040000
 8004448:	50040300 	.word	0x50040300
 800444c:	fff0c007 	.word	0xfff0c007

08004450 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b0b6      	sub	sp, #216	; 0xd8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x22>
 800446e:	2302      	movs	r3, #2
 8004470:	e3b9      	b.n	8004be6 <HAL_ADC_ConfigChannel+0x796>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f7ff fe77 	bl	8004172 <LL_ADC_REG_IsConversionOngoing>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	f040 839e 	bne.w	8004bc8 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b05      	cmp	r3, #5
 8004492:	d824      	bhi.n	80044de <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	3b02      	subs	r3, #2
 800449a:	2b03      	cmp	r3, #3
 800449c:	d81b      	bhi.n	80044d6 <HAL_ADC_ConfigChannel+0x86>
 800449e:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <HAL_ADC_ConfigChannel+0x54>)
 80044a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a4:	080044b5 	.word	0x080044b5
 80044a8:	080044bd 	.word	0x080044bd
 80044ac:	080044c5 	.word	0x080044c5
 80044b0:	080044cd 	.word	0x080044cd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	220c      	movs	r2, #12
 80044b8:	605a      	str	r2, [r3, #4]
          break;
 80044ba:	e011      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2212      	movs	r2, #18
 80044c0:	605a      	str	r2, [r3, #4]
          break;
 80044c2:	e00d      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2218      	movs	r2, #24
 80044c8:	605a      	str	r2, [r3, #4]
          break;
 80044ca:	e009      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044d2:	605a      	str	r2, [r3, #4]
          break;
 80044d4:	e004      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2206      	movs	r2, #6
 80044da:	605a      	str	r2, [r3, #4]
          break;
 80044dc:	e000      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80044de:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	6859      	ldr	r1, [r3, #4]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	f7ff fd64 	bl	8003fba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff fe3b 	bl	8004172 <LL_ADC_REG_IsConversionOngoing>
 80044fc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff fe47 	bl	8004198 <LL_ADC_INJ_IsConversionOngoing>
 800450a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800450e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004512:	2b00      	cmp	r3, #0
 8004514:	f040 81a6 	bne.w	8004864 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004518:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800451c:	2b00      	cmp	r3, #0
 800451e:	f040 81a1 	bne.w	8004864 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6819      	ldr	r1, [r3, #0]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	461a      	mov	r2, r3
 8004530:	f7ff fd6f 	bl	8004012 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	695a      	ldr	r2, [r3, #20]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	08db      	lsrs	r3, r3, #3
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	2b04      	cmp	r3, #4
 8004554:	d00a      	beq.n	800456c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6919      	ldr	r1, [r3, #16]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004566:	f7ff fcd3 	bl	8003f10 <LL_ADC_SetOffset>
 800456a:	e17b      	b.n	8004864 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2100      	movs	r1, #0
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fcf0 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 8004578:	4603      	mov	r3, r0
 800457a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10a      	bne.n	8004598 <HAL_ADC_ConfigChannel+0x148>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff fce5 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 800458e:	4603      	mov	r3, r0
 8004590:	0e9b      	lsrs	r3, r3, #26
 8004592:	f003 021f 	and.w	r2, r3, #31
 8004596:	e01e      	b.n	80045d6 <HAL_ADC_ConfigChannel+0x186>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2100      	movs	r1, #0
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff fcda 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045ae:	fa93 f3a3 	rbit	r3, r3
 80045b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80045b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80045ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80045be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80045c6:	2320      	movs	r3, #32
 80045c8:	e004      	b.n	80045d4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80045ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045ce:	fab3 f383 	clz	r3, r3
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d105      	bne.n	80045ee <HAL_ADC_ConfigChannel+0x19e>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	0e9b      	lsrs	r3, r3, #26
 80045e8:	f003 031f 	and.w	r3, r3, #31
 80045ec:	e018      	b.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80045fa:	fa93 f3a3 	rbit	r3, r3
 80045fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004606:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800460a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8004612:	2320      	movs	r3, #32
 8004614:	e004      	b.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8004616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800461a:	fab3 f383 	clz	r3, r3
 800461e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004620:	429a      	cmp	r2, r3
 8004622:	d106      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2200      	movs	r2, #0
 800462a:	2100      	movs	r1, #0
 800462c:	4618      	mov	r0, r3
 800462e:	f7ff fca9 	bl	8003f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2101      	movs	r1, #1
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff fc8d 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 800463e:	4603      	mov	r3, r0
 8004640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10a      	bne.n	800465e <HAL_ADC_ConfigChannel+0x20e>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2101      	movs	r1, #1
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff fc82 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 8004654:	4603      	mov	r3, r0
 8004656:	0e9b      	lsrs	r3, r3, #26
 8004658:	f003 021f 	and.w	r2, r3, #31
 800465c:	e01e      	b.n	800469c <HAL_ADC_ConfigChannel+0x24c>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2101      	movs	r1, #1
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff fc77 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 800466a:	4603      	mov	r3, r0
 800466c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004670:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004674:	fa93 f3a3 	rbit	r3, r3
 8004678:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800467c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004680:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004684:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004688:	2b00      	cmp	r3, #0
 800468a:	d101      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 800468c:	2320      	movs	r3, #32
 800468e:	e004      	b.n	800469a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8004690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004694:	fab3 f383 	clz	r3, r3
 8004698:	b2db      	uxtb	r3, r3
 800469a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d105      	bne.n	80046b4 <HAL_ADC_ConfigChannel+0x264>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	0e9b      	lsrs	r3, r3, #26
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	e018      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x296>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046c0:	fa93 f3a3 	rbit	r3, r3
 80046c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80046c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80046d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80046d8:	2320      	movs	r3, #32
 80046da:	e004      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80046dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046e0:	fab3 f383 	clz	r3, r3
 80046e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d106      	bne.n	80046f8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2200      	movs	r2, #0
 80046f0:	2101      	movs	r1, #1
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fc46 	bl	8003f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2102      	movs	r1, #2
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff fc2a 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 8004704:	4603      	mov	r3, r0
 8004706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10a      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x2d4>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2102      	movs	r1, #2
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fc1f 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 800471a:	4603      	mov	r3, r0
 800471c:	0e9b      	lsrs	r3, r3, #26
 800471e:	f003 021f 	and.w	r2, r3, #31
 8004722:	e01e      	b.n	8004762 <HAL_ADC_ConfigChannel+0x312>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2102      	movs	r1, #2
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff fc14 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 8004730:	4603      	mov	r3, r0
 8004732:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004736:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800473a:	fa93 f3a3 	rbit	r3, r3
 800473e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004742:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004746:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800474a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004752:	2320      	movs	r3, #32
 8004754:	e004      	b.n	8004760 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004756:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800475a:	fab3 f383 	clz	r3, r3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800476a:	2b00      	cmp	r3, #0
 800476c:	d105      	bne.n	800477a <HAL_ADC_ConfigChannel+0x32a>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	0e9b      	lsrs	r3, r3, #26
 8004774:	f003 031f 	and.w	r3, r3, #31
 8004778:	e016      	b.n	80047a8 <HAL_ADC_ConfigChannel+0x358>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004782:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004786:	fa93 f3a3 	rbit	r3, r3
 800478a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800478c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800478e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004792:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800479a:	2320      	movs	r3, #32
 800479c:	e004      	b.n	80047a8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800479e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047a2:	fab3 f383 	clz	r3, r3
 80047a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d106      	bne.n	80047ba <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2200      	movs	r2, #0
 80047b2:	2102      	movs	r1, #2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff fbe5 	bl	8003f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2103      	movs	r1, #3
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff fbc9 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 80047c6:	4603      	mov	r3, r0
 80047c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <HAL_ADC_ConfigChannel+0x396>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2103      	movs	r1, #3
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff fbbe 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 80047dc:	4603      	mov	r3, r0
 80047de:	0e9b      	lsrs	r3, r3, #26
 80047e0:	f003 021f 	and.w	r2, r3, #31
 80047e4:	e017      	b.n	8004816 <HAL_ADC_ConfigChannel+0x3c6>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2103      	movs	r1, #3
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7ff fbb3 	bl	8003f58 <LL_ADC_GetOffsetChannel>
 80047f2:	4603      	mov	r3, r0
 80047f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047f8:	fa93 f3a3 	rbit	r3, r3
 80047fc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80047fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004800:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004802:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004808:	2320      	movs	r3, #32
 800480a:	e003      	b.n	8004814 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800480c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800480e:	fab3 f383 	clz	r3, r3
 8004812:	b2db      	uxtb	r3, r3
 8004814:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481e:	2b00      	cmp	r3, #0
 8004820:	d105      	bne.n	800482e <HAL_ADC_ConfigChannel+0x3de>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	0e9b      	lsrs	r3, r3, #26
 8004828:	f003 031f 	and.w	r3, r3, #31
 800482c:	e011      	b.n	8004852 <HAL_ADC_ConfigChannel+0x402>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004834:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004836:	fa93 f3a3 	rbit	r3, r3
 800483a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800483c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800483e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004846:	2320      	movs	r3, #32
 8004848:	e003      	b.n	8004852 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800484a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800484c:	fab3 f383 	clz	r3, r3
 8004850:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004852:	429a      	cmp	r2, r3
 8004854:	d106      	bne.n	8004864 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2200      	movs	r2, #0
 800485c:	2103      	movs	r1, #3
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff fb90 	bl	8003f84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff fc6f 	bl	800414c <LL_ADC_IsEnabled>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	f040 813f 	bne.w	8004af4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6819      	ldr	r1, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	461a      	mov	r2, r3
 8004884:	f7ff fbf0 	bl	8004068 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4a8e      	ldr	r2, [pc, #568]	; (8004ac8 <HAL_ADC_ConfigChannel+0x678>)
 800488e:	4293      	cmp	r3, r2
 8004890:	f040 8130 	bne.w	8004af4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10b      	bne.n	80048bc <HAL_ADC_ConfigChannel+0x46c>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	0e9b      	lsrs	r3, r3, #26
 80048aa:	3301      	adds	r3, #1
 80048ac:	f003 031f 	and.w	r3, r3, #31
 80048b0:	2b09      	cmp	r3, #9
 80048b2:	bf94      	ite	ls
 80048b4:	2301      	movls	r3, #1
 80048b6:	2300      	movhi	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	e019      	b.n	80048f0 <HAL_ADC_ConfigChannel+0x4a0>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048c4:	fa93 f3a3 	rbit	r3, r3
 80048c8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80048ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048cc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80048ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80048d4:	2320      	movs	r3, #32
 80048d6:	e003      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80048d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048da:	fab3 f383 	clz	r3, r3
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	3301      	adds	r3, #1
 80048e2:	f003 031f 	and.w	r3, r3, #31
 80048e6:	2b09      	cmp	r3, #9
 80048e8:	bf94      	ite	ls
 80048ea:	2301      	movls	r3, #1
 80048ec:	2300      	movhi	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d079      	beq.n	80049e8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d107      	bne.n	8004910 <HAL_ADC_ConfigChannel+0x4c0>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	0e9b      	lsrs	r3, r3, #26
 8004906:	3301      	adds	r3, #1
 8004908:	069b      	lsls	r3, r3, #26
 800490a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800490e:	e015      	b.n	800493c <HAL_ADC_ConfigChannel+0x4ec>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004918:	fa93 f3a3 	rbit	r3, r3
 800491c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800491e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004920:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004922:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004924:	2b00      	cmp	r3, #0
 8004926:	d101      	bne.n	800492c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004928:	2320      	movs	r3, #32
 800492a:	e003      	b.n	8004934 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800492c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800492e:	fab3 f383 	clz	r3, r3
 8004932:	b2db      	uxtb	r3, r3
 8004934:	3301      	adds	r3, #1
 8004936:	069b      	lsls	r3, r3, #26
 8004938:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004944:	2b00      	cmp	r3, #0
 8004946:	d109      	bne.n	800495c <HAL_ADC_ConfigChannel+0x50c>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	0e9b      	lsrs	r3, r3, #26
 800494e:	3301      	adds	r3, #1
 8004950:	f003 031f 	and.w	r3, r3, #31
 8004954:	2101      	movs	r1, #1
 8004956:	fa01 f303 	lsl.w	r3, r1, r3
 800495a:	e017      	b.n	800498c <HAL_ADC_ConfigChannel+0x53c>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004964:	fa93 f3a3 	rbit	r3, r3
 8004968:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800496a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800496c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800496e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004974:	2320      	movs	r3, #32
 8004976:	e003      	b.n	8004980 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004978:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800497a:	fab3 f383 	clz	r3, r3
 800497e:	b2db      	uxtb	r3, r3
 8004980:	3301      	adds	r3, #1
 8004982:	f003 031f 	and.w	r3, r3, #31
 8004986:	2101      	movs	r1, #1
 8004988:	fa01 f303 	lsl.w	r3, r1, r3
 800498c:	ea42 0103 	orr.w	r1, r2, r3
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10a      	bne.n	80049b2 <HAL_ADC_ConfigChannel+0x562>
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	0e9b      	lsrs	r3, r3, #26
 80049a2:	3301      	adds	r3, #1
 80049a4:	f003 021f 	and.w	r2, r3, #31
 80049a8:	4613      	mov	r3, r2
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	4413      	add	r3, r2
 80049ae:	051b      	lsls	r3, r3, #20
 80049b0:	e018      	b.n	80049e4 <HAL_ADC_ConfigChannel+0x594>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ba:	fa93 f3a3 	rbit	r3, r3
 80049be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80049c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80049c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80049ca:	2320      	movs	r3, #32
 80049cc:	e003      	b.n	80049d6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80049ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d0:	fab3 f383 	clz	r3, r3
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	3301      	adds	r3, #1
 80049d8:	f003 021f 	and.w	r2, r3, #31
 80049dc:	4613      	mov	r3, r2
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	4413      	add	r3, r2
 80049e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049e4:	430b      	orrs	r3, r1
 80049e6:	e080      	b.n	8004aea <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d107      	bne.n	8004a04 <HAL_ADC_ConfigChannel+0x5b4>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	0e9b      	lsrs	r3, r3, #26
 80049fa:	3301      	adds	r3, #1
 80049fc:	069b      	lsls	r3, r3, #26
 80049fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a02:	e015      	b.n	8004a30 <HAL_ADC_ConfigChannel+0x5e0>
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0c:	fa93 f3a3 	rbit	r3, r3
 8004a10:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a14:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004a1c:	2320      	movs	r3, #32
 8004a1e:	e003      	b.n	8004a28 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a22:	fab3 f383 	clz	r3, r3
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	3301      	adds	r3, #1
 8004a2a:	069b      	lsls	r3, r3, #26
 8004a2c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <HAL_ADC_ConfigChannel+0x600>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	0e9b      	lsrs	r3, r3, #26
 8004a42:	3301      	adds	r3, #1
 8004a44:	f003 031f 	and.w	r3, r3, #31
 8004a48:	2101      	movs	r1, #1
 8004a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4e:	e017      	b.n	8004a80 <HAL_ADC_ConfigChannel+0x630>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	fa93 f3a3 	rbit	r3, r3
 8004a5c:	61fb      	str	r3, [r7, #28]
  return result;
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004a68:	2320      	movs	r3, #32
 8004a6a:	e003      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	fab3 f383 	clz	r3, r3
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	3301      	adds	r3, #1
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	2101      	movs	r1, #1
 8004a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a80:	ea42 0103 	orr.w	r1, r2, r3
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10d      	bne.n	8004aac <HAL_ADC_ConfigChannel+0x65c>
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	0e9b      	lsrs	r3, r3, #26
 8004a96:	3301      	adds	r3, #1
 8004a98:	f003 021f 	and.w	r2, r3, #31
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	4413      	add	r3, r2
 8004aa2:	3b1e      	subs	r3, #30
 8004aa4:	051b      	lsls	r3, r3, #20
 8004aa6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004aaa:	e01d      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x698>
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	fa93 f3a3 	rbit	r3, r3
 8004ab8:	613b      	str	r3, [r7, #16]
  return result;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d103      	bne.n	8004acc <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004ac4:	2320      	movs	r3, #32
 8004ac6:	e005      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x684>
 8004ac8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	fab3 f383 	clz	r3, r3
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	f003 021f 	and.w	r2, r3, #31
 8004ada:	4613      	mov	r3, r2
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	4413      	add	r3, r2
 8004ae0:	3b1e      	subs	r3, #30
 8004ae2:	051b      	lsls	r3, r3, #20
 8004ae4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ae8:	430b      	orrs	r3, r1
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	6892      	ldr	r2, [r2, #8]
 8004aee:	4619      	mov	r1, r3
 8004af0:	f7ff fa8f 	bl	8004012 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	4b3d      	ldr	r3, [pc, #244]	; (8004bf0 <HAL_ADC_ConfigChannel+0x7a0>)
 8004afa:	4013      	ands	r3, r2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d06c      	beq.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b00:	483c      	ldr	r0, [pc, #240]	; (8004bf4 <HAL_ADC_ConfigChannel+0x7a4>)
 8004b02:	f7ff f9f7 	bl	8003ef4 <LL_ADC_GetCommonPathInternalCh>
 8004b06:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a3a      	ldr	r2, [pc, #232]	; (8004bf8 <HAL_ADC_ConfigChannel+0x7a8>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d127      	bne.n	8004b64 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d121      	bne.n	8004b64 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a35      	ldr	r2, [pc, #212]	; (8004bfc <HAL_ADC_ConfigChannel+0x7ac>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d157      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b2e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004b32:	4619      	mov	r1, r3
 8004b34:	482f      	ldr	r0, [pc, #188]	; (8004bf4 <HAL_ADC_ConfigChannel+0x7a4>)
 8004b36:	f7ff f9ca 	bl	8003ece <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b3a:	4b31      	ldr	r3, [pc, #196]	; (8004c00 <HAL_ADC_ConfigChannel+0x7b0>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	099b      	lsrs	r3, r3, #6
 8004b40:	4a30      	ldr	r2, [pc, #192]	; (8004c04 <HAL_ADC_ConfigChannel+0x7b4>)
 8004b42:	fba2 2303 	umull	r2, r3, r2, r3
 8004b46:	099b      	lsrs	r3, r3, #6
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b54:	e002      	b.n	8004b5c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f9      	bne.n	8004b56 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b62:	e03a      	b.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a27      	ldr	r2, [pc, #156]	; (8004c08 <HAL_ADC_ConfigChannel+0x7b8>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d113      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x746>
 8004b6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10d      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a1f      	ldr	r2, [pc, #124]	; (8004bfc <HAL_ADC_ConfigChannel+0x7ac>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d12a      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4819      	ldr	r0, [pc, #100]	; (8004bf4 <HAL_ADC_ConfigChannel+0x7a4>)
 8004b90:	f7ff f99d 	bl	8003ece <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b94:	e021      	b.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1c      	ldr	r2, [pc, #112]	; (8004c0c <HAL_ADC_ConfigChannel+0x7bc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d11c      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ba0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d116      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a12      	ldr	r2, [pc, #72]	; (8004bfc <HAL_ADC_ConfigChannel+0x7ac>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d111      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004bba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	480c      	ldr	r0, [pc, #48]	; (8004bf4 <HAL_ADC_ConfigChannel+0x7a4>)
 8004bc2:	f7ff f984 	bl	8003ece <LL_ADC_SetCommonPathInternalCh>
 8004bc6:	e008      	b.n	8004bda <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bcc:	f043 0220 	orr.w	r2, r3, #32
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004be2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	37d8      	adds	r7, #216	; 0xd8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	80080000 	.word	0x80080000
 8004bf4:	50040300 	.word	0x50040300
 8004bf8:	c7520000 	.word	0xc7520000
 8004bfc:	50040000 	.word	0x50040000
 8004c00:	2000003c 	.word	0x2000003c
 8004c04:	053e2d63 	.word	0x053e2d63
 8004c08:	cb840000 	.word	0xcb840000
 8004c0c:	80000001 	.word	0x80000001

08004c10 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e0ed      	b.n	8004dfe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d102      	bne.n	8004c34 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7fe fdf0 	bl	8003814 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f042 0201 	orr.w	r2, r2, #1
 8004c42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c44:	f7ff f900 	bl	8003e48 <HAL_GetTick>
 8004c48:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c4a:	e012      	b.n	8004c72 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c4c:	f7ff f8fc 	bl	8003e48 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b0a      	cmp	r3, #10
 8004c58:	d90b      	bls.n	8004c72 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2205      	movs	r2, #5
 8004c6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e0c5      	b.n	8004dfe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0e5      	beq.n	8004c4c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0202 	bic.w	r2, r2, #2
 8004c8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c90:	f7ff f8da 	bl	8003e48 <HAL_GetTick>
 8004c94:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004c96:	e012      	b.n	8004cbe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c98:	f7ff f8d6 	bl	8003e48 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b0a      	cmp	r3, #10
 8004ca4:	d90b      	bls.n	8004cbe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004caa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2205      	movs	r2, #5
 8004cb6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e09f      	b.n	8004dfe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e5      	bne.n	8004c98 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	7e1b      	ldrb	r3, [r3, #24]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d108      	bne.n	8004ce6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	e007      	b.n	8004cf6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	7e5b      	ldrb	r3, [r3, #25]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d108      	bne.n	8004d10 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	e007      	b.n	8004d20 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	7e9b      	ldrb	r3, [r3, #26]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d108      	bne.n	8004d3a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0220 	orr.w	r2, r2, #32
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	e007      	b.n	8004d4a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0220 	bic.w	r2, r2, #32
 8004d48:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	7edb      	ldrb	r3, [r3, #27]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d108      	bne.n	8004d64 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0210 	bic.w	r2, r2, #16
 8004d60:	601a      	str	r2, [r3, #0]
 8004d62:	e007      	b.n	8004d74 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0210 	orr.w	r2, r2, #16
 8004d72:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	7f1b      	ldrb	r3, [r3, #28]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d108      	bne.n	8004d8e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0208 	orr.w	r2, r2, #8
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	e007      	b.n	8004d9e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0208 	bic.w	r2, r2, #8
 8004d9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	7f5b      	ldrb	r3, [r3, #29]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d108      	bne.n	8004db8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0204 	orr.w	r2, r2, #4
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	e007      	b.n	8004dc8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0204 	bic.w	r2, r2, #4
 8004dc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	ea42 0103 	orr.w	r1, r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	1e5a      	subs	r2, r3, #1
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b087      	sub	sp, #28
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e1c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004e1e:	7cfb      	ldrb	r3, [r7, #19]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d003      	beq.n	8004e2c <HAL_CAN_ConfigFilter+0x26>
 8004e24:	7cfb      	ldrb	r3, [r7, #19]
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	f040 80aa 	bne.w	8004f80 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004e32:	f043 0201 	orr.w	r2, r3, #1
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	f003 031f 	and.w	r3, r3, #31
 8004e44:	2201      	movs	r2, #1
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	43db      	mvns	r3, r3
 8004e56:	401a      	ands	r2, r3
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d123      	bne.n	8004eae <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	401a      	ands	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e88:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	3248      	adds	r2, #72	; 0x48
 8004e8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ea2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	3348      	adds	r3, #72	; 0x48
 8004ea8:	00db      	lsls	r3, r3, #3
 8004eaa:	440b      	add	r3, r1
 8004eac:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d122      	bne.n	8004efc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ed6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	3248      	adds	r2, #72	; 0x48
 8004edc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ef0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ef2:	6979      	ldr	r1, [r7, #20]
 8004ef4:	3348      	adds	r3, #72	; 0x48
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	440b      	add	r3, r1
 8004efa:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d109      	bne.n	8004f18 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	401a      	ands	r2, r3
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004f16:	e007      	b.n	8004f28 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	431a      	orrs	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d109      	bne.n	8004f44 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	401a      	ands	r2, r3
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004f42:	e007      	b.n	8004f54 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d107      	bne.n	8004f6c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	431a      	orrs	r2, r3
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f72:	f023 0201 	bic.w	r2, r3, #1
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e006      	b.n	8004f8e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f84:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
  }
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b084      	sub	sp, #16
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d12e      	bne.n	800500c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0201 	bic.w	r2, r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fc6:	f7fe ff3f 	bl	8003e48 <HAL_GetTick>
 8004fca:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004fcc:	e012      	b.n	8004ff4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004fce:	f7fe ff3b 	bl	8003e48 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b0a      	cmp	r3, #10
 8004fda:	d90b      	bls.n	8004ff4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2205      	movs	r2, #5
 8004fec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e012      	b.n	800501a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1e5      	bne.n	8004fce <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005008:	2300      	movs	r3, #0
 800500a:	e006      	b.n	800501a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005010:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
  }
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005022:	b480      	push	{r7}
 8005024:	b089      	sub	sp, #36	; 0x24
 8005026:	af00      	add	r7, sp, #0
 8005028:	60f8      	str	r0, [r7, #12]
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	607a      	str	r2, [r7, #4]
 800502e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005036:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005040:	7ffb      	ldrb	r3, [r7, #31]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d003      	beq.n	800504e <HAL_CAN_AddTxMessage+0x2c>
 8005046:	7ffb      	ldrb	r3, [r7, #31]
 8005048:	2b02      	cmp	r3, #2
 800504a:	f040 80ad 	bne.w	80051a8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10a      	bne.n	800506e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800505e:	2b00      	cmp	r3, #0
 8005060:	d105      	bne.n	800506e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 8095 	beq.w	8005198 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	0e1b      	lsrs	r3, r3, #24
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005078:	2201      	movs	r2, #1
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	409a      	lsls	r2, r3
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10d      	bne.n	80050a6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005094:	68f9      	ldr	r1, [r7, #12]
 8005096:	6809      	ldr	r1, [r1, #0]
 8005098:	431a      	orrs	r2, r3
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	3318      	adds	r3, #24
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	440b      	add	r3, r1
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	e00f      	b.n	80050c6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80050b0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80050b6:	68f9      	ldr	r1, [r7, #12]
 80050b8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80050ba:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	3318      	adds	r3, #24
 80050c0:	011b      	lsls	r3, r3, #4
 80050c2:	440b      	add	r3, r1
 80050c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6819      	ldr	r1, [r3, #0]
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	3318      	adds	r3, #24
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	440b      	add	r3, r1
 80050d6:	3304      	adds	r3, #4
 80050d8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	7d1b      	ldrb	r3, [r3, #20]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d111      	bne.n	8005106 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	3318      	adds	r3, #24
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	4413      	add	r3, r2
 80050ee:	3304      	adds	r3, #4
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	6811      	ldr	r1, [r2, #0]
 80050f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	3318      	adds	r3, #24
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	440b      	add	r3, r1
 8005102:	3304      	adds	r3, #4
 8005104:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	3307      	adds	r3, #7
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	061a      	lsls	r2, r3, #24
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3306      	adds	r3, #6
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	041b      	lsls	r3, r3, #16
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	3305      	adds	r3, #5
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	021b      	lsls	r3, r3, #8
 8005120:	4313      	orrs	r3, r2
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	3204      	adds	r2, #4
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	4610      	mov	r0, r2
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	6811      	ldr	r1, [r2, #0]
 800512e:	ea43 0200 	orr.w	r2, r3, r0
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	440b      	add	r3, r1
 8005138:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800513c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	3303      	adds	r3, #3
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	061a      	lsls	r2, r3, #24
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3302      	adds	r3, #2
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	041b      	lsls	r3, r3, #16
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3301      	adds	r3, #1
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	4313      	orrs	r3, r2
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	7812      	ldrb	r2, [r2, #0]
 800515e:	4610      	mov	r0, r2
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	6811      	ldr	r1, [r2, #0]
 8005164:	ea43 0200 	orr.w	r2, r3, r0
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	440b      	add	r3, r1
 800516e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005172:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	3318      	adds	r3, #24
 800517c:	011b      	lsls	r3, r3, #4
 800517e:	4413      	add	r3, r2
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	6811      	ldr	r1, [r2, #0]
 8005186:	f043 0201 	orr.w	r2, r3, #1
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	3318      	adds	r3, #24
 800518e:	011b      	lsls	r3, r3, #4
 8005190:	440b      	add	r3, r1
 8005192:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	e00e      	b.n	80051b6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e006      	b.n	80051b6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
  }
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3724      	adds	r7, #36	; 0x24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b085      	sub	sp, #20
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051d4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80051d6:	7afb      	ldrb	r3, [r7, #11]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d002      	beq.n	80051e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80051dc:	7afb      	ldrb	r3, [r7, #11]
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d11d      	bne.n	800521e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	3301      	adds	r3, #1
 80051f4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d002      	beq.n	800520a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	3301      	adds	r3, #1
 8005208:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d002      	beq.n	800521e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	3301      	adds	r3, #1
 800521c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800521e:	68fb      	ldr	r3, [r7, #12]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005240:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005242:	7dfb      	ldrb	r3, [r7, #23]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d003      	beq.n	8005250 <HAL_CAN_GetRxMessage+0x24>
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	2b02      	cmp	r3, #2
 800524c:	f040 80f3 	bne.w	8005436 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10e      	bne.n	8005274 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	f003 0303 	and.w	r3, r3, #3
 8005260:	2b00      	cmp	r3, #0
 8005262:	d116      	bne.n	8005292 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005268:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e0e7      	b.n	8005444 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d107      	bne.n	8005292 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005286:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e0d8      	b.n	8005444 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	331b      	adds	r3, #27
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	4413      	add	r3, r2
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0204 	and.w	r2, r3, #4
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10c      	bne.n	80052ca <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	331b      	adds	r3, #27
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	4413      	add	r3, r2
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	0d5b      	lsrs	r3, r3, #21
 80052c0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	e00b      	b.n	80052e2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	331b      	adds	r3, #27
 80052d2:	011b      	lsls	r3, r3, #4
 80052d4:	4413      	add	r3, r2
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	08db      	lsrs	r3, r3, #3
 80052da:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	331b      	adds	r3, #27
 80052ea:	011b      	lsls	r3, r3, #4
 80052ec:	4413      	add	r3, r2
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0202 	and.w	r2, r3, #2
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	331b      	adds	r3, #27
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	4413      	add	r3, r2
 8005304:	3304      	adds	r3, #4
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 020f 	and.w	r2, r3, #15
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	331b      	adds	r3, #27
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	4413      	add	r3, r2
 800531c:	3304      	adds	r3, #4
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	0a1b      	lsrs	r3, r3, #8
 8005322:	b2da      	uxtb	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	331b      	adds	r3, #27
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	4413      	add	r3, r2
 8005334:	3304      	adds	r3, #4
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	0c1b      	lsrs	r3, r3, #16
 800533a:	b29a      	uxth	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	4413      	add	r3, r2
 800534a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	b2da      	uxtb	r2, r3
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	4413      	add	r3, r2
 8005360:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	0a1a      	lsrs	r2, r3, #8
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	3301      	adds	r3, #1
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	4413      	add	r3, r2
 800537a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	0c1a      	lsrs	r2, r3, #16
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	3302      	adds	r3, #2
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	011b      	lsls	r3, r3, #4
 8005392:	4413      	add	r3, r2
 8005394:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	0e1a      	lsrs	r2, r3, #24
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	3303      	adds	r3, #3
 80053a0:	b2d2      	uxtb	r2, r2
 80053a2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	3304      	adds	r3, #4
 80053b8:	b2d2      	uxtb	r2, r2
 80053ba:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	011b      	lsls	r3, r3, #4
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	0a1a      	lsrs	r2, r3, #8
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	3305      	adds	r3, #5
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	4413      	add	r3, r2
 80053e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	0c1a      	lsrs	r2, r3, #16
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	3306      	adds	r3, #6
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	0e1a      	lsrs	r2, r3, #24
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	3307      	adds	r3, #7
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d108      	bne.n	8005422 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 0220 	orr.w	r2, r2, #32
 800541e:	60da      	str	r2, [r3, #12]
 8005420:	e007      	b.n	8005432 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	691a      	ldr	r2, [r3, #16]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0220 	orr.w	r2, r2, #32
 8005430:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	e006      	b.n	8005444 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
  }
}
 8005444:	4618      	mov	r0, r3
 8005446:	371c      	adds	r7, #28
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005464:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005466:	7afb      	ldrb	r3, [r7, #11]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d002      	beq.n	8005472 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800546c:	7afb      	ldrb	r3, [r7, #11]
 800546e:	2b02      	cmp	r3, #2
 8005470:	d10f      	bne.n	8005492 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d106      	bne.n	8005486 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	e005      	b.n	8005492 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	f003 0303 	and.w	r3, r3, #3
 8005490:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8005492:	68fb      	ldr	r3, [r7, #12]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08a      	sub	sp, #40	; 0x28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80054a8:	2300      	movs	r3, #0
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d07c      	beq.n	80055e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d023      	beq.n	8005538 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2201      	movs	r2, #1
 80054f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7fe f818 	bl	8003538 <HAL_CAN_TxMailbox0CompleteCallback>
 8005508:	e016      	b.n	8005538 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d004      	beq.n	800551e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005516:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800551a:	627b      	str	r3, [r7, #36]	; 0x24
 800551c:	e00c      	b.n	8005538 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b00      	cmp	r3, #0
 8005526:	d004      	beq.n	8005532 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800552e:	627b      	str	r3, [r7, #36]	; 0x24
 8005530:	e002      	b.n	8005538 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f96b 	bl	800580e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553e:	2b00      	cmp	r3, #0
 8005540:	d024      	beq.n	800558c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f44f 7280 	mov.w	r2, #256	; 0x100
 800554a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fd fff8 	bl	800354c <HAL_CAN_TxMailbox1CompleteCallback>
 800555c:	e016      	b.n	800558c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800556e:	627b      	str	r3, [r7, #36]	; 0x24
 8005570:	e00c      	b.n	800558c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005578:	2b00      	cmp	r3, #0
 800557a:	d004      	beq.n	8005586 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005582:	627b      	str	r3, [r7, #36]	; 0x24
 8005584:	e002      	b.n	800558c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f94b 	bl	8005822 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d024      	beq.n	80055e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800559e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7fd ffd8 	bl	8003560 <HAL_CAN_TxMailbox2CompleteCallback>
 80055b0:	e016      	b.n	80055e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d004      	beq.n	80055c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80055bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055c2:	627b      	str	r3, [r7, #36]	; 0x24
 80055c4:	e00c      	b.n	80055e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d004      	beq.n	80055da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
 80055d8:	e002      	b.n	80055e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f92b 	bl	8005836 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f003 0308 	and.w	r3, r3, #8
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00c      	beq.n	8005604 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f003 0310 	and.w	r3, r3, #16
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d007      	beq.n	8005604 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80055f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2210      	movs	r2, #16
 8005602:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f003 0308 	and.w	r3, r3, #8
 8005614:	2b00      	cmp	r3, #0
 8005616:	d006      	beq.n	8005626 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2208      	movs	r2, #8
 800561e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f912 	bl	800584a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d009      	beq.n	8005644 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fd ff70 	bl	8003524 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00c      	beq.n	8005668 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f003 0310 	and.w	r3, r3, #16
 8005654:	2b00      	cmp	r3, #0
 8005656:	d007      	beq.n	8005668 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800565e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2210      	movs	r2, #16
 8005666:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f003 0308 	and.w	r3, r3, #8
 8005678:	2b00      	cmp	r3, #0
 800567a:	d006      	beq.n	800568a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2208      	movs	r2, #8
 8005682:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f8f4 	bl	8005872 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	2b00      	cmp	r3, #0
 8005692:	d009      	beq.n	80056a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f8db 	bl	800585e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00b      	beq.n	80056ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	f003 0310 	and.w	r3, r3, #16
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d006      	beq.n	80056ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2210      	movs	r2, #16
 80056c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 f8de 	bl	8005886 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00b      	beq.n	80056ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d006      	beq.n	80056ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2208      	movs	r2, #8
 80056e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f8d7 	bl	800589a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d07b      	beq.n	80057ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d072      	beq.n	80057e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005706:	2b00      	cmp	r3, #0
 8005708:	d008      	beq.n	800571c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	f043 0301 	orr.w	r3, r3, #1
 800571a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800571c:	6a3b      	ldr	r3, [r7, #32]
 800571e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005722:	2b00      	cmp	r3, #0
 8005724:	d008      	beq.n	8005738 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005732:	f043 0302 	orr.w	r3, r3, #2
 8005736:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800573e:	2b00      	cmp	r3, #0
 8005740:	d008      	beq.n	8005754 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	f043 0304 	orr.w	r3, r3, #4
 8005752:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800575a:	2b00      	cmp	r3, #0
 800575c:	d043      	beq.n	80057e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005764:	2b00      	cmp	r3, #0
 8005766:	d03e      	beq.n	80057e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800576e:	2b60      	cmp	r3, #96	; 0x60
 8005770:	d02b      	beq.n	80057ca <HAL_CAN_IRQHandler+0x32a>
 8005772:	2b60      	cmp	r3, #96	; 0x60
 8005774:	d82e      	bhi.n	80057d4 <HAL_CAN_IRQHandler+0x334>
 8005776:	2b50      	cmp	r3, #80	; 0x50
 8005778:	d022      	beq.n	80057c0 <HAL_CAN_IRQHandler+0x320>
 800577a:	2b50      	cmp	r3, #80	; 0x50
 800577c:	d82a      	bhi.n	80057d4 <HAL_CAN_IRQHandler+0x334>
 800577e:	2b40      	cmp	r3, #64	; 0x40
 8005780:	d019      	beq.n	80057b6 <HAL_CAN_IRQHandler+0x316>
 8005782:	2b40      	cmp	r3, #64	; 0x40
 8005784:	d826      	bhi.n	80057d4 <HAL_CAN_IRQHandler+0x334>
 8005786:	2b30      	cmp	r3, #48	; 0x30
 8005788:	d010      	beq.n	80057ac <HAL_CAN_IRQHandler+0x30c>
 800578a:	2b30      	cmp	r3, #48	; 0x30
 800578c:	d822      	bhi.n	80057d4 <HAL_CAN_IRQHandler+0x334>
 800578e:	2b10      	cmp	r3, #16
 8005790:	d002      	beq.n	8005798 <HAL_CAN_IRQHandler+0x2f8>
 8005792:	2b20      	cmp	r3, #32
 8005794:	d005      	beq.n	80057a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005796:	e01d      	b.n	80057d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	f043 0308 	orr.w	r3, r3, #8
 800579e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057a0:	e019      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80057a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a4:	f043 0310 	orr.w	r3, r3, #16
 80057a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057aa:	e014      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	f043 0320 	orr.w	r3, r3, #32
 80057b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057b4:	e00f      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057be:	e00a      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057c8:	e005      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057d2:	e000      	b.n	80057d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80057d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699a      	ldr	r2, [r3, #24]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80057e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2204      	movs	r2, #4
 80057ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80057ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f854 	bl	80058ae <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005806:	bf00      	nop
 8005808:	3728      	adds	r7, #40	; 0x28
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800582a:	bf00      	nop
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005866:	bf00      	nop
 8005868:	370c      	adds	r7, #12
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr

08005872 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005872:	b480      	push	{r7}
 8005874:	b083      	sub	sp, #12
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr

08005886 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005886:	b480      	push	{r7}
 8005888:	b083      	sub	sp, #12
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800588e:	bf00      	nop
 8005890:	370c      	adds	r7, #12
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr

0800589a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800589a:	b480      	push	{r7}
 800589c:	b083      	sub	sp, #12
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80058a2:	bf00      	nop
 80058a4:	370c      	adds	r7, #12
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b083      	sub	sp, #12
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80058b6:	bf00      	nop
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
	...

080058c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058d4:	4b0c      	ldr	r3, [pc, #48]	; (8005908 <__NVIC_SetPriorityGrouping+0x44>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80058e0:	4013      	ands	r3, r2
 80058e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80058f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80058f6:	4a04      	ldr	r2, [pc, #16]	; (8005908 <__NVIC_SetPriorityGrouping+0x44>)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	60d3      	str	r3, [r2, #12]
}
 80058fc:	bf00      	nop
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	e000ed00 	.word	0xe000ed00

0800590c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005910:	4b04      	ldr	r3, [pc, #16]	; (8005924 <__NVIC_GetPriorityGrouping+0x18>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	0a1b      	lsrs	r3, r3, #8
 8005916:	f003 0307 	and.w	r3, r3, #7
}
 800591a:	4618      	mov	r0, r3
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	e000ed00 	.word	0xe000ed00

08005928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	4603      	mov	r3, r0
 8005930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005936:	2b00      	cmp	r3, #0
 8005938:	db0b      	blt.n	8005952 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800593a:	79fb      	ldrb	r3, [r7, #7]
 800593c:	f003 021f 	and.w	r2, r3, #31
 8005940:	4907      	ldr	r1, [pc, #28]	; (8005960 <__NVIC_EnableIRQ+0x38>)
 8005942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2001      	movs	r0, #1
 800594a:	fa00 f202 	lsl.w	r2, r0, r2
 800594e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005952:	bf00      	nop
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	e000e100 	.word	0xe000e100

08005964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	4603      	mov	r3, r0
 800596c:	6039      	str	r1, [r7, #0]
 800596e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005974:	2b00      	cmp	r3, #0
 8005976:	db0a      	blt.n	800598e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	b2da      	uxtb	r2, r3
 800597c:	490c      	ldr	r1, [pc, #48]	; (80059b0 <__NVIC_SetPriority+0x4c>)
 800597e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005982:	0112      	lsls	r2, r2, #4
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	440b      	add	r3, r1
 8005988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800598c:	e00a      	b.n	80059a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	b2da      	uxtb	r2, r3
 8005992:	4908      	ldr	r1, [pc, #32]	; (80059b4 <__NVIC_SetPriority+0x50>)
 8005994:	79fb      	ldrb	r3, [r7, #7]
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	3b04      	subs	r3, #4
 800599c:	0112      	lsls	r2, r2, #4
 800599e:	b2d2      	uxtb	r2, r2
 80059a0:	440b      	add	r3, r1
 80059a2:	761a      	strb	r2, [r3, #24]
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	e000e100 	.word	0xe000e100
 80059b4:	e000ed00 	.word	0xe000ed00

080059b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b089      	sub	sp, #36	; 0x24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f003 0307 	and.w	r3, r3, #7
 80059ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f1c3 0307 	rsb	r3, r3, #7
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	bf28      	it	cs
 80059d6:	2304      	movcs	r3, #4
 80059d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	3304      	adds	r3, #4
 80059de:	2b06      	cmp	r3, #6
 80059e0:	d902      	bls.n	80059e8 <NVIC_EncodePriority+0x30>
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	3b03      	subs	r3, #3
 80059e6:	e000      	b.n	80059ea <NVIC_EncodePriority+0x32>
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059ec:	f04f 32ff 	mov.w	r2, #4294967295
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	43da      	mvns	r2, r3
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	401a      	ands	r2, r3
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a00:	f04f 31ff 	mov.w	r1, #4294967295
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0a:	43d9      	mvns	r1, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a10:	4313      	orrs	r3, r2
         );
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3724      	adds	r7, #36	; 0x24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b082      	sub	sp, #8
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff ff4c 	bl	80058c4 <__NVIC_SetPriorityGrouping>
}
 8005a2c:	bf00      	nop
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
 8005a40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a46:	f7ff ff61 	bl	800590c <__NVIC_GetPriorityGrouping>
 8005a4a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	68b9      	ldr	r1, [r7, #8]
 8005a50:	6978      	ldr	r0, [r7, #20]
 8005a52:	f7ff ffb1 	bl	80059b8 <NVIC_EncodePriority>
 8005a56:	4602      	mov	r2, r0
 8005a58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a5c:	4611      	mov	r1, r2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7ff ff80 	bl	8005964 <__NVIC_SetPriority>
}
 8005a64:	bf00      	nop
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	4603      	mov	r3, r0
 8005a74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff ff54 	bl	8005928 <__NVIC_EnableIRQ>
}
 8005a80:	bf00      	nop
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e014      	b.n	8005ac4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	791b      	ldrb	r3, [r3, #4]
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d105      	bne.n	8005ab0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f7fd ff18 	bl	80038e0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	795b      	ldrb	r3, [r3, #5]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d101      	bne.n	8005ae2 <HAL_DAC_Start+0x16>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e03b      	b.n	8005b5a <HAL_DAC_Start+0x8e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2202      	movs	r2, #2
 8005aec:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6819      	ldr	r1, [r3, #0]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	f003 0310 	and.w	r3, r3, #16
 8005afa:	2201      	movs	r2, #1
 8005afc:	409a      	lsls	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10f      	bne.n	8005b2c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8005b16:	2b04      	cmp	r3, #4
 8005b18:	d118      	bne.n	8005b4c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f042 0201 	orr.w	r2, r2, #1
 8005b28:	605a      	str	r2, [r3, #4]
 8005b2a:	e00f      	b.n	8005b4c <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005b36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b3a:	d107      	bne.n	8005b4c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685a      	ldr	r2, [r3, #4]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f042 0202 	orr.w	r2, r2, #2
 8005b4a:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b082      	sub	sp, #8
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b7c:	d120      	bne.n	8005bc0 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b8c:	d118      	bne.n	8005bc0 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2204      	movs	r2, #4
 8005b92:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	f043 0201 	orr.w	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ba8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005bb8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f852 	bl	8005c64 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bce:	d120      	bne.n	8005c12 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bde:	d118      	bne.n	8005c12 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2204      	movs	r2, #4
 8005be4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f043 0202 	orr.w	r2, r3, #2
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005bfa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005c0a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f94d 	bl	8005eac <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8005c12:	bf00      	nop
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b087      	sub	sp, #28
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	607a      	str	r2, [r7, #4]
 8005c26:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d105      	bne.n	8005c44 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	3308      	adds	r3, #8
 8005c40:	617b      	str	r3, [r7, #20]
 8005c42:	e004      	b.n	8005c4e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4413      	add	r3, r2
 8005c4a:	3314      	adds	r3, #20
 8005c4c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	461a      	mov	r2, r3
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	371c      	adds	r7, #28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005c84:	2300      	movs	r3, #0
 8005c86:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	795b      	ldrb	r3, [r3, #5]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_DAC_ConfigChannel+0x1c>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e107      	b.n	8005ea4 <HAL_DAC_ConfigChannel+0x22c>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2201      	movs	r2, #1
 8005c98:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d174      	bne.n	8005d92 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005ca8:	f7fe f8ce 	bl	8003e48 <HAL_GetTick>
 8005cac:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d134      	bne.n	8005d1e <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005cb4:	e011      	b.n	8005cda <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005cb6:	f7fe f8c7 	bl	8003e48 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d90a      	bls.n	8005cda <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	f043 0208 	orr.w	r2, r3, #8
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2203      	movs	r2, #3
 8005cd4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e0e4      	b.n	8005ea4 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1e6      	bne.n	8005cb6 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8005ce8:	2001      	movs	r0, #1
 8005cea:	f7fe f8b9 	bl	8003e60 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	6992      	ldr	r2, [r2, #24]
 8005cf6:	641a      	str	r2, [r3, #64]	; 0x40
 8005cf8:	e01e      	b.n	8005d38 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005cfa:	f7fe f8a5 	bl	8003e48 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d90a      	bls.n	8005d1e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	f043 0208 	orr.w	r2, r3, #8
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2203      	movs	r2, #3
 8005d18:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e0c2      	b.n	8005ea4 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	dbe8      	blt.n	8005cfa <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8005d28:	2001      	movs	r0, #1
 8005d2a:	f7fe f899 	bl	8003e60 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	6992      	ldr	r2, [r2, #24]
 8005d36:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005d48:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4c:	43db      	mvns	r3, r3
 8005d4e:	ea02 0103 	and.w	r1, r2, r3
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	69da      	ldr	r2, [r3, #28]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f003 0310 	and.w	r3, r3, #16
 8005d5c:	409a      	lsls	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f003 0310 	and.w	r3, r3, #16
 8005d72:	21ff      	movs	r1, #255	; 0xff
 8005d74:	fa01 f303 	lsl.w	r3, r1, r3
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	ea02 0103 	and.w	r1, r2, r3
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	6a1a      	ldr	r2, [r3, #32]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f003 0310 	and.w	r3, r3, #16
 8005d88:	409a      	lsls	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d11d      	bne.n	8005dd6 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da0:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	221f      	movs	r2, #31
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	43db      	mvns	r3, r3
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	4013      	ands	r3, r2
 8005db4:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f003 0310 	and.w	r3, r3, #16
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ddc:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f003 0310 	and.w	r3, r3, #16
 8005de4:	2207      	movs	r2, #7
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	4013      	ands	r3, r2
 8005df0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f003 0310 	and.w	r3, r3, #16
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6819      	ldr	r1, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f003 0310 	and.w	r3, r3, #16
 8005e2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e32:	43da      	mvns	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	400a      	ands	r2, r1
 8005e3a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f003 0310 	and.w	r3, r3, #16
 8005e4a:	f640 72fc 	movw	r2, #4092	; 0xffc
 8005e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e52:	43db      	mvns	r3, r3
 8005e54:	69ba      	ldr	r2, [r7, #24]
 8005e56:	4013      	ands	r3, r2
 8005e58:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f003 0310 	and.w	r3, r3, #16
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	69ba      	ldr	r2, [r7, #24]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69ba      	ldr	r2, [r7, #24]
 8005e78:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6819      	ldr	r1, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f003 0310 	and.w	r3, r3, #16
 8005e86:	22c0      	movs	r2, #192	; 0xc0
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	43da      	mvns	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	400a      	ands	r2, r1
 8005e94:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3720      	adds	r7, #32
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d005      	beq.n	8005ee4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2204      	movs	r2, #4
 8005edc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	73fb      	strb	r3, [r7, #15]
 8005ee2:	e029      	b.n	8005f38 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 020e 	bic.w	r2, r2, #14
 8005ef2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f022 0201 	bic.w	r2, r2, #1
 8005f02:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f08:	f003 021c 	and.w	r2, r3, #28
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f10:	2101      	movs	r1, #1
 8005f12:	fa01 f202 	lsl.w	r2, r1, r2
 8005f16:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	4798      	blx	r3
    }
  }
  return status;
 8005f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f50:	b2db      	uxtb	r3, r3
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	370c      	adds	r7, #12
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr
	...

08005f60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f6e:	e148      	b.n	8006202 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	2101      	movs	r1, #1
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	fa01 f303 	lsl.w	r3, r1, r3
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 813a 	beq.w	80061fc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f003 0303 	and.w	r3, r3, #3
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d005      	beq.n	8005fa0 <HAL_GPIO_Init+0x40>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f003 0303 	and.w	r3, r3, #3
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d130      	bne.n	8006002 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	2203      	movs	r2, #3
 8005fac:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb0:	43db      	mvns	r3, r3
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	005b      	lsls	r3, r3, #1
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	fa02 f303 	lsl.w	r3, r2, r3
 8005fde:	43db      	mvns	r3, r3
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	091b      	lsrs	r3, r3, #4
 8005fec:	f003 0201 	and.w	r2, r3, #1
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f003 0303 	and.w	r3, r3, #3
 800600a:	2b03      	cmp	r3, #3
 800600c:	d017      	beq.n	800603e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	005b      	lsls	r3, r3, #1
 8006018:	2203      	movs	r2, #3
 800601a:	fa02 f303 	lsl.w	r3, r2, r3
 800601e:	43db      	mvns	r3, r3
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	4013      	ands	r3, r2
 8006024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	fa02 f303 	lsl.w	r3, r2, r3
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b02      	cmp	r3, #2
 8006048:	d123      	bne.n	8006092 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	08da      	lsrs	r2, r3, #3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3208      	adds	r2, #8
 8006052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006056:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f003 0307 	and.w	r3, r3, #7
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	220f      	movs	r2, #15
 8006062:	fa02 f303 	lsl.w	r3, r2, r3
 8006066:	43db      	mvns	r3, r3
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4013      	ands	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	691a      	ldr	r2, [r3, #16]
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 0307 	and.w	r3, r3, #7
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	fa02 f303 	lsl.w	r3, r2, r3
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	4313      	orrs	r3, r2
 8006082:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	08da      	lsrs	r2, r3, #3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	3208      	adds	r2, #8
 800608c:	6939      	ldr	r1, [r7, #16]
 800608e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	005b      	lsls	r3, r3, #1
 800609c:	2203      	movs	r2, #3
 800609e:	fa02 f303 	lsl.w	r3, r2, r3
 80060a2:	43db      	mvns	r3, r3
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	4013      	ands	r3, r2
 80060a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f003 0203 	and.w	r2, r3, #3
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 8094 	beq.w	80061fc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060d4:	4b52      	ldr	r3, [pc, #328]	; (8006220 <HAL_GPIO_Init+0x2c0>)
 80060d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060d8:	4a51      	ldr	r2, [pc, #324]	; (8006220 <HAL_GPIO_Init+0x2c0>)
 80060da:	f043 0301 	orr.w	r3, r3, #1
 80060de:	6613      	str	r3, [r2, #96]	; 0x60
 80060e0:	4b4f      	ldr	r3, [pc, #316]	; (8006220 <HAL_GPIO_Init+0x2c0>)
 80060e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	60bb      	str	r3, [r7, #8]
 80060ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80060ec:	4a4d      	ldr	r2, [pc, #308]	; (8006224 <HAL_GPIO_Init+0x2c4>)
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	089b      	lsrs	r3, r3, #2
 80060f2:	3302      	adds	r3, #2
 80060f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f003 0303 	and.w	r3, r3, #3
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	220f      	movs	r2, #15
 8006104:	fa02 f303 	lsl.w	r3, r2, r3
 8006108:	43db      	mvns	r3, r3
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4013      	ands	r3, r2
 800610e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006116:	d00d      	beq.n	8006134 <HAL_GPIO_Init+0x1d4>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a43      	ldr	r2, [pc, #268]	; (8006228 <HAL_GPIO_Init+0x2c8>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d007      	beq.n	8006130 <HAL_GPIO_Init+0x1d0>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a42      	ldr	r2, [pc, #264]	; (800622c <HAL_GPIO_Init+0x2cc>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d101      	bne.n	800612c <HAL_GPIO_Init+0x1cc>
 8006128:	2302      	movs	r3, #2
 800612a:	e004      	b.n	8006136 <HAL_GPIO_Init+0x1d6>
 800612c:	2307      	movs	r3, #7
 800612e:	e002      	b.n	8006136 <HAL_GPIO_Init+0x1d6>
 8006130:	2301      	movs	r3, #1
 8006132:	e000      	b.n	8006136 <HAL_GPIO_Init+0x1d6>
 8006134:	2300      	movs	r3, #0
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	f002 0203 	and.w	r2, r2, #3
 800613c:	0092      	lsls	r2, r2, #2
 800613e:	4093      	lsls	r3, r2
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4313      	orrs	r3, r2
 8006144:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006146:	4937      	ldr	r1, [pc, #220]	; (8006224 <HAL_GPIO_Init+0x2c4>)
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	089b      	lsrs	r3, r3, #2
 800614c:	3302      	adds	r3, #2
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006154:	4b36      	ldr	r3, [pc, #216]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	43db      	mvns	r3, r3
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4013      	ands	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d003      	beq.n	8006178 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006178:	4a2d      	ldr	r2, [pc, #180]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800617e:	4b2c      	ldr	r3, [pc, #176]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	43db      	mvns	r3, r3
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	4013      	ands	r3, r2
 800618c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80061a2:	4a23      	ldr	r2, [pc, #140]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80061a8:	4b21      	ldr	r3, [pc, #132]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	43db      	mvns	r3, r3
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4013      	ands	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80061c4:	693a      	ldr	r2, [r7, #16]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80061cc:	4a18      	ldr	r2, [pc, #96]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80061d2:	4b17      	ldr	r3, [pc, #92]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	43db      	mvns	r3, r3
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	4013      	ands	r3, r2
 80061e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061f6:	4a0e      	ldr	r2, [pc, #56]	; (8006230 <HAL_GPIO_Init+0x2d0>)
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	3301      	adds	r3, #1
 8006200:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	fa22 f303 	lsr.w	r3, r2, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	f47f aeaf 	bne.w	8005f70 <HAL_GPIO_Init+0x10>
  }
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	371c      	adds	r7, #28
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	40021000 	.word	0x40021000
 8006224:	40010000 	.word	0x40010000
 8006228:	48000400 	.word	0x48000400
 800622c:	48000800 	.word	0x48000800
 8006230:	40010400 	.word	0x40010400

08006234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	460b      	mov	r3, r1
 800623e:	807b      	strh	r3, [r7, #2]
 8006240:	4613      	mov	r3, r2
 8006242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006244:	787b      	ldrb	r3, [r7, #1]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800624a:	887a      	ldrh	r2, [r7, #2]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006250:	e002      	b.n	8006258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006252:	887a      	ldrh	r2, [r7, #2]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e081      	b.n	800637a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fd fb6e 	bl	800396c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2224      	movs	r2, #36	; 0x24
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 0201 	bic.w	r2, r2, #1
 80062a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80062b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d107      	bne.n	80062de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062da:	609a      	str	r2, [r3, #8]
 80062dc:	e006      	b.n	80062ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689a      	ldr	r2, [r3, #8]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80062ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d104      	bne.n	80062fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6812      	ldr	r2, [r2, #0]
 8006308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800630c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68da      	ldr	r2, [r3, #12]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	691a      	ldr	r2, [r3, #16]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	69d9      	ldr	r1, [r3, #28]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a1a      	ldr	r2, [r3, #32]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	430a      	orrs	r2, r1
 800634a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0201 	orr.w	r2, r2, #1
 800635a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2220      	movs	r2, #32
 8006366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
	...

08006384 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b088      	sub	sp, #32
 8006388:	af02      	add	r7, sp, #8
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	607a      	str	r2, [r7, #4]
 800638e:	461a      	mov	r2, r3
 8006390:	460b      	mov	r3, r1
 8006392:	817b      	strh	r3, [r7, #10]
 8006394:	4613      	mov	r3, r2
 8006396:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	f040 80da 	bne.w	800655a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_I2C_Master_Transmit+0x30>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e0d3      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063bc:	f7fd fd44 	bl	8003e48 <HAL_GetTick>
 80063c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	2319      	movs	r3, #25
 80063c8:	2201      	movs	r2, #1
 80063ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f000 fe05 	bl	8006fde <I2C_WaitOnFlagUntilTimeout>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e0be      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2221      	movs	r2, #33	; 0x21
 80063e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2210      	movs	r2, #16
 80063ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	893a      	ldrh	r2, [r7, #8]
 80063fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640a:	b29b      	uxth	r3, r3
 800640c:	2bff      	cmp	r3, #255	; 0xff
 800640e:	d90e      	bls.n	800642e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	22ff      	movs	r2, #255	; 0xff
 8006414:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641a:	b2da      	uxtb	r2, r3
 800641c:	8979      	ldrh	r1, [r7, #10]
 800641e:	4b51      	ldr	r3, [pc, #324]	; (8006564 <HAL_I2C_Master_Transmit+0x1e0>)
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 ff82 	bl	8007330 <I2C_TransferConfig>
 800642c:	e06c      	b.n	8006508 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800643c:	b2da      	uxtb	r2, r3
 800643e:	8979      	ldrh	r1, [r7, #10]
 8006440:	4b48      	ldr	r3, [pc, #288]	; (8006564 <HAL_I2C_Master_Transmit+0x1e0>)
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 ff71 	bl	8007330 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800644e:	e05b      	b.n	8006508 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	6a39      	ldr	r1, [r7, #32]
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 fe02 	bl	800705e <I2C_WaitOnTXISFlagUntilTimeout>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e07b      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	781a      	ldrb	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800647e:	b29b      	uxth	r3, r3
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800648c:	3b01      	subs	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006498:	b29b      	uxth	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d034      	beq.n	8006508 <HAL_I2C_Master_Transmit+0x184>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d130      	bne.n	8006508 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	2200      	movs	r2, #0
 80064ae:	2180      	movs	r1, #128	; 0x80
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 fd94 	bl	8006fde <I2C_WaitOnFlagUntilTimeout>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e04d      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2bff      	cmp	r3, #255	; 0xff
 80064c8:	d90e      	bls.n	80064e8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	22ff      	movs	r2, #255	; 0xff
 80064ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	8979      	ldrh	r1, [r7, #10]
 80064d8:	2300      	movs	r3, #0
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 ff25 	bl	8007330 <I2C_TransferConfig>
 80064e6:	e00f      	b.n	8006508 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	8979      	ldrh	r1, [r7, #10]
 80064fa:	2300      	movs	r3, #0
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 ff14 	bl	8007330 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800650c:	b29b      	uxth	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d19e      	bne.n	8006450 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	6a39      	ldr	r1, [r7, #32]
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f000 fde1 	bl	80070de <I2C_WaitOnSTOPFlagUntilTimeout>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d001      	beq.n	8006526 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e01a      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2220      	movs	r2, #32
 800652c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6859      	ldr	r1, [r3, #4]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	4b0b      	ldr	r3, [pc, #44]	; (8006568 <HAL_I2C_Master_Transmit+0x1e4>)
 800653a:	400b      	ands	r3, r1
 800653c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006556:	2300      	movs	r3, #0
 8006558:	e000      	b.n	800655c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800655a:	2302      	movs	r3, #2
  }
}
 800655c:	4618      	mov	r0, r3
 800655e:	3718      	adds	r7, #24
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}
 8006564:	80002000 	.word	0x80002000
 8006568:	fe00e800 	.word	0xfe00e800

0800656c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006588:	2b00      	cmp	r3, #0
 800658a:	d005      	beq.n	8006598 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006590:	68ba      	ldr	r2, [r7, #8]
 8006592:	68f9      	ldr	r1, [r7, #12]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	4798      	blx	r3
  }
}
 8006598:	bf00      	nop
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	0a1b      	lsrs	r3, r3, #8
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d010      	beq.n	80065e6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	09db      	lsrs	r3, r3, #7
 80065c8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d4:	f043 0201 	orr.w	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065e4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	0a9b      	lsrs	r3, r3, #10
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d010      	beq.n	8006614 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	09db      	lsrs	r3, r3, #7
 80065f6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00a      	beq.n	8006614 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006602:	f043 0208 	orr.w	r2, r3, #8
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006612:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	0a5b      	lsrs	r3, r3, #9
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d010      	beq.n	8006642 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	09db      	lsrs	r3, r3, #7
 8006624:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00a      	beq.n	8006642 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006630:	f043 0202 	orr.w	r2, r3, #2
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006640:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006646:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f003 030b 	and.w	r3, r3, #11
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006652:	68f9      	ldr	r1, [r7, #12]
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fb89 	bl	8006d6c <I2C_ITError>
  }
}
 800665a:	bf00      	nop
 800665c:	3718      	adds	r7, #24
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006662:	b480      	push	{r7}
 8006664:	b083      	sub	sp, #12
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006676:	b480      	push	{r7}
 8006678:	b083      	sub	sp, #12
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800667e:	bf00      	nop
 8006680:	370c      	adds	r7, #12
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800668a:	b480      	push	{r7}
 800668c:	b083      	sub	sp, #12
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	460b      	mov	r3, r1
 8006694:	70fb      	strb	r3, [r7, #3]
 8006696:	4613      	mov	r3, r2
 8006698:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800669a:	bf00      	nop
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80066ae:	bf00      	nop
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b083      	sub	sp, #12
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80066c2:	bf00      	nop
 80066c4:	370c      	adds	r7, #12
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80066d6:	bf00      	nop
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80066e2:	b580      	push	{r7, lr}
 80066e4:	b086      	sub	sp, #24
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	60f8      	str	r0, [r7, #12]
 80066ea:	60b9      	str	r1, [r7, #8]
 80066ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d101      	bne.n	8006706 <I2C_Slave_ISR_IT+0x24>
 8006702:	2302      	movs	r3, #2
 8006704:	e0ec      	b.n	80068e0 <I2C_Slave_ISR_IT+0x1fe>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	095b      	lsrs	r3, r3, #5
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d009      	beq.n	800672e <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	095b      	lsrs	r3, r3, #5
 800671e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006722:	2b00      	cmp	r3, #0
 8006724:	d003      	beq.n	800672e <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006726:	6939      	ldr	r1, [r7, #16]
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f9bf 	bl	8006aac <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	091b      	lsrs	r3, r3, #4
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d04d      	beq.n	80067d6 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	091b      	lsrs	r3, r3, #4
 800673e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006742:	2b00      	cmp	r3, #0
 8006744:	d047      	beq.n	80067d6 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	d128      	bne.n	80067a2 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b28      	cmp	r3, #40	; 0x28
 800675a:	d108      	bne.n	800676e <I2C_Slave_ISR_IT+0x8c>
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006762:	d104      	bne.n	800676e <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006764:	6939      	ldr	r1, [r7, #16]
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 faaa 	bl	8006cc0 <I2C_ITListenCplt>
 800676c:	e032      	b.n	80067d4 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b29      	cmp	r3, #41	; 0x29
 8006778:	d10e      	bne.n	8006798 <I2C_Slave_ISR_IT+0xb6>
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006780:	d00a      	beq.n	8006798 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2210      	movs	r2, #16
 8006788:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fbe5 	bl	8006f5a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f000 f92d 	bl	80069f0 <I2C_ITSlaveSeqCplt>
 8006796:	e01d      	b.n	80067d4 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2210      	movs	r2, #16
 800679e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80067a0:	e096      	b.n	80068d0 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2210      	movs	r2, #16
 80067a8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ae:	f043 0204 	orr.w	r2, r3, #4
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d004      	beq.n	80067c6 <I2C_Slave_ISR_IT+0xe4>
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067c2:	f040 8085 	bne.w	80068d0 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ca:	4619      	mov	r1, r3
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 facd 	bl	8006d6c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80067d2:	e07d      	b.n	80068d0 <I2C_Slave_ISR_IT+0x1ee>
 80067d4:	e07c      	b.n	80068d0 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	089b      	lsrs	r3, r3, #2
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d030      	beq.n	8006844 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	089b      	lsrs	r3, r3, #2
 80067e6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d02a      	beq.n	8006844 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d018      	beq.n	800682a <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006802:	b2d2      	uxtb	r2, r2
 8006804:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680a:	1c5a      	adds	r2, r3, #1
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006814:	3b01      	subs	r3, #1
 8006816:	b29a      	uxth	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006820:	b29b      	uxth	r3, r3
 8006822:	3b01      	subs	r3, #1
 8006824:	b29a      	uxth	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800682e:	b29b      	uxth	r3, r3
 8006830:	2b00      	cmp	r3, #0
 8006832:	d14f      	bne.n	80068d4 <I2C_Slave_ISR_IT+0x1f2>
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800683a:	d04b      	beq.n	80068d4 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 f8d7 	bl	80069f0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006842:	e047      	b.n	80068d4 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	08db      	lsrs	r3, r3, #3
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00a      	beq.n	8006866 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	08db      	lsrs	r3, r3, #3
 8006854:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800685c:	6939      	ldr	r1, [r7, #16]
 800685e:	68f8      	ldr	r0, [r7, #12]
 8006860:	f000 f842 	bl	80068e8 <I2C_ITAddrCplt>
 8006864:	e037      	b.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	085b      	lsrs	r3, r3, #1
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d031      	beq.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	085b      	lsrs	r3, r3, #1
 8006876:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800687a:	2b00      	cmp	r3, #0
 800687c:	d02b      	beq.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006882:	b29b      	uxth	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d018      	beq.n	80068ba <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688c:	781a      	ldrb	r2, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068b0:	3b01      	subs	r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	851a      	strh	r2, [r3, #40]	; 0x28
 80068b8:	e00d      	b.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80068c0:	d002      	beq.n	80068c8 <I2C_Slave_ISR_IT+0x1e6>
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d106      	bne.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 f891 	bl	80069f0 <I2C_ITSlaveSeqCplt>
 80068ce:	e002      	b.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80068d0:	bf00      	nop
 80068d2:	e000      	b.n	80068d6 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80068d4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80068fe:	2b28      	cmp	r3, #40	; 0x28
 8006900:	d16a      	bne.n	80069d8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	0c1b      	lsrs	r3, r3, #16
 800690a:	b2db      	uxtb	r3, r3
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	0c1b      	lsrs	r3, r3, #16
 800691a:	b29b      	uxth	r3, r3
 800691c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006920:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	b29b      	uxth	r3, r3
 800692a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800692e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	b29b      	uxth	r3, r3
 8006938:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800693c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	2b02      	cmp	r3, #2
 8006944:	d138      	bne.n	80069b8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006946:	897b      	ldrh	r3, [r7, #10]
 8006948:	09db      	lsrs	r3, r3, #7
 800694a:	b29a      	uxth	r2, r3
 800694c:	89bb      	ldrh	r3, [r7, #12]
 800694e:	4053      	eors	r3, r2
 8006950:	b29b      	uxth	r3, r3
 8006952:	f003 0306 	and.w	r3, r3, #6
 8006956:	2b00      	cmp	r3, #0
 8006958:	d11c      	bne.n	8006994 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800695a:	897b      	ldrh	r3, [r7, #10]
 800695c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800696c:	2b02      	cmp	r3, #2
 800696e:	d13b      	bne.n	80069e8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2208      	movs	r2, #8
 800697c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006986:	89ba      	ldrh	r2, [r7, #12]
 8006988:	7bfb      	ldrb	r3, [r7, #15]
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7ff fe7c 	bl	800668a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006992:	e029      	b.n	80069e8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006994:	893b      	ldrh	r3, [r7, #8]
 8006996:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006998:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fcf9 	bl	8007394 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80069aa:	89ba      	ldrh	r2, [r7, #12]
 80069ac:	7bfb      	ldrb	r3, [r7, #15]
 80069ae:	4619      	mov	r1, r3
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7ff fe6a 	bl	800668a <HAL_I2C_AddrCallback>
}
 80069b6:	e017      	b.n	80069e8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80069b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fce9 	bl	8007394 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80069ca:	89ba      	ldrh	r2, [r7, #12]
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
 80069ce:	4619      	mov	r1, r3
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7ff fe5a 	bl	800668a <HAL_I2C_AddrCallback>
}
 80069d6:	e007      	b.n	80069e8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2208      	movs	r2, #8
 80069de:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80069e8:	bf00      	nop
 80069ea:	3710      	adds	r7, #16
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	0b9b      	lsrs	r3, r3, #14
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d008      	beq.n	8006a26 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a22:	601a      	str	r2, [r3, #0]
 8006a24:	e00d      	b.n	8006a42 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	0bdb      	lsrs	r3, r3, #15
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a40:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b29      	cmp	r3, #41	; 0x29
 8006a4c:	d112      	bne.n	8006a74 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2228      	movs	r2, #40	; 0x28
 8006a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2221      	movs	r2, #33	; 0x21
 8006a5a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006a5c:	2101      	movs	r1, #1
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 fc98 	bl	8007394 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f7ff fdf8 	bl	8006662 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006a72:	e017      	b.n	8006aa4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006a7e:	d111      	bne.n	8006aa4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2228      	movs	r2, #40	; 0x28
 8006a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2222      	movs	r2, #34	; 0x22
 8006a8c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a8e:	2102      	movs	r1, #2
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 fc7f 	bl	8007394 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7ff fde9 	bl	8006676 <HAL_I2C_SlaveRxCpltCallback>
}
 8006aa4:	bf00      	nop
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ac8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006ad2:	7bfb      	ldrb	r3, [r7, #15]
 8006ad4:	2b21      	cmp	r3, #33	; 0x21
 8006ad6:	d002      	beq.n	8006ade <I2C_ITSlaveCplt+0x32>
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	2b29      	cmp	r3, #41	; 0x29
 8006adc:	d108      	bne.n	8006af0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006ade:	f248 0101 	movw	r1, #32769	; 0x8001
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fc56 	bl	8007394 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2221      	movs	r2, #33	; 0x21
 8006aec:	631a      	str	r2, [r3, #48]	; 0x30
 8006aee:	e00d      	b.n	8006b0c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
 8006af2:	2b22      	cmp	r3, #34	; 0x22
 8006af4:	d002      	beq.n	8006afc <I2C_ITSlaveCplt+0x50>
 8006af6:	7bfb      	ldrb	r3, [r7, #15]
 8006af8:	2b2a      	cmp	r3, #42	; 0x2a
 8006afa:	d107      	bne.n	8006b0c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006afc:	f248 0102 	movw	r1, #32770	; 0x8002
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fc47 	bl	8007394 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2222      	movs	r2, #34	; 0x22
 8006b0a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b1a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6859      	ldr	r1, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	4b64      	ldr	r3, [pc, #400]	; (8006cb8 <I2C_ITSlaveCplt+0x20c>)
 8006b28:	400b      	ands	r3, r1
 8006b2a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fa14 	bl	8006f5a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	0b9b      	lsrs	r3, r3, #14
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d013      	beq.n	8006b66 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b4c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d020      	beq.n	8006b98 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b64:	e018      	b.n	8006b98 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	0bdb      	lsrs	r3, r3, #15
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d012      	beq.n	8006b98 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b80:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d006      	beq.n	8006b98 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	089b      	lsrs	r3, r3, #2
 8006b9c:	f003 0301 	and.w	r3, r3, #1
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d020      	beq.n	8006be6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f023 0304 	bic.w	r3, r3, #4
 8006baa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	b2d2      	uxtb	r2, r2
 8006bb8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbe:	1c5a      	adds	r2, r3, #1
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00c      	beq.n	8006be6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bd0:	3b01      	subs	r3, #1
 8006bd2:	b29a      	uxth	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d005      	beq.n	8006bfc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bf4:	f043 0204 	orr.w	r2, r3, #4
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d010      	beq.n	8006c34 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c16:	4619      	mov	r1, r3
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f8a7 	bl	8006d6c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b28      	cmp	r3, #40	; 0x28
 8006c28:	d141      	bne.n	8006cae <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006c2a:	6979      	ldr	r1, [r7, #20]
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f000 f847 	bl	8006cc0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c32:	e03c      	b.n	8006cae <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c3c:	d014      	beq.n	8006c68 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7ff fed6 	bl	80069f0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a1d      	ldr	r2, [pc, #116]	; (8006cbc <I2C_ITSlaveCplt+0x210>)
 8006c48:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff fd20 	bl	80066a6 <HAL_I2C_ListenCpltCallback>
}
 8006c66:	e022      	b.n	8006cae <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b22      	cmp	r3, #34	; 0x22
 8006c72:	d10e      	bne.n	8006c92 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2220      	movs	r2, #32
 8006c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f7ff fcf3 	bl	8006676 <HAL_I2C_SlaveRxCpltCallback>
}
 8006c90:	e00d      	b.n	8006cae <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2220      	movs	r2, #32
 8006c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7ff fcda 	bl	8006662 <HAL_I2C_SlaveTxCpltCallback>
}
 8006cae:	bf00      	nop
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	fe00e800 	.word	0xfe00e800
 8006cbc:	ffff0000 	.word	0xffff0000

08006cc0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a26      	ldr	r2, [pc, #152]	; (8006d68 <I2C_ITListenCplt+0xa8>)
 8006cce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	089b      	lsrs	r3, r3, #2
 8006cf0:	f003 0301 	and.w	r3, r3, #1
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d022      	beq.n	8006d3e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0a:	1c5a      	adds	r2, r3, #1
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d012      	beq.n	8006d3e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d36:	f043 0204 	orr.w	r2, r3, #4
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d3e:	f248 0103 	movw	r1, #32771	; 0x8003
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fb26 	bl	8007394 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2210      	movs	r2, #16
 8006d4e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f7ff fca4 	bl	80066a6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006d5e:	bf00      	nop
 8006d60:	3708      	adds	r7, #8
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	ffff0000 	.word	0xffff0000

08006d6c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a5d      	ldr	r2, [pc, #372]	; (8006f00 <I2C_ITError+0x194>)
 8006d8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
 8006da0:	2b28      	cmp	r3, #40	; 0x28
 8006da2:	d005      	beq.n	8006db0 <I2C_ITError+0x44>
 8006da4:	7bfb      	ldrb	r3, [r7, #15]
 8006da6:	2b29      	cmp	r3, #41	; 0x29
 8006da8:	d002      	beq.n	8006db0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006daa:	7bfb      	ldrb	r3, [r7, #15]
 8006dac:	2b2a      	cmp	r3, #42	; 0x2a
 8006dae:	d10b      	bne.n	8006dc8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006db0:	2103      	movs	r1, #3
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 faee 	bl	8007394 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2228      	movs	r2, #40	; 0x28
 8006dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a50      	ldr	r2, [pc, #320]	; (8006f04 <I2C_ITError+0x198>)
 8006dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8006dc6:	e011      	b.n	8006dec <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006dc8:	f248 0103 	movw	r1, #32771	; 0x8003
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fae1 	bl	8007394 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b60      	cmp	r3, #96	; 0x60
 8006ddc:	d003      	beq.n	8006de6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2220      	movs	r2, #32
 8006de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d039      	beq.n	8006e6e <I2C_ITError+0x102>
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2b11      	cmp	r3, #17
 8006dfe:	d002      	beq.n	8006e06 <I2C_ITError+0x9a>
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	2b21      	cmp	r3, #33	; 0x21
 8006e04:	d133      	bne.n	8006e6e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e14:	d107      	bne.n	8006e26 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006e24:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7ff f889 	bl	8005f42 <HAL_DMA_GetState>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d017      	beq.n	8006e66 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3a:	4a33      	ldr	r2, [pc, #204]	; (8006f08 <I2C_ITError+0x19c>)
 8006e3c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7ff f838 	bl	8005ec0 <HAL_DMA_Abort_IT>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d04d      	beq.n	8006ef2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e60:	4610      	mov	r0, r2
 8006e62:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e64:	e045      	b.n	8006ef2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f850 	bl	8006f0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e6c:	e041      	b.n	8006ef2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d039      	beq.n	8006eea <I2C_ITError+0x17e>
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2b12      	cmp	r3, #18
 8006e7a:	d002      	beq.n	8006e82 <I2C_ITError+0x116>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b22      	cmp	r3, #34	; 0x22
 8006e80:	d133      	bne.n	8006eea <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e90:	d107      	bne.n	8006ea2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ea0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7ff f84b 	bl	8005f42 <HAL_DMA_GetState>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d017      	beq.n	8006ee2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb6:	4a14      	ldr	r2, [pc, #80]	; (8006f08 <I2C_ITError+0x19c>)
 8006eb8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7fe fffa 	bl	8005ec0 <HAL_DMA_Abort_IT>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d011      	beq.n	8006ef6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006edc:	4610      	mov	r0, r2
 8006ede:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ee0:	e009      	b.n	8006ef6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f812 	bl	8006f0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ee8:	e005      	b.n	8006ef6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f80e 	bl	8006f0c <I2C_TreatErrorCallback>
  }
}
 8006ef0:	e002      	b.n	8006ef8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006ef2:	bf00      	nop
 8006ef4:	e000      	b.n	8006ef8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ef6:	bf00      	nop
}
 8006ef8:	bf00      	nop
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	ffff0000 	.word	0xffff0000
 8006f04:	080066e3 	.word	0x080066e3
 8006f08:	08006fa3 	.word	0x08006fa3

08006f0c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	2b60      	cmp	r3, #96	; 0x60
 8006f1e:	d10e      	bne.n	8006f3e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2220      	movs	r2, #32
 8006f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f7ff fbc9 	bl	80066ce <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006f3c:	e009      	b.n	8006f52 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f7ff fbb4 	bl	80066ba <HAL_I2C_ErrorCallback>
}
 8006f52:	bf00      	nop
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	f003 0302 	and.w	r3, r3, #2
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d103      	bne.n	8006f78 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2200      	movs	r2, #0
 8006f76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d007      	beq.n	8006f96 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	699a      	ldr	r2, [r3, #24]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0201 	orr.w	r2, r2, #1
 8006f94:	619a      	str	r2, [r3, #24]
  }
}
 8006f96:	bf00      	nop
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fae:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fcc:	2200      	movs	r2, #0
 8006fce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f7ff ff9b 	bl	8006f0c <I2C_TreatErrorCallback>
}
 8006fd6:	bf00      	nop
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b084      	sub	sp, #16
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	60f8      	str	r0, [r7, #12]
 8006fe6:	60b9      	str	r1, [r7, #8]
 8006fe8:	603b      	str	r3, [r7, #0]
 8006fea:	4613      	mov	r3, r2
 8006fec:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fee:	e022      	b.n	8007036 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff6:	d01e      	beq.n	8007036 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff8:	f7fc ff26 	bl	8003e48 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d302      	bcc.n	800700e <I2C_WaitOnFlagUntilTimeout+0x30>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d113      	bne.n	8007036 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007012:	f043 0220 	orr.w	r2, r3, #32
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2220      	movs	r2, #32
 800701e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e00f      	b.n	8007056 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	699a      	ldr	r2, [r3, #24]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4013      	ands	r3, r2
 8007040:	68ba      	ldr	r2, [r7, #8]
 8007042:	429a      	cmp	r2, r3
 8007044:	bf0c      	ite	eq
 8007046:	2301      	moveq	r3, #1
 8007048:	2300      	movne	r3, #0
 800704a:	b2db      	uxtb	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	429a      	cmp	r2, r3
 8007052:	d0cd      	beq.n	8006ff0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b084      	sub	sp, #16
 8007062:	af00      	add	r7, sp, #0
 8007064:	60f8      	str	r0, [r7, #12]
 8007066:	60b9      	str	r1, [r7, #8]
 8007068:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800706a:	e02c      	b.n	80070c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 f871 	bl	8007158 <I2C_IsErrorOccurred>
 8007076:	4603      	mov	r3, r0
 8007078:	2b00      	cmp	r3, #0
 800707a:	d001      	beq.n	8007080 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e02a      	b.n	80070d6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007086:	d01e      	beq.n	80070c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007088:	f7fc fede 	bl	8003e48 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	68ba      	ldr	r2, [r7, #8]
 8007094:	429a      	cmp	r2, r3
 8007096:	d302      	bcc.n	800709e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d113      	bne.n	80070c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a2:	f043 0220 	orr.w	r2, r3, #32
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2220      	movs	r2, #32
 80070ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e007      	b.n	80070d6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d1cb      	bne.n	800706c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	60f8      	str	r0, [r7, #12]
 80070e6:	60b9      	str	r1, [r7, #8]
 80070e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070ea:	e028      	b.n	800713e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	68b9      	ldr	r1, [r7, #8]
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f831 	bl	8007158 <I2C_IsErrorOccurred>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e026      	b.n	800714e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007100:	f7fc fea2 	bl	8003e48 <HAL_GetTick>
 8007104:	4602      	mov	r2, r0
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	1ad3      	subs	r3, r2, r3
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	429a      	cmp	r2, r3
 800710e:	d302      	bcc.n	8007116 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d113      	bne.n	800713e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711a:	f043 0220 	orr.w	r2, r3, #32
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e007      	b.n	800714e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f003 0320 	and.w	r3, r3, #32
 8007148:	2b20      	cmp	r3, #32
 800714a:	d1cf      	bne.n	80070ec <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b08a      	sub	sp, #40	; 0x28
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007164:	2300      	movs	r3, #0
 8007166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007172:	2300      	movs	r3, #0
 8007174:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b00      	cmp	r3, #0
 8007182:	d075      	beq.n	8007270 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2210      	movs	r2, #16
 800718a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800718c:	e056      	b.n	800723c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007194:	d052      	beq.n	800723c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007196:	f7fc fe57 	bl	8003e48 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d302      	bcc.n	80071ac <I2C_IsErrorOccurred+0x54>
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d147      	bne.n	800723c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80071be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699b      	ldr	r3, [r3, #24]
 80071c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071ce:	d12e      	bne.n	800722e <I2C_IsErrorOccurred+0xd6>
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071d6:	d02a      	beq.n	800722e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80071d8:	7cfb      	ldrb	r3, [r7, #19]
 80071da:	2b20      	cmp	r3, #32
 80071dc:	d027      	beq.n	800722e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80071ee:	f7fc fe2b 	bl	8003e48 <HAL_GetTick>
 80071f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80071f4:	e01b      	b.n	800722e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80071f6:	f7fc fe27 	bl	8003e48 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	2b19      	cmp	r3, #25
 8007202:	d914      	bls.n	800722e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007208:	f043 0220 	orr.w	r2, r3, #32
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	f003 0320 	and.w	r3, r3, #32
 8007238:	2b20      	cmp	r3, #32
 800723a:	d1dc      	bne.n	80071f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	f003 0320 	and.w	r3, r3, #32
 8007246:	2b20      	cmp	r3, #32
 8007248:	d003      	beq.n	8007252 <I2C_IsErrorOccurred+0xfa>
 800724a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800724e:	2b00      	cmp	r3, #0
 8007250:	d09d      	beq.n	800718e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007252:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007256:	2b00      	cmp	r3, #0
 8007258:	d103      	bne.n	8007262 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2220      	movs	r2, #32
 8007260:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	f043 0304 	orr.w	r3, r3, #4
 8007268:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00b      	beq.n	800729a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007282:	6a3b      	ldr	r3, [r7, #32]
 8007284:	f043 0301 	orr.w	r3, r3, #1
 8007288:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007292:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00b      	beq.n	80072bc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	f043 0308 	orr.w	r3, r3, #8
 80072aa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80072b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00b      	beq.n	80072de <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	f043 0302 	orr.w	r3, r3, #2
 80072cc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80072de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d01c      	beq.n	8007320 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f7ff fe37 	bl	8006f5a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6859      	ldr	r1, [r3, #4]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	4b0d      	ldr	r3, [pc, #52]	; (800732c <I2C_IsErrorOccurred+0x1d4>)
 80072f8:	400b      	ands	r3, r1
 80072fa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	431a      	orrs	r2, r3
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2220      	movs	r2, #32
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007324:	4618      	mov	r0, r3
 8007326:	3728      	adds	r7, #40	; 0x28
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	fe00e800 	.word	0xfe00e800

08007330 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	607b      	str	r3, [r7, #4]
 800733a:	460b      	mov	r3, r1
 800733c:	817b      	strh	r3, [r7, #10]
 800733e:	4613      	mov	r3, r2
 8007340:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007342:	897b      	ldrh	r3, [r7, #10]
 8007344:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007348:	7a7b      	ldrb	r3, [r7, #9]
 800734a:	041b      	lsls	r3, r3, #16
 800734c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007350:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007356:	6a3b      	ldr	r3, [r7, #32]
 8007358:	4313      	orrs	r3, r2
 800735a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800735e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	685a      	ldr	r2, [r3, #4]
 8007366:	6a3b      	ldr	r3, [r7, #32]
 8007368:	0d5b      	lsrs	r3, r3, #21
 800736a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800736e:	4b08      	ldr	r3, [pc, #32]	; (8007390 <I2C_TransferConfig+0x60>)
 8007370:	430b      	orrs	r3, r1
 8007372:	43db      	mvns	r3, r3
 8007374:	ea02 0103 	and.w	r1, r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	430a      	orrs	r2, r1
 8007380:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007382:	bf00      	nop
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	03ff63ff 	.word	0x03ff63ff

08007394 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80073a4:	887b      	ldrh	r3, [r7, #2]
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00f      	beq.n	80073ce <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80073b4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80073c2:	2b28      	cmp	r3, #40	; 0x28
 80073c4:	d003      	beq.n	80073ce <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80073cc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80073ce:	887b      	ldrh	r3, [r7, #2]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00f      	beq.n	80073f8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80073de:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80073ec:	2b28      	cmp	r3, #40	; 0x28
 80073ee:	d003      	beq.n	80073f8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80073f6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80073f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	da03      	bge.n	8007408 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8007406:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007408:	887b      	ldrh	r3, [r7, #2]
 800740a:	2b10      	cmp	r3, #16
 800740c:	d103      	bne.n	8007416 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8007414:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007416:	887b      	ldrh	r3, [r7, #2]
 8007418:	2b20      	cmp	r3, #32
 800741a:	d103      	bne.n	8007424 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f043 0320 	orr.w	r3, r3, #32
 8007422:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007424:	887b      	ldrh	r3, [r7, #2]
 8007426:	2b40      	cmp	r3, #64	; 0x40
 8007428:	d103      	bne.n	8007432 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007430:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6819      	ldr	r1, [r3, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	43da      	mvns	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	400a      	ands	r2, r1
 8007442:	601a      	str	r2, [r3, #0]
}
 8007444:	bf00      	nop
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b20      	cmp	r3, #32
 8007464:	d138      	bne.n	80074d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007470:	2302      	movs	r3, #2
 8007472:	e032      	b.n	80074da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2224      	movs	r2, #36	; 0x24
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 0201 	bic.w	r2, r2, #1
 8007492:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80074a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	6819      	ldr	r1, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	683a      	ldr	r2, [r7, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f042 0201 	orr.w	r2, r2, #1
 80074c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2220      	movs	r2, #32
 80074c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	e000      	b.n	80074da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80074d8:	2302      	movs	r3, #2
  }
}
 80074da:	4618      	mov	r0, r3
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80074e6:	b480      	push	{r7}
 80074e8:	b085      	sub	sp, #20
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b20      	cmp	r3, #32
 80074fa:	d139      	bne.n	8007570 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007502:	2b01      	cmp	r3, #1
 8007504:	d101      	bne.n	800750a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007506:	2302      	movs	r3, #2
 8007508:	e033      	b.n	8007572 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2224      	movs	r2, #36	; 0x24
 8007516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f022 0201 	bic.w	r2, r2, #1
 8007528:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007538:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	021b      	lsls	r3, r3, #8
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4313      	orrs	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0201 	orr.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2220      	movs	r2, #32
 8007560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	e000      	b.n	8007572 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007570:	2302      	movs	r3, #2
  }
}
 8007572:	4618      	mov	r0, r3
 8007574:	3714      	adds	r7, #20
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
	...

08007580 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007588:	4b0b      	ldr	r3, [pc, #44]	; (80075b8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800758a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800758c:	4a0a      	ldr	r2, [pc, #40]	; (80075b8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800758e:	f043 0301 	orr.w	r3, r3, #1
 8007592:	6613      	str	r3, [r2, #96]	; 0x60
 8007594:	4b08      	ldr	r3, [pc, #32]	; (80075b8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	60fb      	str	r3, [r7, #12]
 800759e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80075a0:	4b06      	ldr	r3, [pc, #24]	; (80075bc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80075a2:	685a      	ldr	r2, [r3, #4]
 80075a4:	4905      	ldr	r1, [pc, #20]	; (80075bc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	604b      	str	r3, [r1, #4]
}
 80075ac:	bf00      	nop
 80075ae:	3714      	adds	r7, #20
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr
 80075b8:	40021000 	.word	0x40021000
 80075bc:	40010000 	.word	0x40010000

080075c0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80075c0:	b480      	push	{r7}
 80075c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075c4:	4b05      	ldr	r3, [pc, #20]	; (80075dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a04      	ldr	r2, [pc, #16]	; (80075dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80075ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ce:	6013      	str	r3, [r2, #0]
}
 80075d0:	bf00      	nop
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	40007000 	.word	0x40007000

080075e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80075e4:	4b04      	ldr	r3, [pc, #16]	; (80075f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	40007000 	.word	0x40007000

080075fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800760a:	d130      	bne.n	800766e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800760c:	4b23      	ldr	r3, [pc, #140]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007614:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007618:	d038      	beq.n	800768c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800761a:	4b20      	ldr	r3, [pc, #128]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007622:	4a1e      	ldr	r2, [pc, #120]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007624:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007628:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800762a:	4b1d      	ldr	r3, [pc, #116]	; (80076a0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2232      	movs	r2, #50	; 0x32
 8007630:	fb02 f303 	mul.w	r3, r2, r3
 8007634:	4a1b      	ldr	r2, [pc, #108]	; (80076a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007636:	fba2 2303 	umull	r2, r3, r2, r3
 800763a:	0c9b      	lsrs	r3, r3, #18
 800763c:	3301      	adds	r3, #1
 800763e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007640:	e002      	b.n	8007648 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	3b01      	subs	r3, #1
 8007646:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007648:	4b14      	ldr	r3, [pc, #80]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800764a:	695b      	ldr	r3, [r3, #20]
 800764c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007654:	d102      	bne.n	800765c <HAL_PWREx_ControlVoltageScaling+0x60>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f2      	bne.n	8007642 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800765c:	4b0f      	ldr	r3, [pc, #60]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007668:	d110      	bne.n	800768c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e00f      	b.n	800768e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800766e:	4b0b      	ldr	r3, [pc, #44]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800767a:	d007      	beq.n	800768c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800767c:	4b07      	ldr	r3, [pc, #28]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007684:	4a05      	ldr	r2, [pc, #20]	; (800769c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007686:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800768a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40007000 	.word	0x40007000
 80076a0:	2000003c 	.word	0x2000003c
 80076a4:	431bde83 	.word	0x431bde83

080076a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d102      	bne.n	80076bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	f000 bc02 	b.w	8007ec0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076bc:	4b96      	ldr	r3, [pc, #600]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f003 030c 	and.w	r3, r3, #12
 80076c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80076c6:	4b94      	ldr	r3, [pc, #592]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	f003 0303 	and.w	r3, r3, #3
 80076ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0310 	and.w	r3, r3, #16
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 80e4 	beq.w	80078a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d007      	beq.n	80076f4 <HAL_RCC_OscConfig+0x4c>
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	2b0c      	cmp	r3, #12
 80076e8:	f040 808b 	bne.w	8007802 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	f040 8087 	bne.w	8007802 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80076f4:	4b88      	ldr	r3, [pc, #544]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0302 	and.w	r3, r3, #2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d005      	beq.n	800770c <HAL_RCC_OscConfig+0x64>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d101      	bne.n	800770c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e3d9      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a1a      	ldr	r2, [r3, #32]
 8007710:	4b81      	ldr	r3, [pc, #516]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0308 	and.w	r3, r3, #8
 8007718:	2b00      	cmp	r3, #0
 800771a:	d004      	beq.n	8007726 <HAL_RCC_OscConfig+0x7e>
 800771c:	4b7e      	ldr	r3, [pc, #504]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007724:	e005      	b.n	8007732 <HAL_RCC_OscConfig+0x8a>
 8007726:	4b7c      	ldr	r3, [pc, #496]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007728:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800772c:	091b      	lsrs	r3, r3, #4
 800772e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007732:	4293      	cmp	r3, r2
 8007734:	d223      	bcs.n	800777e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a1b      	ldr	r3, [r3, #32]
 800773a:	4618      	mov	r0, r3
 800773c:	f000 fdbe 	bl	80082bc <RCC_SetFlashLatencyFromMSIRange>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d001      	beq.n	800774a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e3ba      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800774a:	4b73      	ldr	r3, [pc, #460]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a72      	ldr	r2, [pc, #456]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007750:	f043 0308 	orr.w	r3, r3, #8
 8007754:	6013      	str	r3, [r2, #0]
 8007756:	4b70      	ldr	r3, [pc, #448]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	496d      	ldr	r1, [pc, #436]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007764:	4313      	orrs	r3, r2
 8007766:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007768:	4b6b      	ldr	r3, [pc, #428]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	69db      	ldr	r3, [r3, #28]
 8007774:	021b      	lsls	r3, r3, #8
 8007776:	4968      	ldr	r1, [pc, #416]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007778:	4313      	orrs	r3, r2
 800777a:	604b      	str	r3, [r1, #4]
 800777c:	e025      	b.n	80077ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800777e:	4b66      	ldr	r3, [pc, #408]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a65      	ldr	r2, [pc, #404]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007784:	f043 0308 	orr.w	r3, r3, #8
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	4b63      	ldr	r3, [pc, #396]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	4960      	ldr	r1, [pc, #384]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007798:	4313      	orrs	r3, r2
 800779a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800779c:	4b5e      	ldr	r3, [pc, #376]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	69db      	ldr	r3, [r3, #28]
 80077a8:	021b      	lsls	r3, r3, #8
 80077aa:	495b      	ldr	r1, [pc, #364]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80077ac:	4313      	orrs	r3, r2
 80077ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d109      	bne.n	80077ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 fd7e 	bl	80082bc <RCC_SetFlashLatencyFromMSIRange>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d001      	beq.n	80077ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e37a      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80077ca:	f000 fc81 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 80077ce:	4602      	mov	r2, r0
 80077d0:	4b51      	ldr	r3, [pc, #324]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	091b      	lsrs	r3, r3, #4
 80077d6:	f003 030f 	and.w	r3, r3, #15
 80077da:	4950      	ldr	r1, [pc, #320]	; (800791c <HAL_RCC_OscConfig+0x274>)
 80077dc:	5ccb      	ldrb	r3, [r1, r3]
 80077de:	f003 031f 	and.w	r3, r3, #31
 80077e2:	fa22 f303 	lsr.w	r3, r2, r3
 80077e6:	4a4e      	ldr	r2, [pc, #312]	; (8007920 <HAL_RCC_OscConfig+0x278>)
 80077e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80077ea:	4b4e      	ldr	r3, [pc, #312]	; (8007924 <HAL_RCC_OscConfig+0x27c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7fc f9c8 	bl	8003b84 <HAL_InitTick>
 80077f4:	4603      	mov	r3, r0
 80077f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d052      	beq.n	80078a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
 8007800:	e35e      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d032      	beq.n	8007870 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800780a:	4b43      	ldr	r3, [pc, #268]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a42      	ldr	r2, [pc, #264]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007810:	f043 0301 	orr.w	r3, r3, #1
 8007814:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007816:	f7fc fb17 	bl	8003e48 <HAL_GetTick>
 800781a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800781c:	e008      	b.n	8007830 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800781e:	f7fc fb13 	bl	8003e48 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	2b02      	cmp	r3, #2
 800782a:	d901      	bls.n	8007830 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e347      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007830:	4b39      	ldr	r3, [pc, #228]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f003 0302 	and.w	r3, r3, #2
 8007838:	2b00      	cmp	r3, #0
 800783a:	d0f0      	beq.n	800781e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800783c:	4b36      	ldr	r3, [pc, #216]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a35      	ldr	r2, [pc, #212]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007842:	f043 0308 	orr.w	r3, r3, #8
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	4b33      	ldr	r3, [pc, #204]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a1b      	ldr	r3, [r3, #32]
 8007854:	4930      	ldr	r1, [pc, #192]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007856:	4313      	orrs	r3, r2
 8007858:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800785a:	4b2f      	ldr	r3, [pc, #188]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	021b      	lsls	r3, r3, #8
 8007868:	492b      	ldr	r1, [pc, #172]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800786a:	4313      	orrs	r3, r2
 800786c:	604b      	str	r3, [r1, #4]
 800786e:	e01a      	b.n	80078a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007870:	4b29      	ldr	r3, [pc, #164]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a28      	ldr	r2, [pc, #160]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007876:	f023 0301 	bic.w	r3, r3, #1
 800787a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800787c:	f7fc fae4 	bl	8003e48 <HAL_GetTick>
 8007880:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007882:	e008      	b.n	8007896 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007884:	f7fc fae0 	bl	8003e48 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	2b02      	cmp	r3, #2
 8007890:	d901      	bls.n	8007896 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e314      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007896:	4b20      	ldr	r3, [pc, #128]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1f0      	bne.n	8007884 <HAL_RCC_OscConfig+0x1dc>
 80078a2:	e000      	b.n	80078a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80078a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d073      	beq.n	800799a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	2b08      	cmp	r3, #8
 80078b6:	d005      	beq.n	80078c4 <HAL_RCC_OscConfig+0x21c>
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	2b0c      	cmp	r3, #12
 80078bc:	d10e      	bne.n	80078dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	2b03      	cmp	r3, #3
 80078c2:	d10b      	bne.n	80078dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078c4:	4b14      	ldr	r3, [pc, #80]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d063      	beq.n	8007998 <HAL_RCC_OscConfig+0x2f0>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d15f      	bne.n	8007998 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e2f1      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078e4:	d106      	bne.n	80078f4 <HAL_RCC_OscConfig+0x24c>
 80078e6:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a0b      	ldr	r2, [pc, #44]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 80078ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078f0:	6013      	str	r3, [r2, #0]
 80078f2:	e025      	b.n	8007940 <HAL_RCC_OscConfig+0x298>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078fc:	d114      	bne.n	8007928 <HAL_RCC_OscConfig+0x280>
 80078fe:	4b06      	ldr	r3, [pc, #24]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a05      	ldr	r2, [pc, #20]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007908:	6013      	str	r3, [r2, #0]
 800790a:	4b03      	ldr	r3, [pc, #12]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a02      	ldr	r2, [pc, #8]	; (8007918 <HAL_RCC_OscConfig+0x270>)
 8007910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007914:	6013      	str	r3, [r2, #0]
 8007916:	e013      	b.n	8007940 <HAL_RCC_OscConfig+0x298>
 8007918:	40021000 	.word	0x40021000
 800791c:	0800cabc 	.word	0x0800cabc
 8007920:	2000003c 	.word	0x2000003c
 8007924:	20000040 	.word	0x20000040
 8007928:	4ba0      	ldr	r3, [pc, #640]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a9f      	ldr	r2, [pc, #636]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 800792e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	4b9d      	ldr	r3, [pc, #628]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a9c      	ldr	r2, [pc, #624]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 800793a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800793e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d013      	beq.n	8007970 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007948:	f7fc fa7e 	bl	8003e48 <HAL_GetTick>
 800794c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800794e:	e008      	b.n	8007962 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007950:	f7fc fa7a 	bl	8003e48 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b64      	cmp	r3, #100	; 0x64
 800795c:	d901      	bls.n	8007962 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e2ae      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007962:	4b92      	ldr	r3, [pc, #584]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d0f0      	beq.n	8007950 <HAL_RCC_OscConfig+0x2a8>
 800796e:	e014      	b.n	800799a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007970:	f7fc fa6a 	bl	8003e48 <HAL_GetTick>
 8007974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007976:	e008      	b.n	800798a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007978:	f7fc fa66 	bl	8003e48 <HAL_GetTick>
 800797c:	4602      	mov	r2, r0
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	2b64      	cmp	r3, #100	; 0x64
 8007984:	d901      	bls.n	800798a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	e29a      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800798a:	4b88      	ldr	r3, [pc, #544]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1f0      	bne.n	8007978 <HAL_RCC_OscConfig+0x2d0>
 8007996:	e000      	b.n	800799a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d060      	beq.n	8007a68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b04      	cmp	r3, #4
 80079aa:	d005      	beq.n	80079b8 <HAL_RCC_OscConfig+0x310>
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	2b0c      	cmp	r3, #12
 80079b0:	d119      	bne.n	80079e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d116      	bne.n	80079e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079b8:	4b7c      	ldr	r3, [pc, #496]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d005      	beq.n	80079d0 <HAL_RCC_OscConfig+0x328>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d101      	bne.n	80079d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e277      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079d0:	4b76      	ldr	r3, [pc, #472]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	061b      	lsls	r3, r3, #24
 80079de:	4973      	ldr	r1, [pc, #460]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079e4:	e040      	b.n	8007a68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d023      	beq.n	8007a36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80079ee:	4b6f      	ldr	r3, [pc, #444]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a6e      	ldr	r2, [pc, #440]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 80079f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079fa:	f7fc fa25 	bl	8003e48 <HAL_GetTick>
 80079fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a00:	e008      	b.n	8007a14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a02:	f7fc fa21 	bl	8003e48 <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	2b02      	cmp	r3, #2
 8007a0e:	d901      	bls.n	8007a14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007a10:	2303      	movs	r3, #3
 8007a12:	e255      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a14:	4b65      	ldr	r3, [pc, #404]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d0f0      	beq.n	8007a02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a20:	4b62      	ldr	r3, [pc, #392]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	061b      	lsls	r3, r3, #24
 8007a2e:	495f      	ldr	r1, [pc, #380]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	604b      	str	r3, [r1, #4]
 8007a34:	e018      	b.n	8007a68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a36:	4b5d      	ldr	r3, [pc, #372]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a5c      	ldr	r2, [pc, #368]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a42:	f7fc fa01 	bl	8003e48 <HAL_GetTick>
 8007a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007a48:	e008      	b.n	8007a5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a4a:	f7fc f9fd 	bl	8003e48 <HAL_GetTick>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d901      	bls.n	8007a5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e231      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007a5c:	4b53      	ldr	r3, [pc, #332]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1f0      	bne.n	8007a4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0308 	and.w	r3, r3, #8
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d03c      	beq.n	8007aee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d01c      	beq.n	8007ab6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a7c:	4b4b      	ldr	r3, [pc, #300]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a82:	4a4a      	ldr	r2, [pc, #296]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007a84:	f043 0301 	orr.w	r3, r3, #1
 8007a88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a8c:	f7fc f9dc 	bl	8003e48 <HAL_GetTick>
 8007a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007a92:	e008      	b.n	8007aa6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a94:	f7fc f9d8 	bl	8003e48 <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d901      	bls.n	8007aa6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e20c      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007aa6:	4b41      	ldr	r3, [pc, #260]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007aac:	f003 0302 	and.w	r3, r3, #2
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d0ef      	beq.n	8007a94 <HAL_RCC_OscConfig+0x3ec>
 8007ab4:	e01b      	b.n	8007aee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ab6:	4b3d      	ldr	r3, [pc, #244]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007abc:	4a3b      	ldr	r2, [pc, #236]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007abe:	f023 0301 	bic.w	r3, r3, #1
 8007ac2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ac6:	f7fc f9bf 	bl	8003e48 <HAL_GetTick>
 8007aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007acc:	e008      	b.n	8007ae0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ace:	f7fc f9bb 	bl	8003e48 <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d901      	bls.n	8007ae0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e1ef      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ae0:	4b32      	ldr	r3, [pc, #200]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1ef      	bne.n	8007ace <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0304 	and.w	r3, r3, #4
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 80a6 	beq.w	8007c48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007afc:	2300      	movs	r3, #0
 8007afe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007b00:	4b2a      	ldr	r3, [pc, #168]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10d      	bne.n	8007b28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b0c:	4b27      	ldr	r3, [pc, #156]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b10:	4a26      	ldr	r2, [pc, #152]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b16:	6593      	str	r3, [r2, #88]	; 0x58
 8007b18:	4b24      	ldr	r3, [pc, #144]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b20:	60bb      	str	r3, [r7, #8]
 8007b22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b24:	2301      	movs	r3, #1
 8007b26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b28:	4b21      	ldr	r3, [pc, #132]	; (8007bb0 <HAL_RCC_OscConfig+0x508>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d118      	bne.n	8007b66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b34:	4b1e      	ldr	r3, [pc, #120]	; (8007bb0 <HAL_RCC_OscConfig+0x508>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a1d      	ldr	r2, [pc, #116]	; (8007bb0 <HAL_RCC_OscConfig+0x508>)
 8007b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b40:	f7fc f982 	bl	8003e48 <HAL_GetTick>
 8007b44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b46:	e008      	b.n	8007b5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b48:	f7fc f97e 	bl	8003e48 <HAL_GetTick>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d901      	bls.n	8007b5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007b56:	2303      	movs	r3, #3
 8007b58:	e1b2      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b5a:	4b15      	ldr	r3, [pc, #84]	; (8007bb0 <HAL_RCC_OscConfig+0x508>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d0f0      	beq.n	8007b48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d108      	bne.n	8007b80 <HAL_RCC_OscConfig+0x4d8>
 8007b6e:	4b0f      	ldr	r3, [pc, #60]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b74:	4a0d      	ldr	r2, [pc, #52]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b76:	f043 0301 	orr.w	r3, r3, #1
 8007b7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007b7e:	e029      	b.n	8007bd4 <HAL_RCC_OscConfig+0x52c>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	2b05      	cmp	r3, #5
 8007b86:	d115      	bne.n	8007bb4 <HAL_RCC_OscConfig+0x50c>
 8007b88:	4b08      	ldr	r3, [pc, #32]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b8e:	4a07      	ldr	r2, [pc, #28]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b90:	f043 0304 	orr.w	r3, r3, #4
 8007b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007b98:	4b04      	ldr	r3, [pc, #16]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b9e:	4a03      	ldr	r2, [pc, #12]	; (8007bac <HAL_RCC_OscConfig+0x504>)
 8007ba0:	f043 0301 	orr.w	r3, r3, #1
 8007ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007ba8:	e014      	b.n	8007bd4 <HAL_RCC_OscConfig+0x52c>
 8007baa:	bf00      	nop
 8007bac:	40021000 	.word	0x40021000
 8007bb0:	40007000 	.word	0x40007000
 8007bb4:	4b9a      	ldr	r3, [pc, #616]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bba:	4a99      	ldr	r2, [pc, #612]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007bbc:	f023 0301 	bic.w	r3, r3, #1
 8007bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007bc4:	4b96      	ldr	r3, [pc, #600]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bca:	4a95      	ldr	r2, [pc, #596]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007bcc:	f023 0304 	bic.w	r3, r3, #4
 8007bd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d016      	beq.n	8007c0a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bdc:	f7fc f934 	bl	8003e48 <HAL_GetTick>
 8007be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007be2:	e00a      	b.n	8007bfa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007be4:	f7fc f930 	bl	8003e48 <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e162      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007bfa:	4b89      	ldr	r3, [pc, #548]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c00:	f003 0302 	and.w	r3, r3, #2
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0ed      	beq.n	8007be4 <HAL_RCC_OscConfig+0x53c>
 8007c08:	e015      	b.n	8007c36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c0a:	f7fc f91d 	bl	8003e48 <HAL_GetTick>
 8007c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c10:	e00a      	b.n	8007c28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c12:	f7fc f919 	bl	8003e48 <HAL_GetTick>
 8007c16:	4602      	mov	r2, r0
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d901      	bls.n	8007c28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e14b      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c28:	4b7d      	ldr	r3, [pc, #500]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c2e:	f003 0302 	and.w	r3, r3, #2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1ed      	bne.n	8007c12 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c36:	7ffb      	ldrb	r3, [r7, #31]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d105      	bne.n	8007c48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c3c:	4b78      	ldr	r3, [pc, #480]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c40:	4a77      	ldr	r2, [pc, #476]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c46:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 0320 	and.w	r3, r3, #32
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d03c      	beq.n	8007cce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d01c      	beq.n	8007c96 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007c5c:	4b70      	ldr	r3, [pc, #448]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c62:	4a6f      	ldr	r2, [pc, #444]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c64:	f043 0301 	orr.w	r3, r3, #1
 8007c68:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c6c:	f7fc f8ec 	bl	8003e48 <HAL_GetTick>
 8007c70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007c72:	e008      	b.n	8007c86 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007c74:	f7fc f8e8 	bl	8003e48 <HAL_GetTick>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e11c      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007c86:	4b66      	ldr	r3, [pc, #408]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0ef      	beq.n	8007c74 <HAL_RCC_OscConfig+0x5cc>
 8007c94:	e01b      	b.n	8007cce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007c96:	4b62      	ldr	r3, [pc, #392]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c9c:	4a60      	ldr	r2, [pc, #384]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ca6:	f7fc f8cf 	bl	8003e48 <HAL_GetTick>
 8007caa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007cac:	e008      	b.n	8007cc0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007cae:	f7fc f8cb 	bl	8003e48 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d901      	bls.n	8007cc0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e0ff      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007cc0:	4b57      	ldr	r3, [pc, #348]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007cc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007cc6:	f003 0302 	and.w	r3, r3, #2
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1ef      	bne.n	8007cae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f000 80f3 	beq.w	8007ebe <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	f040 80c9 	bne.w	8007e74 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007ce2:	4b4f      	ldr	r3, [pc, #316]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	f003 0203 	and.w	r2, r3, #3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d12c      	bne.n	8007d50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d00:	3b01      	subs	r3, #1
 8007d02:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d123      	bne.n	8007d50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d12:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d11b      	bne.n	8007d50 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d22:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d113      	bne.n	8007d50 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d32:	085b      	lsrs	r3, r3, #1
 8007d34:	3b01      	subs	r3, #1
 8007d36:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d109      	bne.n	8007d50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d46:	085b      	lsrs	r3, r3, #1
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d06b      	beq.n	8007e28 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	2b0c      	cmp	r3, #12
 8007d54:	d062      	beq.n	8007e1c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007d56:	4b32      	ldr	r3, [pc, #200]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d001      	beq.n	8007d66 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e0ac      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007d66:	4b2e      	ldr	r3, [pc, #184]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a2d      	ldr	r2, [pc, #180]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007d6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d70:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007d72:	f7fc f869 	bl	8003e48 <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d78:	e008      	b.n	8007d8c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d7a:	f7fc f865 	bl	8003e48 <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d901      	bls.n	8007d8c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e099      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d8c:	4b24      	ldr	r3, [pc, #144]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d1f0      	bne.n	8007d7a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007d98:	4b21      	ldr	r3, [pc, #132]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	4b21      	ldr	r3, [pc, #132]	; (8007e24 <HAL_RCC_OscConfig+0x77c>)
 8007d9e:	4013      	ands	r3, r2
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007da8:	3a01      	subs	r2, #1
 8007daa:	0112      	lsls	r2, r2, #4
 8007dac:	4311      	orrs	r1, r2
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007db2:	0212      	lsls	r2, r2, #8
 8007db4:	4311      	orrs	r1, r2
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007dba:	0852      	lsrs	r2, r2, #1
 8007dbc:	3a01      	subs	r2, #1
 8007dbe:	0552      	lsls	r2, r2, #21
 8007dc0:	4311      	orrs	r1, r2
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007dc6:	0852      	lsrs	r2, r2, #1
 8007dc8:	3a01      	subs	r2, #1
 8007dca:	0652      	lsls	r2, r2, #25
 8007dcc:	4311      	orrs	r1, r2
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007dd2:	06d2      	lsls	r2, r2, #27
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	4912      	ldr	r1, [pc, #72]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007ddc:	4b10      	ldr	r3, [pc, #64]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a0f      	ldr	r2, [pc, #60]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007de2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007de6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007de8:	4b0d      	ldr	r3, [pc, #52]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	4a0c      	ldr	r2, [pc, #48]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007df2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007df4:	f7fc f828 	bl	8003e48 <HAL_GetTick>
 8007df8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007dfa:	e008      	b.n	8007e0e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dfc:	f7fc f824 	bl	8003e48 <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d901      	bls.n	8007e0e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	e058      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e0e:	4b04      	ldr	r3, [pc, #16]	; (8007e20 <HAL_RCC_OscConfig+0x778>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d0f0      	beq.n	8007dfc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007e1a:	e050      	b.n	8007ebe <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e04f      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
 8007e20:	40021000 	.word	0x40021000
 8007e24:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e28:	4b27      	ldr	r3, [pc, #156]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d144      	bne.n	8007ebe <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007e34:	4b24      	ldr	r3, [pc, #144]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a23      	ldr	r2, [pc, #140]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007e40:	4b21      	ldr	r3, [pc, #132]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	4a20      	ldr	r2, [pc, #128]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007e4c:	f7fb fffc 	bl	8003e48 <HAL_GetTick>
 8007e50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e52:	e008      	b.n	8007e66 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e54:	f7fb fff8 	bl	8003e48 <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	d901      	bls.n	8007e66 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e02c      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e66:	4b18      	ldr	r3, [pc, #96]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0f0      	beq.n	8007e54 <HAL_RCC_OscConfig+0x7ac>
 8007e72:	e024      	b.n	8007ebe <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b0c      	cmp	r3, #12
 8007e78:	d01f      	beq.n	8007eba <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e7a:	4b13      	ldr	r3, [pc, #76]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a12      	ldr	r2, [pc, #72]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007e80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e86:	f7fb ffdf 	bl	8003e48 <HAL_GetTick>
 8007e8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e8c:	e008      	b.n	8007ea0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e8e:	f7fb ffdb 	bl	8003e48 <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d901      	bls.n	8007ea0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	e00f      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ea0:	4b09      	ldr	r3, [pc, #36]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1f0      	bne.n	8007e8e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007eac:	4b06      	ldr	r3, [pc, #24]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	4905      	ldr	r1, [pc, #20]	; (8007ec8 <HAL_RCC_OscConfig+0x820>)
 8007eb2:	4b06      	ldr	r3, [pc, #24]	; (8007ecc <HAL_RCC_OscConfig+0x824>)
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	60cb      	str	r3, [r1, #12]
 8007eb8:	e001      	b.n	8007ebe <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e000      	b.n	8007ec0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3720      	adds	r7, #32
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	40021000 	.word	0x40021000
 8007ecc:	feeefffc 	.word	0xfeeefffc

08007ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d101      	bne.n	8007ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e0e7      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ee4:	4b75      	ldr	r3, [pc, #468]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 0307 	and.w	r3, r3, #7
 8007eec:	683a      	ldr	r2, [r7, #0]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d910      	bls.n	8007f14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ef2:	4b72      	ldr	r3, [pc, #456]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f023 0207 	bic.w	r2, r3, #7
 8007efa:	4970      	ldr	r1, [pc, #448]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f02:	4b6e      	ldr	r3, [pc, #440]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f003 0307 	and.w	r3, r3, #7
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d001      	beq.n	8007f14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e0cf      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0302 	and.w	r3, r3, #2
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d010      	beq.n	8007f42 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689a      	ldr	r2, [r3, #8]
 8007f24:	4b66      	ldr	r3, [pc, #408]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d908      	bls.n	8007f42 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f30:	4b63      	ldr	r3, [pc, #396]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	4960      	ldr	r1, [pc, #384]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0301 	and.w	r3, r3, #1
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d04c      	beq.n	8007fe8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	2b03      	cmp	r3, #3
 8007f54:	d107      	bne.n	8007f66 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f56:	4b5a      	ldr	r3, [pc, #360]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d121      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e0a6      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d107      	bne.n	8007f7e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007f6e:	4b54      	ldr	r3, [pc, #336]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d115      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e09a      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d107      	bne.n	8007f96 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f86:	4b4e      	ldr	r3, [pc, #312]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 0302 	and.w	r3, r3, #2
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d109      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e08e      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f96:	4b4a      	ldr	r3, [pc, #296]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e086      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007fa6:	4b46      	ldr	r3, [pc, #280]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f023 0203 	bic.w	r2, r3, #3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	4943      	ldr	r1, [pc, #268]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fb8:	f7fb ff46 	bl	8003e48 <HAL_GetTick>
 8007fbc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fbe:	e00a      	b.n	8007fd6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fc0:	f7fb ff42 	bl	8003e48 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e06e      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fd6:	4b3a      	ldr	r3, [pc, #232]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f003 020c 	and.w	r2, r3, #12
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d1eb      	bne.n	8007fc0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f003 0302 	and.w	r3, r3, #2
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d010      	beq.n	8008016 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	689a      	ldr	r2, [r3, #8]
 8007ff8:	4b31      	ldr	r3, [pc, #196]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008000:	429a      	cmp	r2, r3
 8008002:	d208      	bcs.n	8008016 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008004:	4b2e      	ldr	r3, [pc, #184]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	492b      	ldr	r1, [pc, #172]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008012:	4313      	orrs	r3, r2
 8008014:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008016:	4b29      	ldr	r3, [pc, #164]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 0307 	and.w	r3, r3, #7
 800801e:	683a      	ldr	r2, [r7, #0]
 8008020:	429a      	cmp	r2, r3
 8008022:	d210      	bcs.n	8008046 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008024:	4b25      	ldr	r3, [pc, #148]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f023 0207 	bic.w	r2, r3, #7
 800802c:	4923      	ldr	r1, [pc, #140]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	4313      	orrs	r3, r2
 8008032:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008034:	4b21      	ldr	r3, [pc, #132]	; (80080bc <HAL_RCC_ClockConfig+0x1ec>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	429a      	cmp	r2, r3
 8008040:	d001      	beq.n	8008046 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e036      	b.n	80080b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 0304 	and.w	r3, r3, #4
 800804e:	2b00      	cmp	r3, #0
 8008050:	d008      	beq.n	8008064 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008052:	4b1b      	ldr	r3, [pc, #108]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	4918      	ldr	r1, [pc, #96]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008060:	4313      	orrs	r3, r2
 8008062:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0308 	and.w	r3, r3, #8
 800806c:	2b00      	cmp	r3, #0
 800806e:	d009      	beq.n	8008084 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008070:	4b13      	ldr	r3, [pc, #76]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	00db      	lsls	r3, r3, #3
 800807e:	4910      	ldr	r1, [pc, #64]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008080:	4313      	orrs	r3, r2
 8008082:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008084:	f000 f824 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 8008088:	4602      	mov	r2, r0
 800808a:	4b0d      	ldr	r3, [pc, #52]	; (80080c0 <HAL_RCC_ClockConfig+0x1f0>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	091b      	lsrs	r3, r3, #4
 8008090:	f003 030f 	and.w	r3, r3, #15
 8008094:	490b      	ldr	r1, [pc, #44]	; (80080c4 <HAL_RCC_ClockConfig+0x1f4>)
 8008096:	5ccb      	ldrb	r3, [r1, r3]
 8008098:	f003 031f 	and.w	r3, r3, #31
 800809c:	fa22 f303 	lsr.w	r3, r2, r3
 80080a0:	4a09      	ldr	r2, [pc, #36]	; (80080c8 <HAL_RCC_ClockConfig+0x1f8>)
 80080a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80080a4:	4b09      	ldr	r3, [pc, #36]	; (80080cc <HAL_RCC_ClockConfig+0x1fc>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fb fd6b 	bl	8003b84 <HAL_InitTick>
 80080ae:	4603      	mov	r3, r0
 80080b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80080b2:	7afb      	ldrb	r3, [r7, #11]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	40022000 	.word	0x40022000
 80080c0:	40021000 	.word	0x40021000
 80080c4:	0800cabc 	.word	0x0800cabc
 80080c8:	2000003c 	.word	0x2000003c
 80080cc:	20000040 	.word	0x20000040

080080d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b089      	sub	sp, #36	; 0x24
 80080d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80080d6:	2300      	movs	r3, #0
 80080d8:	61fb      	str	r3, [r7, #28]
 80080da:	2300      	movs	r3, #0
 80080dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080de:	4b3e      	ldr	r3, [pc, #248]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f003 030c 	and.w	r3, r3, #12
 80080e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080e8:	4b3b      	ldr	r3, [pc, #236]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	f003 0303 	and.w	r3, r3, #3
 80080f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d005      	beq.n	8008104 <HAL_RCC_GetSysClockFreq+0x34>
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	2b0c      	cmp	r3, #12
 80080fc:	d121      	bne.n	8008142 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d11e      	bne.n	8008142 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008104:	4b34      	ldr	r3, [pc, #208]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 0308 	and.w	r3, r3, #8
 800810c:	2b00      	cmp	r3, #0
 800810e:	d107      	bne.n	8008120 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008110:	4b31      	ldr	r3, [pc, #196]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008116:	0a1b      	lsrs	r3, r3, #8
 8008118:	f003 030f 	and.w	r3, r3, #15
 800811c:	61fb      	str	r3, [r7, #28]
 800811e:	e005      	b.n	800812c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008120:	4b2d      	ldr	r3, [pc, #180]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	091b      	lsrs	r3, r3, #4
 8008126:	f003 030f 	and.w	r3, r3, #15
 800812a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800812c:	4a2b      	ldr	r2, [pc, #172]	; (80081dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008134:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10d      	bne.n	8008158 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008140:	e00a      	b.n	8008158 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	2b04      	cmp	r3, #4
 8008146:	d102      	bne.n	800814e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008148:	4b25      	ldr	r3, [pc, #148]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800814a:	61bb      	str	r3, [r7, #24]
 800814c:	e004      	b.n	8008158 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	2b08      	cmp	r3, #8
 8008152:	d101      	bne.n	8008158 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008154:	4b23      	ldr	r3, [pc, #140]	; (80081e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8008156:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2b0c      	cmp	r3, #12
 800815c:	d134      	bne.n	80081c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800815e:	4b1e      	ldr	r3, [pc, #120]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	f003 0303 	and.w	r3, r3, #3
 8008166:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	2b02      	cmp	r3, #2
 800816c:	d003      	beq.n	8008176 <HAL_RCC_GetSysClockFreq+0xa6>
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b03      	cmp	r3, #3
 8008172:	d003      	beq.n	800817c <HAL_RCC_GetSysClockFreq+0xac>
 8008174:	e005      	b.n	8008182 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008176:	4b1a      	ldr	r3, [pc, #104]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8008178:	617b      	str	r3, [r7, #20]
      break;
 800817a:	e005      	b.n	8008188 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800817c:	4b19      	ldr	r3, [pc, #100]	; (80081e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800817e:	617b      	str	r3, [r7, #20]
      break;
 8008180:	e002      	b.n	8008188 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	617b      	str	r3, [r7, #20]
      break;
 8008186:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008188:	4b13      	ldr	r3, [pc, #76]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	091b      	lsrs	r3, r3, #4
 800818e:	f003 0307 	and.w	r3, r3, #7
 8008192:	3301      	adds	r3, #1
 8008194:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008196:	4b10      	ldr	r3, [pc, #64]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	0a1b      	lsrs	r3, r3, #8
 800819c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	fb03 f202 	mul.w	r2, r3, r2
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80081ae:	4b0a      	ldr	r3, [pc, #40]	; (80081d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	0e5b      	lsrs	r3, r3, #25
 80081b4:	f003 0303 	and.w	r3, r3, #3
 80081b8:	3301      	adds	r3, #1
 80081ba:	005b      	lsls	r3, r3, #1
 80081bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80081be:	697a      	ldr	r2, [r7, #20]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80081c8:	69bb      	ldr	r3, [r7, #24]
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3724      	adds	r7, #36	; 0x24
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	40021000 	.word	0x40021000
 80081dc:	0800cad4 	.word	0x0800cad4
 80081e0:	00f42400 	.word	0x00f42400
 80081e4:	007a1200 	.word	0x007a1200

080081e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081ec:	4b03      	ldr	r3, [pc, #12]	; (80081fc <HAL_RCC_GetHCLKFreq+0x14>)
 80081ee:	681b      	ldr	r3, [r3, #0]
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	2000003c 	.word	0x2000003c

08008200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008204:	f7ff fff0 	bl	80081e8 <HAL_RCC_GetHCLKFreq>
 8008208:	4602      	mov	r2, r0
 800820a:	4b06      	ldr	r3, [pc, #24]	; (8008224 <HAL_RCC_GetPCLK1Freq+0x24>)
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	0a1b      	lsrs	r3, r3, #8
 8008210:	f003 0307 	and.w	r3, r3, #7
 8008214:	4904      	ldr	r1, [pc, #16]	; (8008228 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008216:	5ccb      	ldrb	r3, [r1, r3]
 8008218:	f003 031f 	and.w	r3, r3, #31
 800821c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008220:	4618      	mov	r0, r3
 8008222:	bd80      	pop	{r7, pc}
 8008224:	40021000 	.word	0x40021000
 8008228:	0800cacc 	.word	0x0800cacc

0800822c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008230:	f7ff ffda 	bl	80081e8 <HAL_RCC_GetHCLKFreq>
 8008234:	4602      	mov	r2, r0
 8008236:	4b06      	ldr	r3, [pc, #24]	; (8008250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	0adb      	lsrs	r3, r3, #11
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	4904      	ldr	r1, [pc, #16]	; (8008254 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008242:	5ccb      	ldrb	r3, [r1, r3]
 8008244:	f003 031f 	and.w	r3, r3, #31
 8008248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800824c:	4618      	mov	r0, r3
 800824e:	bd80      	pop	{r7, pc}
 8008250:	40021000 	.word	0x40021000
 8008254:	0800cacc 	.word	0x0800cacc

08008258 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	220f      	movs	r2, #15
 8008266:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008268:	4b12      	ldr	r3, [pc, #72]	; (80082b4 <HAL_RCC_GetClockConfig+0x5c>)
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	f003 0203 	and.w	r2, r3, #3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008274:	4b0f      	ldr	r3, [pc, #60]	; (80082b4 <HAL_RCC_GetClockConfig+0x5c>)
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008280:	4b0c      	ldr	r3, [pc, #48]	; (80082b4 <HAL_RCC_GetClockConfig+0x5c>)
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800828c:	4b09      	ldr	r3, [pc, #36]	; (80082b4 <HAL_RCC_GetClockConfig+0x5c>)
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	08db      	lsrs	r3, r3, #3
 8008292:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800829a:	4b07      	ldr	r3, [pc, #28]	; (80082b8 <HAL_RCC_GetClockConfig+0x60>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0207 	and.w	r2, r3, #7
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	601a      	str	r2, [r3, #0]
}
 80082a6:	bf00      	nop
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	40021000 	.word	0x40021000
 80082b8:	40022000 	.word	0x40022000

080082bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80082c4:	2300      	movs	r3, #0
 80082c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80082c8:	4b2a      	ldr	r3, [pc, #168]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d003      	beq.n	80082dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80082d4:	f7ff f984 	bl	80075e0 <HAL_PWREx_GetVoltageRange>
 80082d8:	6178      	str	r0, [r7, #20]
 80082da:	e014      	b.n	8008306 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80082dc:	4b25      	ldr	r3, [pc, #148]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082e0:	4a24      	ldr	r2, [pc, #144]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082e6:	6593      	str	r3, [r2, #88]	; 0x58
 80082e8:	4b22      	ldr	r3, [pc, #136]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082f0:	60fb      	str	r3, [r7, #12]
 80082f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80082f4:	f7ff f974 	bl	80075e0 <HAL_PWREx_GetVoltageRange>
 80082f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80082fa:	4b1e      	ldr	r3, [pc, #120]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082fe:	4a1d      	ldr	r2, [pc, #116]	; (8008374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008304:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800830c:	d10b      	bne.n	8008326 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b80      	cmp	r3, #128	; 0x80
 8008312:	d919      	bls.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2ba0      	cmp	r3, #160	; 0xa0
 8008318:	d902      	bls.n	8008320 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800831a:	2302      	movs	r3, #2
 800831c:	613b      	str	r3, [r7, #16]
 800831e:	e013      	b.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008320:	2301      	movs	r3, #1
 8008322:	613b      	str	r3, [r7, #16]
 8008324:	e010      	b.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2b80      	cmp	r3, #128	; 0x80
 800832a:	d902      	bls.n	8008332 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800832c:	2303      	movs	r3, #3
 800832e:	613b      	str	r3, [r7, #16]
 8008330:	e00a      	b.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b80      	cmp	r3, #128	; 0x80
 8008336:	d102      	bne.n	800833e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008338:	2302      	movs	r3, #2
 800833a:	613b      	str	r3, [r7, #16]
 800833c:	e004      	b.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b70      	cmp	r3, #112	; 0x70
 8008342:	d101      	bne.n	8008348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008344:	2301      	movs	r3, #1
 8008346:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008348:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f023 0207 	bic.w	r2, r3, #7
 8008350:	4909      	ldr	r1, [pc, #36]	; (8008378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	4313      	orrs	r3, r2
 8008356:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008358:	4b07      	ldr	r3, [pc, #28]	; (8008378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0307 	and.w	r3, r3, #7
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	429a      	cmp	r2, r3
 8008364:	d001      	beq.n	800836a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	e000      	b.n	800836c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	3718      	adds	r7, #24
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}
 8008374:	40021000 	.word	0x40021000
 8008378:	40022000 	.word	0x40022000

0800837c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008384:	2300      	movs	r3, #0
 8008386:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008388:	2300      	movs	r3, #0
 800838a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008394:	2b00      	cmp	r3, #0
 8008396:	d031      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800839c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80083a0:	d01a      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80083a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80083a6:	d814      	bhi.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d009      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80083ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083b0:	d10f      	bne.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80083b2:	4b5d      	ldr	r3, [pc, #372]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80083b4:	68db      	ldr	r3, [r3, #12]
 80083b6:	4a5c      	ldr	r2, [pc, #368]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80083b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083bc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80083be:	e00c      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3304      	adds	r3, #4
 80083c4:	2100      	movs	r1, #0
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 f9de 	bl	8008788 <RCCEx_PLLSAI1_Config>
 80083cc:	4603      	mov	r3, r0
 80083ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80083d0:	e003      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	74fb      	strb	r3, [r7, #19]
      break;
 80083d6:	e000      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80083d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083da:	7cfb      	ldrb	r3, [r7, #19]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10b      	bne.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80083e0:	4b51      	ldr	r3, [pc, #324]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80083e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ee:	494e      	ldr	r1, [pc, #312]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80083f0:	4313      	orrs	r3, r2
 80083f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80083f6:	e001      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f8:	7cfb      	ldrb	r3, [r7, #19]
 80083fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 809e 	beq.w	8008546 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800840a:	2300      	movs	r3, #0
 800840c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800840e:	4b46      	ldr	r3, [pc, #280]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800841a:	2301      	movs	r3, #1
 800841c:	e000      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800841e:	2300      	movs	r3, #0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00d      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008424:	4b40      	ldr	r3, [pc, #256]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008428:	4a3f      	ldr	r2, [pc, #252]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800842a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800842e:	6593      	str	r3, [r2, #88]	; 0x58
 8008430:	4b3d      	ldr	r3, [pc, #244]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008438:	60bb      	str	r3, [r7, #8]
 800843a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800843c:	2301      	movs	r3, #1
 800843e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008440:	4b3a      	ldr	r3, [pc, #232]	; (800852c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a39      	ldr	r2, [pc, #228]	; (800852c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800844a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800844c:	f7fb fcfc 	bl	8003e48 <HAL_GetTick>
 8008450:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008452:	e009      	b.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008454:	f7fb fcf8 	bl	8003e48 <HAL_GetTick>
 8008458:	4602      	mov	r2, r0
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	1ad3      	subs	r3, r2, r3
 800845e:	2b02      	cmp	r3, #2
 8008460:	d902      	bls.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	74fb      	strb	r3, [r7, #19]
        break;
 8008466:	e005      	b.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008468:	4b30      	ldr	r3, [pc, #192]	; (800852c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008470:	2b00      	cmp	r3, #0
 8008472:	d0ef      	beq.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8008474:	7cfb      	ldrb	r3, [r7, #19]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d15a      	bne.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800847a:	4b2b      	ldr	r3, [pc, #172]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800847c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008480:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008484:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d01e      	beq.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	429a      	cmp	r2, r3
 8008494:	d019      	beq.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008496:	4b24      	ldr	r3, [pc, #144]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800849c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80084a2:	4b21      	ldr	r3, [pc, #132]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a8:	4a1f      	ldr	r2, [pc, #124]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80084b2:	4b1d      	ldr	r3, [pc, #116]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084b8:	4a1b      	ldr	r2, [pc, #108]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80084c2:	4a19      	ldr	r2, [pc, #100]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d016      	beq.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084d4:	f7fb fcb8 	bl	8003e48 <HAL_GetTick>
 80084d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084da:	e00b      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084dc:	f7fb fcb4 	bl	8003e48 <HAL_GetTick>
 80084e0:	4602      	mov	r2, r0
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d902      	bls.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	74fb      	strb	r3, [r7, #19]
            break;
 80084f2:	e006      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084f4:	4b0c      	ldr	r3, [pc, #48]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80084f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0ec      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8008502:	7cfb      	ldrb	r3, [r7, #19]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10b      	bne.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008508:	4b07      	ldr	r3, [pc, #28]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800850a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800850e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008516:	4904      	ldr	r1, [pc, #16]	; (8008528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008518:	4313      	orrs	r3, r2
 800851a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800851e:	e009      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008520:	7cfb      	ldrb	r3, [r7, #19]
 8008522:	74bb      	strb	r3, [r7, #18]
 8008524:	e006      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8008526:	bf00      	nop
 8008528:	40021000 	.word	0x40021000
 800852c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008530:	7cfb      	ldrb	r3, [r7, #19]
 8008532:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008534:	7c7b      	ldrb	r3, [r7, #17]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d105      	bne.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800853a:	4b8a      	ldr	r3, [pc, #552]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800853c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800853e:	4a89      	ldr	r2, [pc, #548]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008544:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00a      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008552:	4b84      	ldr	r3, [pc, #528]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008558:	f023 0203 	bic.w	r2, r3, #3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a1b      	ldr	r3, [r3, #32]
 8008560:	4980      	ldr	r1, [pc, #512]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008562:	4313      	orrs	r3, r2
 8008564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 0302 	and.w	r3, r3, #2
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00a      	beq.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008574:	4b7b      	ldr	r3, [pc, #492]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800857a:	f023 020c 	bic.w	r2, r3, #12
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008582:	4978      	ldr	r1, [pc, #480]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008584:	4313      	orrs	r3, r2
 8008586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0320 	and.w	r3, r3, #32
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008596:	4b73      	ldr	r3, [pc, #460]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800859c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a4:	496f      	ldr	r1, [pc, #444]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d00a      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80085b8:	4b6a      	ldr	r3, [pc, #424]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085be:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085c6:	4967      	ldr	r1, [pc, #412]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085c8:	4313      	orrs	r3, r2
 80085ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00a      	beq.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80085da:	4b62      	ldr	r3, [pc, #392]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	495e      	ldr	r1, [pc, #376]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085ea:	4313      	orrs	r3, r2
 80085ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d00a      	beq.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085fc:	4b59      	ldr	r3, [pc, #356]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80085fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008602:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860a:	4956      	ldr	r1, [pc, #344]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800860c:	4313      	orrs	r3, r2
 800860e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00a      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800861e:	4b51      	ldr	r3, [pc, #324]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008624:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800862c:	494d      	ldr	r1, [pc, #308]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800862e:	4313      	orrs	r3, r2
 8008630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800863c:	2b00      	cmp	r3, #0
 800863e:	d028      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008640:	4b48      	ldr	r3, [pc, #288]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008646:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864e:	4945      	ldr	r1, [pc, #276]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008650:	4313      	orrs	r3, r2
 8008652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800865a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800865e:	d106      	bne.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008660:	4b40      	ldr	r3, [pc, #256]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	4a3f      	ldr	r2, [pc, #252]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800866a:	60d3      	str	r3, [r2, #12]
 800866c:	e011      	b.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008672:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008676:	d10c      	bne.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	3304      	adds	r3, #4
 800867c:	2101      	movs	r1, #1
 800867e:	4618      	mov	r0, r3
 8008680:	f000 f882 	bl	8008788 <RCCEx_PLLSAI1_Config>
 8008684:	4603      	mov	r3, r0
 8008686:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008688:	7cfb      	ldrb	r3, [r7, #19]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d001      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800868e:	7cfb      	ldrb	r3, [r7, #19]
 8008690:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d028      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800869e:	4b31      	ldr	r3, [pc, #196]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ac:	492d      	ldr	r1, [pc, #180]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086ae:	4313      	orrs	r3, r2
 80086b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086bc:	d106      	bne.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086be:	4b29      	ldr	r3, [pc, #164]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	4a28      	ldr	r2, [pc, #160]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086c8:	60d3      	str	r3, [r2, #12]
 80086ca:	e011      	b.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80086d4:	d10c      	bne.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	3304      	adds	r3, #4
 80086da:	2101      	movs	r1, #1
 80086dc:	4618      	mov	r0, r3
 80086de:	f000 f853 	bl	8008788 <RCCEx_PLLSAI1_Config>
 80086e2:	4603      	mov	r3, r0
 80086e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80086e6:	7cfb      	ldrb	r3, [r7, #19]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d001      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80086ec:	7cfb      	ldrb	r3, [r7, #19]
 80086ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d01c      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80086fc:	4b19      	ldr	r3, [pc, #100]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80086fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008702:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800870a:	4916      	ldr	r1, [pc, #88]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800870c:	4313      	orrs	r3, r2
 800870e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008716:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800871a:	d10c      	bne.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	3304      	adds	r3, #4
 8008720:	2102      	movs	r1, #2
 8008722:	4618      	mov	r0, r3
 8008724:	f000 f830 	bl	8008788 <RCCEx_PLLSAI1_Config>
 8008728:	4603      	mov	r3, r0
 800872a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800872c:	7cfb      	ldrb	r3, [r7, #19]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008732:	7cfb      	ldrb	r3, [r7, #19]
 8008734:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00a      	beq.n	8008758 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008742:	4b08      	ldr	r3, [pc, #32]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008748:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008750:	4904      	ldr	r1, [pc, #16]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008752:	4313      	orrs	r3, r2
 8008754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008758:	7cbb      	ldrb	r3, [r7, #18]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	40021000 	.word	0x40021000

08008768 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008768:	b480      	push	{r7}
 800876a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800876c:	4b05      	ldr	r3, [pc, #20]	; (8008784 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a04      	ldr	r2, [pc, #16]	; (8008784 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008772:	f043 0304 	orr.w	r3, r3, #4
 8008776:	6013      	str	r3, [r2, #0]
}
 8008778:	bf00      	nop
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	40021000 	.word	0x40021000

08008788 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008792:	2300      	movs	r3, #0
 8008794:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008796:	4b74      	ldr	r3, [pc, #464]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f003 0303 	and.w	r3, r3, #3
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d018      	beq.n	80087d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80087a2:	4b71      	ldr	r3, [pc, #452]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	f003 0203 	and.w	r2, r3, #3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d10d      	bne.n	80087ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
       ||
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d009      	beq.n	80087ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80087ba:	4b6b      	ldr	r3, [pc, #428]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	091b      	lsrs	r3, r3, #4
 80087c0:	f003 0307 	and.w	r3, r3, #7
 80087c4:	1c5a      	adds	r2, r3, #1
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685b      	ldr	r3, [r3, #4]
       ||
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d047      	beq.n	800885e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	73fb      	strb	r3, [r7, #15]
 80087d2:	e044      	b.n	800885e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b03      	cmp	r3, #3
 80087da:	d018      	beq.n	800880e <RCCEx_PLLSAI1_Config+0x86>
 80087dc:	2b03      	cmp	r3, #3
 80087de:	d825      	bhi.n	800882c <RCCEx_PLLSAI1_Config+0xa4>
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d002      	beq.n	80087ea <RCCEx_PLLSAI1_Config+0x62>
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d009      	beq.n	80087fc <RCCEx_PLLSAI1_Config+0x74>
 80087e8:	e020      	b.n	800882c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80087ea:	4b5f      	ldr	r3, [pc, #380]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d11d      	bne.n	8008832 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087fa:	e01a      	b.n	8008832 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80087fc:	4b5a      	ldr	r3, [pc, #360]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008804:	2b00      	cmp	r3, #0
 8008806:	d116      	bne.n	8008836 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800880c:	e013      	b.n	8008836 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800880e:	4b56      	ldr	r3, [pc, #344]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10f      	bne.n	800883a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800881a:	4b53      	ldr	r3, [pc, #332]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d109      	bne.n	800883a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800882a:	e006      	b.n	800883a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800882c:	2301      	movs	r3, #1
 800882e:	73fb      	strb	r3, [r7, #15]
      break;
 8008830:	e004      	b.n	800883c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008832:	bf00      	nop
 8008834:	e002      	b.n	800883c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008836:	bf00      	nop
 8008838:	e000      	b.n	800883c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800883a:	bf00      	nop
    }

    if(status == HAL_OK)
 800883c:	7bfb      	ldrb	r3, [r7, #15]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10d      	bne.n	800885e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008842:	4b49      	ldr	r3, [pc, #292]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6819      	ldr	r1, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	3b01      	subs	r3, #1
 8008854:	011b      	lsls	r3, r3, #4
 8008856:	430b      	orrs	r3, r1
 8008858:	4943      	ldr	r1, [pc, #268]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800885a:	4313      	orrs	r3, r2
 800885c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800885e:	7bfb      	ldrb	r3, [r7, #15]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d17c      	bne.n	800895e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008864:	4b40      	ldr	r3, [pc, #256]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a3f      	ldr	r2, [pc, #252]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800886a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800886e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008870:	f7fb faea 	bl	8003e48 <HAL_GetTick>
 8008874:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008876:	e009      	b.n	800888c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008878:	f7fb fae6 	bl	8003e48 <HAL_GetTick>
 800887c:	4602      	mov	r2, r0
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	2b02      	cmp	r3, #2
 8008884:	d902      	bls.n	800888c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	73fb      	strb	r3, [r7, #15]
        break;
 800888a:	e005      	b.n	8008898 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800888c:	4b36      	ldr	r3, [pc, #216]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1ef      	bne.n	8008878 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008898:	7bfb      	ldrb	r3, [r7, #15]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d15f      	bne.n	800895e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d110      	bne.n	80088c6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088a4:	4b30      	ldr	r3, [pc, #192]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80088ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	6892      	ldr	r2, [r2, #8]
 80088b4:	0211      	lsls	r1, r2, #8
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68d2      	ldr	r2, [r2, #12]
 80088ba:	06d2      	lsls	r2, r2, #27
 80088bc:	430a      	orrs	r2, r1
 80088be:	492a      	ldr	r1, [pc, #168]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088c0:	4313      	orrs	r3, r2
 80088c2:	610b      	str	r3, [r1, #16]
 80088c4:	e027      	b.n	8008916 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d112      	bne.n	80088f2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088cc:	4b26      	ldr	r3, [pc, #152]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80088d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	6892      	ldr	r2, [r2, #8]
 80088dc:	0211      	lsls	r1, r2, #8
 80088de:	687a      	ldr	r2, [r7, #4]
 80088e0:	6912      	ldr	r2, [r2, #16]
 80088e2:	0852      	lsrs	r2, r2, #1
 80088e4:	3a01      	subs	r2, #1
 80088e6:	0552      	lsls	r2, r2, #21
 80088e8:	430a      	orrs	r2, r1
 80088ea:	491f      	ldr	r1, [pc, #124]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	610b      	str	r3, [r1, #16]
 80088f0:	e011      	b.n	8008916 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088f2:	4b1d      	ldr	r3, [pc, #116]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80088fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	6892      	ldr	r2, [r2, #8]
 8008902:	0211      	lsls	r1, r2, #8
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	6952      	ldr	r2, [r2, #20]
 8008908:	0852      	lsrs	r2, r2, #1
 800890a:	3a01      	subs	r2, #1
 800890c:	0652      	lsls	r2, r2, #25
 800890e:	430a      	orrs	r2, r1
 8008910:	4915      	ldr	r1, [pc, #84]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008912:	4313      	orrs	r3, r2
 8008914:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008916:	4b14      	ldr	r3, [pc, #80]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a13      	ldr	r2, [pc, #76]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800891c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008920:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008922:	f7fb fa91 	bl	8003e48 <HAL_GetTick>
 8008926:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008928:	e009      	b.n	800893e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800892a:	f7fb fa8d 	bl	8003e48 <HAL_GetTick>
 800892e:	4602      	mov	r2, r0
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	1ad3      	subs	r3, r2, r3
 8008934:	2b02      	cmp	r3, #2
 8008936:	d902      	bls.n	800893e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008938:	2303      	movs	r3, #3
 800893a:	73fb      	strb	r3, [r7, #15]
          break;
 800893c:	e005      	b.n	800894a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800893e:	4b0a      	ldr	r3, [pc, #40]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d0ef      	beq.n	800892a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800894a:	7bfb      	ldrb	r3, [r7, #15]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d106      	bne.n	800895e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008950:	4b05      	ldr	r3, [pc, #20]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008952:	691a      	ldr	r2, [r3, #16]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	4903      	ldr	r1, [pc, #12]	; (8008968 <RCCEx_PLLSAI1_Config+0x1e0>)
 800895a:	4313      	orrs	r3, r2
 800895c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	40021000 	.word	0x40021000

0800896c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d101      	bne.n	800897e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e049      	b.n	8008a12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008984:	b2db      	uxtb	r3, r3
 8008986:	2b00      	cmp	r3, #0
 8008988:	d106      	bne.n	8008998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7fb f852 	bl	8003a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2202      	movs	r2, #2
 800899c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4619      	mov	r1, r3
 80089aa:	4610      	mov	r0, r2
 80089ac:	f000 fa1e 	bl	8008dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
	...

08008a1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d001      	beq.n	8008a34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e033      	b.n	8008a9c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2202      	movs	r2, #2
 8008a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a19      	ldr	r2, [pc, #100]	; (8008aa8 <HAL_TIM_Base_Start+0x8c>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d009      	beq.n	8008a5a <HAL_TIM_Base_Start+0x3e>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a4e:	d004      	beq.n	8008a5a <HAL_TIM_Base_Start+0x3e>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a15      	ldr	r2, [pc, #84]	; (8008aac <HAL_TIM_Base_Start+0x90>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d115      	bne.n	8008a86 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	689a      	ldr	r2, [r3, #8]
 8008a60:	4b13      	ldr	r3, [pc, #76]	; (8008ab0 <HAL_TIM_Base_Start+0x94>)
 8008a62:	4013      	ands	r3, r2
 8008a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2b06      	cmp	r3, #6
 8008a6a:	d015      	beq.n	8008a98 <HAL_TIM_Base_Start+0x7c>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a72:	d011      	beq.n	8008a98 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f042 0201 	orr.w	r2, r2, #1
 8008a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a84:	e008      	b.n	8008a98 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f042 0201 	orr.w	r2, r2, #1
 8008a94:	601a      	str	r2, [r3, #0]
 8008a96:	e000      	b.n	8008a9a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3714      	adds	r7, #20
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	40012c00 	.word	0x40012c00
 8008aac:	40014000 	.word	0x40014000
 8008ab0:	00010007 	.word	0x00010007

08008ab4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d001      	beq.n	8008acc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e03b      	b.n	8008b44 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68da      	ldr	r2, [r3, #12]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0201 	orr.w	r2, r2, #1
 8008ae2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a19      	ldr	r2, [pc, #100]	; (8008b50 <HAL_TIM_Base_Start_IT+0x9c>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d009      	beq.n	8008b02 <HAL_TIM_Base_Start_IT+0x4e>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008af6:	d004      	beq.n	8008b02 <HAL_TIM_Base_Start_IT+0x4e>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a15      	ldr	r2, [pc, #84]	; (8008b54 <HAL_TIM_Base_Start_IT+0xa0>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d115      	bne.n	8008b2e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	689a      	ldr	r2, [r3, #8]
 8008b08:	4b13      	ldr	r3, [pc, #76]	; (8008b58 <HAL_TIM_Base_Start_IT+0xa4>)
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2b06      	cmp	r3, #6
 8008b12:	d015      	beq.n	8008b40 <HAL_TIM_Base_Start_IT+0x8c>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b1a:	d011      	beq.n	8008b40 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0201 	orr.w	r2, r2, #1
 8008b2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b2c:	e008      	b.n	8008b40 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f042 0201 	orr.w	r2, r2, #1
 8008b3c:	601a      	str	r2, [r3, #0]
 8008b3e:	e000      	b.n	8008b42 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr
 8008b50:	40012c00 	.word	0x40012c00
 8008b54:	40014000 	.word	0x40014000
 8008b58:	00010007 	.word	0x00010007

08008b5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	f003 0302 	and.w	r3, r3, #2
 8008b6e:	2b02      	cmp	r3, #2
 8008b70:	d122      	bne.n	8008bb8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f003 0302 	and.w	r3, r3, #2
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d11b      	bne.n	8008bb8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f06f 0202 	mvn.w	r2, #2
 8008b88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	f003 0303 	and.w	r3, r3, #3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d003      	beq.n	8008ba6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f905 	bl	8008dae <HAL_TIM_IC_CaptureCallback>
 8008ba4:	e005      	b.n	8008bb2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f8f7 	bl	8008d9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 f908 	bl	8008dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	f003 0304 	and.w	r3, r3, #4
 8008bc2:	2b04      	cmp	r3, #4
 8008bc4:	d122      	bne.n	8008c0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	f003 0304 	and.w	r3, r3, #4
 8008bd0:	2b04      	cmp	r3, #4
 8008bd2:	d11b      	bne.n	8008c0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f06f 0204 	mvn.w	r2, #4
 8008bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2202      	movs	r2, #2
 8008be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d003      	beq.n	8008bfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f8db 	bl	8008dae <HAL_TIM_IC_CaptureCallback>
 8008bf8:	e005      	b.n	8008c06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 f8cd 	bl	8008d9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 f8de 	bl	8008dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	f003 0308 	and.w	r3, r3, #8
 8008c16:	2b08      	cmp	r3, #8
 8008c18:	d122      	bne.n	8008c60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	f003 0308 	and.w	r3, r3, #8
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d11b      	bne.n	8008c60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f06f 0208 	mvn.w	r2, #8
 8008c30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2204      	movs	r2, #4
 8008c36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	f003 0303 	and.w	r3, r3, #3
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f8b1 	bl	8008dae <HAL_TIM_IC_CaptureCallback>
 8008c4c:	e005      	b.n	8008c5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f8a3 	bl	8008d9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f8b4 	bl	8008dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	f003 0310 	and.w	r3, r3, #16
 8008c6a:	2b10      	cmp	r3, #16
 8008c6c:	d122      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	f003 0310 	and.w	r3, r3, #16
 8008c78:	2b10      	cmp	r3, #16
 8008c7a:	d11b      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f06f 0210 	mvn.w	r2, #16
 8008c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2208      	movs	r2, #8
 8008c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	69db      	ldr	r3, [r3, #28]
 8008c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d003      	beq.n	8008ca2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f887 	bl	8008dae <HAL_TIM_IC_CaptureCallback>
 8008ca0:	e005      	b.n	8008cae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 f879 	bl	8008d9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 f88a 	bl	8008dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d10e      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f003 0301 	and.w	r3, r3, #1
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d107      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f06f 0201 	mvn.w	r2, #1
 8008cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f7fa fc4a 	bl	8003574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	691b      	ldr	r3, [r3, #16]
 8008ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cea:	2b80      	cmp	r3, #128	; 0x80
 8008cec:	d10e      	bne.n	8008d0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cf8:	2b80      	cmp	r3, #128	; 0x80
 8008cfa:	d107      	bne.n	8008d0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f944 	bl	8008f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d1a:	d10e      	bne.n	8008d3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d26:	2b80      	cmp	r3, #128	; 0x80
 8008d28:	d107      	bne.n	8008d3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 f937 	bl	8008fa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d44:	2b40      	cmp	r3, #64	; 0x40
 8008d46:	d10e      	bne.n	8008d66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d52:	2b40      	cmp	r3, #64	; 0x40
 8008d54:	d107      	bne.n	8008d66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 f838 	bl	8008dd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	f003 0320 	and.w	r3, r3, #32
 8008d70:	2b20      	cmp	r3, #32
 8008d72:	d10e      	bne.n	8008d92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68db      	ldr	r3, [r3, #12]
 8008d7a:	f003 0320 	and.w	r3, r3, #32
 8008d7e:	2b20      	cmp	r3, #32
 8008d80:	d107      	bne.n	8008d92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f06f 0220 	mvn.w	r2, #32
 8008d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f8f7 	bl	8008f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d92:	bf00      	nop
 8008d94:	3708      	adds	r7, #8
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}

08008d9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	b083      	sub	sp, #12
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008da2:	bf00      	nop
 8008da4:	370c      	adds	r7, #12
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr

08008dae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dae:	b480      	push	{r7}
 8008db0:	b083      	sub	sp, #12
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008db6:	bf00      	nop
 8008db8:	370c      	adds	r7, #12
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr

08008dc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dc2:	b480      	push	{r7}
 8008dc4:	b083      	sub	sp, #12
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dca:	bf00      	nop
 8008dcc:	370c      	adds	r7, #12
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr

08008dd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008dd6:	b480      	push	{r7}
 8008dd8:	b083      	sub	sp, #12
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dde:	bf00      	nop
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
	...

08008dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b085      	sub	sp, #20
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a2a      	ldr	r2, [pc, #168]	; (8008ea8 <TIM_Base_SetConfig+0xbc>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d003      	beq.n	8008e0c <TIM_Base_SetConfig+0x20>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e0a:	d108      	bne.n	8008e1e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a21      	ldr	r2, [pc, #132]	; (8008ea8 <TIM_Base_SetConfig+0xbc>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d00b      	beq.n	8008e3e <TIM_Base_SetConfig+0x52>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e2c:	d007      	beq.n	8008e3e <TIM_Base_SetConfig+0x52>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a1e      	ldr	r2, [pc, #120]	; (8008eac <TIM_Base_SetConfig+0xc0>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d003      	beq.n	8008e3e <TIM_Base_SetConfig+0x52>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a1d      	ldr	r2, [pc, #116]	; (8008eb0 <TIM_Base_SetConfig+0xc4>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d108      	bne.n	8008e50 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	695b      	ldr	r3, [r3, #20]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	689a      	ldr	r2, [r3, #8]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a0c      	ldr	r2, [pc, #48]	; (8008ea8 <TIM_Base_SetConfig+0xbc>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d007      	beq.n	8008e8c <TIM_Base_SetConfig+0xa0>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a0b      	ldr	r2, [pc, #44]	; (8008eac <TIM_Base_SetConfig+0xc0>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d003      	beq.n	8008e8c <TIM_Base_SetConfig+0xa0>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a0a      	ldr	r2, [pc, #40]	; (8008eb0 <TIM_Base_SetConfig+0xc4>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d103      	bne.n	8008e94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	691a      	ldr	r2, [r3, #16]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	615a      	str	r2, [r3, #20]
}
 8008e9a:	bf00      	nop
 8008e9c:	3714      	adds	r7, #20
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	40012c00 	.word	0x40012c00
 8008eac:	40014000 	.word	0x40014000
 8008eb0:	40014400 	.word	0x40014400

08008eb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	e04f      	b.n	8008f6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a21      	ldr	r2, [pc, #132]	; (8008f78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d108      	bne.n	8008f08 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008efc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68fa      	ldr	r2, [r7, #12]
 8008f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a14      	ldr	r2, [pc, #80]	; (8008f78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d009      	beq.n	8008f40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f34:	d004      	beq.n	8008f40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a10      	ldr	r2, [pc, #64]	; (8008f7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d10c      	bne.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68ba      	ldr	r2, [r7, #8]
 8008f58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f6a:	2300      	movs	r3, #0
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3714      	adds	r7, #20
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr
 8008f78:	40012c00 	.word	0x40012c00
 8008f7c:	40014000 	.word	0x40014000

08008f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fb0:	bf00      	nop
 8008fb2:	370c      	adds	r7, #12
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e040      	b.n	8009050 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d106      	bne.n	8008fe4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f7fa fd66 	bl	8003ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2224      	movs	r2, #36	; 0x24
 8008fe8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f022 0201 	bic.w	r2, r2, #1
 8008ff8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 f8c0 	bl	8009180 <UART_SetConfig>
 8009000:	4603      	mov	r3, r0
 8009002:	2b01      	cmp	r3, #1
 8009004:	d101      	bne.n	800900a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e022      	b.n	8009050 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900e:	2b00      	cmp	r3, #0
 8009010:	d002      	beq.n	8009018 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 fae0 	bl	80095d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	685a      	ldr	r2, [r3, #4]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f042 0201 	orr.w	r2, r2, #1
 8009046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 fb67 	bl	800971c <UART_CheckIdleState>
 800904e:	4603      	mov	r3, r0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08a      	sub	sp, #40	; 0x28
 800905c:	af02      	add	r7, sp, #8
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	4613      	mov	r3, r2
 8009066:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800906c:	2b20      	cmp	r3, #32
 800906e:	f040 8082 	bne.w	8009176 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <HAL_UART_Transmit+0x26>
 8009078:	88fb      	ldrh	r3, [r7, #6]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d101      	bne.n	8009082 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	e07a      	b.n	8009178 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <HAL_UART_Transmit+0x38>
 800908c:	2302      	movs	r3, #2
 800908e:	e073      	b.n	8009178 <HAL_UART_Transmit+0x120>
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2221      	movs	r2, #33	; 0x21
 80090a4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090a6:	f7fa fecf 	bl	8003e48 <HAL_GetTick>
 80090aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	88fa      	ldrh	r2, [r7, #6]
 80090b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	88fa      	ldrh	r2, [r7, #6]
 80090b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090c4:	d108      	bne.n	80090d8 <HAL_UART_Transmit+0x80>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	691b      	ldr	r3, [r3, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d104      	bne.n	80090d8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	61bb      	str	r3, [r7, #24]
 80090d6:	e003      	b.n	80090e0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090dc:	2300      	movs	r3, #0
 80090de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80090e8:	e02d      	b.n	8009146 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	2200      	movs	r2, #0
 80090f2:	2180      	movs	r1, #128	; 0x80
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f000 fb5a 	bl	80097ae <UART_WaitOnFlagUntilTimeout>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009100:	2303      	movs	r3, #3
 8009102:	e039      	b.n	8009178 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d10b      	bne.n	8009122 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	881a      	ldrh	r2, [r3, #0]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009116:	b292      	uxth	r2, r2
 8009118:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	3302      	adds	r3, #2
 800911e:	61bb      	str	r3, [r7, #24]
 8009120:	e008      	b.n	8009134 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	781a      	ldrb	r2, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	b292      	uxth	r2, r2
 800912c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	3301      	adds	r3, #1
 8009132:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800913a:	b29b      	uxth	r3, r3
 800913c:	3b01      	subs	r3, #1
 800913e:	b29a      	uxth	r2, r3
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800914c:	b29b      	uxth	r3, r3
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1cb      	bne.n	80090ea <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	2200      	movs	r2, #0
 800915a:	2140      	movs	r1, #64	; 0x40
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f000 fb26 	bl	80097ae <UART_WaitOnFlagUntilTimeout>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d001      	beq.n	800916c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e005      	b.n	8009178 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2220      	movs	r2, #32
 8009170:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009172:	2300      	movs	r3, #0
 8009174:	e000      	b.n	8009178 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8009176:	2302      	movs	r3, #2
  }
}
 8009178:	4618      	mov	r0, r3
 800917a:	3720      	adds	r7, #32
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009184:	b08a      	sub	sp, #40	; 0x28
 8009186:	af00      	add	r7, sp, #0
 8009188:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	689a      	ldr	r2, [r3, #8]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	431a      	orrs	r2, r3
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	431a      	orrs	r2, r3
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	69db      	ldr	r3, [r3, #28]
 80091a4:	4313      	orrs	r3, r2
 80091a6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	4bb4      	ldr	r3, [pc, #720]	; (8009480 <UART_SetConfig+0x300>)
 80091b0:	4013      	ands	r3, r2
 80091b2:	68fa      	ldr	r2, [r7, #12]
 80091b4:	6812      	ldr	r2, [r2, #0]
 80091b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80091b8:	430b      	orrs	r3, r1
 80091ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	68da      	ldr	r2, [r3, #12]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	430a      	orrs	r2, r1
 80091d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4aa9      	ldr	r2, [pc, #676]	; (8009484 <UART_SetConfig+0x304>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d004      	beq.n	80091ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6a1b      	ldr	r3, [r3, #32]
 80091e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091e8:	4313      	orrs	r3, r2
 80091ea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091fc:	430a      	orrs	r2, r1
 80091fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4aa0      	ldr	r2, [pc, #640]	; (8009488 <UART_SetConfig+0x308>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d126      	bne.n	8009258 <UART_SetConfig+0xd8>
 800920a:	4ba0      	ldr	r3, [pc, #640]	; (800948c <UART_SetConfig+0x30c>)
 800920c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009210:	f003 0303 	and.w	r3, r3, #3
 8009214:	2b03      	cmp	r3, #3
 8009216:	d81b      	bhi.n	8009250 <UART_SetConfig+0xd0>
 8009218:	a201      	add	r2, pc, #4	; (adr r2, 8009220 <UART_SetConfig+0xa0>)
 800921a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921e:	bf00      	nop
 8009220:	08009231 	.word	0x08009231
 8009224:	08009241 	.word	0x08009241
 8009228:	08009239 	.word	0x08009239
 800922c:	08009249 	.word	0x08009249
 8009230:	2301      	movs	r3, #1
 8009232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009236:	e080      	b.n	800933a <UART_SetConfig+0x1ba>
 8009238:	2302      	movs	r3, #2
 800923a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800923e:	e07c      	b.n	800933a <UART_SetConfig+0x1ba>
 8009240:	2304      	movs	r3, #4
 8009242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009246:	e078      	b.n	800933a <UART_SetConfig+0x1ba>
 8009248:	2308      	movs	r3, #8
 800924a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800924e:	e074      	b.n	800933a <UART_SetConfig+0x1ba>
 8009250:	2310      	movs	r3, #16
 8009252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009256:	e070      	b.n	800933a <UART_SetConfig+0x1ba>
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a8c      	ldr	r2, [pc, #560]	; (8009490 <UART_SetConfig+0x310>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d138      	bne.n	80092d4 <UART_SetConfig+0x154>
 8009262:	4b8a      	ldr	r3, [pc, #552]	; (800948c <UART_SetConfig+0x30c>)
 8009264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009268:	f003 030c 	and.w	r3, r3, #12
 800926c:	2b0c      	cmp	r3, #12
 800926e:	d82d      	bhi.n	80092cc <UART_SetConfig+0x14c>
 8009270:	a201      	add	r2, pc, #4	; (adr r2, 8009278 <UART_SetConfig+0xf8>)
 8009272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009276:	bf00      	nop
 8009278:	080092ad 	.word	0x080092ad
 800927c:	080092cd 	.word	0x080092cd
 8009280:	080092cd 	.word	0x080092cd
 8009284:	080092cd 	.word	0x080092cd
 8009288:	080092bd 	.word	0x080092bd
 800928c:	080092cd 	.word	0x080092cd
 8009290:	080092cd 	.word	0x080092cd
 8009294:	080092cd 	.word	0x080092cd
 8009298:	080092b5 	.word	0x080092b5
 800929c:	080092cd 	.word	0x080092cd
 80092a0:	080092cd 	.word	0x080092cd
 80092a4:	080092cd 	.word	0x080092cd
 80092a8:	080092c5 	.word	0x080092c5
 80092ac:	2300      	movs	r3, #0
 80092ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092b2:	e042      	b.n	800933a <UART_SetConfig+0x1ba>
 80092b4:	2302      	movs	r3, #2
 80092b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092ba:	e03e      	b.n	800933a <UART_SetConfig+0x1ba>
 80092bc:	2304      	movs	r3, #4
 80092be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092c2:	e03a      	b.n	800933a <UART_SetConfig+0x1ba>
 80092c4:	2308      	movs	r3, #8
 80092c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092ca:	e036      	b.n	800933a <UART_SetConfig+0x1ba>
 80092cc:	2310      	movs	r3, #16
 80092ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092d2:	e032      	b.n	800933a <UART_SetConfig+0x1ba>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a6a      	ldr	r2, [pc, #424]	; (8009484 <UART_SetConfig+0x304>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d12a      	bne.n	8009334 <UART_SetConfig+0x1b4>
 80092de:	4b6b      	ldr	r3, [pc, #428]	; (800948c <UART_SetConfig+0x30c>)
 80092e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80092e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80092ec:	d01a      	beq.n	8009324 <UART_SetConfig+0x1a4>
 80092ee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80092f2:	d81b      	bhi.n	800932c <UART_SetConfig+0x1ac>
 80092f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092f8:	d00c      	beq.n	8009314 <UART_SetConfig+0x194>
 80092fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092fe:	d815      	bhi.n	800932c <UART_SetConfig+0x1ac>
 8009300:	2b00      	cmp	r3, #0
 8009302:	d003      	beq.n	800930c <UART_SetConfig+0x18c>
 8009304:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009308:	d008      	beq.n	800931c <UART_SetConfig+0x19c>
 800930a:	e00f      	b.n	800932c <UART_SetConfig+0x1ac>
 800930c:	2300      	movs	r3, #0
 800930e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009312:	e012      	b.n	800933a <UART_SetConfig+0x1ba>
 8009314:	2302      	movs	r3, #2
 8009316:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800931a:	e00e      	b.n	800933a <UART_SetConfig+0x1ba>
 800931c:	2304      	movs	r3, #4
 800931e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009322:	e00a      	b.n	800933a <UART_SetConfig+0x1ba>
 8009324:	2308      	movs	r3, #8
 8009326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800932a:	e006      	b.n	800933a <UART_SetConfig+0x1ba>
 800932c:	2310      	movs	r3, #16
 800932e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009332:	e002      	b.n	800933a <UART_SetConfig+0x1ba>
 8009334:	2310      	movs	r3, #16
 8009336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a51      	ldr	r2, [pc, #324]	; (8009484 <UART_SetConfig+0x304>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d17a      	bne.n	800943a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009344:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009348:	2b08      	cmp	r3, #8
 800934a:	d824      	bhi.n	8009396 <UART_SetConfig+0x216>
 800934c:	a201      	add	r2, pc, #4	; (adr r2, 8009354 <UART_SetConfig+0x1d4>)
 800934e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009352:	bf00      	nop
 8009354:	08009379 	.word	0x08009379
 8009358:	08009397 	.word	0x08009397
 800935c:	08009381 	.word	0x08009381
 8009360:	08009397 	.word	0x08009397
 8009364:	08009387 	.word	0x08009387
 8009368:	08009397 	.word	0x08009397
 800936c:	08009397 	.word	0x08009397
 8009370:	08009397 	.word	0x08009397
 8009374:	0800938f 	.word	0x0800938f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009378:	f7fe ff42 	bl	8008200 <HAL_RCC_GetPCLK1Freq>
 800937c:	61f8      	str	r0, [r7, #28]
        break;
 800937e:	e010      	b.n	80093a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009380:	4b44      	ldr	r3, [pc, #272]	; (8009494 <UART_SetConfig+0x314>)
 8009382:	61fb      	str	r3, [r7, #28]
        break;
 8009384:	e00d      	b.n	80093a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009386:	f7fe fea3 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 800938a:	61f8      	str	r0, [r7, #28]
        break;
 800938c:	e009      	b.n	80093a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800938e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009392:	61fb      	str	r3, [r7, #28]
        break;
 8009394:	e005      	b.n	80093a2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8009396:	2300      	movs	r3, #0
 8009398:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80093a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8107 	beq.w	80095b8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	685a      	ldr	r2, [r3, #4]
 80093ae:	4613      	mov	r3, r2
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	4413      	add	r3, r2
 80093b4:	69fa      	ldr	r2, [r7, #28]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d305      	bcc.n	80093c6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d903      	bls.n	80093ce <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80093cc:	e0f4      	b.n	80095b8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	2200      	movs	r2, #0
 80093d2:	461c      	mov	r4, r3
 80093d4:	4615      	mov	r5, r2
 80093d6:	f04f 0200 	mov.w	r2, #0
 80093da:	f04f 0300 	mov.w	r3, #0
 80093de:	022b      	lsls	r3, r5, #8
 80093e0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80093e4:	0222      	lsls	r2, r4, #8
 80093e6:	68f9      	ldr	r1, [r7, #12]
 80093e8:	6849      	ldr	r1, [r1, #4]
 80093ea:	0849      	lsrs	r1, r1, #1
 80093ec:	2000      	movs	r0, #0
 80093ee:	4688      	mov	r8, r1
 80093f0:	4681      	mov	r9, r0
 80093f2:	eb12 0a08 	adds.w	sl, r2, r8
 80093f6:	eb43 0b09 	adc.w	fp, r3, r9
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	603b      	str	r3, [r7, #0]
 8009402:	607a      	str	r2, [r7, #4]
 8009404:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009408:	4650      	mov	r0, sl
 800940a:	4659      	mov	r1, fp
 800940c:	f7f7 fc1c 	bl	8000c48 <__aeabi_uldivmod>
 8009410:	4602      	mov	r2, r0
 8009412:	460b      	mov	r3, r1
 8009414:	4613      	mov	r3, r2
 8009416:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800941e:	d308      	bcc.n	8009432 <UART_SetConfig+0x2b2>
 8009420:	69bb      	ldr	r3, [r7, #24]
 8009422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009426:	d204      	bcs.n	8009432 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	69ba      	ldr	r2, [r7, #24]
 800942e:	60da      	str	r2, [r3, #12]
 8009430:	e0c2      	b.n	80095b8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009438:	e0be      	b.n	80095b8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009442:	d16a      	bne.n	800951a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8009444:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009448:	2b08      	cmp	r3, #8
 800944a:	d834      	bhi.n	80094b6 <UART_SetConfig+0x336>
 800944c:	a201      	add	r2, pc, #4	; (adr r2, 8009454 <UART_SetConfig+0x2d4>)
 800944e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009452:	bf00      	nop
 8009454:	08009479 	.word	0x08009479
 8009458:	08009499 	.word	0x08009499
 800945c:	080094a1 	.word	0x080094a1
 8009460:	080094b7 	.word	0x080094b7
 8009464:	080094a7 	.word	0x080094a7
 8009468:	080094b7 	.word	0x080094b7
 800946c:	080094b7 	.word	0x080094b7
 8009470:	080094b7 	.word	0x080094b7
 8009474:	080094af 	.word	0x080094af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009478:	f7fe fec2 	bl	8008200 <HAL_RCC_GetPCLK1Freq>
 800947c:	61f8      	str	r0, [r7, #28]
        break;
 800947e:	e020      	b.n	80094c2 <UART_SetConfig+0x342>
 8009480:	efff69f3 	.word	0xefff69f3
 8009484:	40008000 	.word	0x40008000
 8009488:	40013800 	.word	0x40013800
 800948c:	40021000 	.word	0x40021000
 8009490:	40004400 	.word	0x40004400
 8009494:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009498:	f7fe fec8 	bl	800822c <HAL_RCC_GetPCLK2Freq>
 800949c:	61f8      	str	r0, [r7, #28]
        break;
 800949e:	e010      	b.n	80094c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094a0:	4b4c      	ldr	r3, [pc, #304]	; (80095d4 <UART_SetConfig+0x454>)
 80094a2:	61fb      	str	r3, [r7, #28]
        break;
 80094a4:	e00d      	b.n	80094c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094a6:	f7fe fe13 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 80094aa:	61f8      	str	r0, [r7, #28]
        break;
 80094ac:	e009      	b.n	80094c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094b2:	61fb      	str	r3, [r7, #28]
        break;
 80094b4:	e005      	b.n	80094c2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80094b6:	2300      	movs	r3, #0
 80094b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80094c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d077      	beq.n	80095b8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	005a      	lsls	r2, r3, #1
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	085b      	lsrs	r3, r3, #1
 80094d2:	441a      	add	r2, r3
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80094dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	2b0f      	cmp	r3, #15
 80094e2:	d916      	bls.n	8009512 <UART_SetConfig+0x392>
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094ea:	d212      	bcs.n	8009512 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	f023 030f 	bic.w	r3, r3, #15
 80094f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	085b      	lsrs	r3, r3, #1
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	f003 0307 	and.w	r3, r3, #7
 8009500:	b29a      	uxth	r2, r3
 8009502:	8afb      	ldrh	r3, [r7, #22]
 8009504:	4313      	orrs	r3, r2
 8009506:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	8afa      	ldrh	r2, [r7, #22]
 800950e:	60da      	str	r2, [r3, #12]
 8009510:	e052      	b.n	80095b8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009518:	e04e      	b.n	80095b8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800951a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800951e:	2b08      	cmp	r3, #8
 8009520:	d827      	bhi.n	8009572 <UART_SetConfig+0x3f2>
 8009522:	a201      	add	r2, pc, #4	; (adr r2, 8009528 <UART_SetConfig+0x3a8>)
 8009524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009528:	0800954d 	.word	0x0800954d
 800952c:	08009555 	.word	0x08009555
 8009530:	0800955d 	.word	0x0800955d
 8009534:	08009573 	.word	0x08009573
 8009538:	08009563 	.word	0x08009563
 800953c:	08009573 	.word	0x08009573
 8009540:	08009573 	.word	0x08009573
 8009544:	08009573 	.word	0x08009573
 8009548:	0800956b 	.word	0x0800956b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800954c:	f7fe fe58 	bl	8008200 <HAL_RCC_GetPCLK1Freq>
 8009550:	61f8      	str	r0, [r7, #28]
        break;
 8009552:	e014      	b.n	800957e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009554:	f7fe fe6a 	bl	800822c <HAL_RCC_GetPCLK2Freq>
 8009558:	61f8      	str	r0, [r7, #28]
        break;
 800955a:	e010      	b.n	800957e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800955c:	4b1d      	ldr	r3, [pc, #116]	; (80095d4 <UART_SetConfig+0x454>)
 800955e:	61fb      	str	r3, [r7, #28]
        break;
 8009560:	e00d      	b.n	800957e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009562:	f7fe fdb5 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 8009566:	61f8      	str	r0, [r7, #28]
        break;
 8009568:	e009      	b.n	800957e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800956a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800956e:	61fb      	str	r3, [r7, #28]
        break;
 8009570:	e005      	b.n	800957e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800957c:	bf00      	nop
    }

    if (pclk != 0U)
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d019      	beq.n	80095b8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	085a      	lsrs	r2, r3, #1
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	441a      	add	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	fbb2 f3f3 	udiv	r3, r2, r3
 8009596:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	2b0f      	cmp	r3, #15
 800959c:	d909      	bls.n	80095b2 <UART_SetConfig+0x432>
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095a4:	d205      	bcs.n	80095b2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	60da      	str	r2, [r3, #12]
 80095b0:	e002      	b.n	80095b8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2200      	movs	r2, #0
 80095bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80095c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3728      	adds	r7, #40	; 0x28
 80095cc:	46bd      	mov	sp, r7
 80095ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80095d2:	bf00      	nop
 80095d4:	00f42400 	.word	0x00f42400

080095d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e4:	f003 0301 	and.w	r3, r3, #1
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00a      	beq.n	8009602 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	430a      	orrs	r2, r1
 8009600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009606:	f003 0302 	and.w	r3, r3, #2
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00a      	beq.n	8009624 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	430a      	orrs	r2, r1
 8009622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009628:	f003 0304 	and.w	r3, r3, #4
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00a      	beq.n	8009646 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	430a      	orrs	r2, r1
 8009644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800964a:	f003 0308 	and.w	r3, r3, #8
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00a      	beq.n	8009668 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	430a      	orrs	r2, r1
 8009666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966c:	f003 0310 	and.w	r3, r3, #16
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00a      	beq.n	800968a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	430a      	orrs	r2, r1
 8009688:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968e:	f003 0320 	and.w	r3, r3, #32
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00a      	beq.n	80096ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	430a      	orrs	r2, r1
 80096aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d01a      	beq.n	80096ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	430a      	orrs	r2, r1
 80096cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80096d6:	d10a      	bne.n	80096ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	430a      	orrs	r2, r1
 80096ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00a      	beq.n	8009710 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	430a      	orrs	r2, r1
 800970e:	605a      	str	r2, [r3, #4]
  }
}
 8009710:	bf00      	nop
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b086      	sub	sp, #24
 8009720:	af02      	add	r7, sp, #8
 8009722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2200      	movs	r2, #0
 8009728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800972c:	f7fa fb8c 	bl	8003e48 <HAL_GetTick>
 8009730:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 0308 	and.w	r3, r3, #8
 800973c:	2b08      	cmp	r3, #8
 800973e:	d10e      	bne.n	800975e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009740:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f82d 	bl	80097ae <UART_WaitOnFlagUntilTimeout>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d001      	beq.n	800975e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e023      	b.n	80097a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f003 0304 	and.w	r3, r3, #4
 8009768:	2b04      	cmp	r3, #4
 800976a:	d10e      	bne.n	800978a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800976c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2200      	movs	r2, #0
 8009776:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f817 	bl	80097ae <UART_WaitOnFlagUntilTimeout>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009786:	2303      	movs	r3, #3
 8009788:	e00d      	b.n	80097a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2220      	movs	r2, #32
 800978e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2220      	movs	r2, #32
 8009794:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80097a4:	2300      	movs	r3, #0
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b09c      	sub	sp, #112	; 0x70
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	60f8      	str	r0, [r7, #12]
 80097b6:	60b9      	str	r1, [r7, #8]
 80097b8:	603b      	str	r3, [r7, #0]
 80097ba:	4613      	mov	r3, r2
 80097bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097be:	e0a5      	b.n	800990c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80097c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c6:	f000 80a1 	beq.w	800990c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097ca:	f7fa fb3d 	bl	8003e48 <HAL_GetTick>
 80097ce:	4602      	mov	r2, r0
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d302      	bcc.n	80097e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80097da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d13e      	bne.n	800985e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097e8:	e853 3f00 	ldrex	r3, [r3]
 80097ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80097ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80097f4:	667b      	str	r3, [r7, #100]	; 0x64
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	461a      	mov	r2, r3
 80097fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009800:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009802:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009804:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009806:	e841 2300 	strex	r3, r2, [r1]
 800980a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800980c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1e6      	bne.n	80097e0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	3308      	adds	r3, #8
 8009818:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800981c:	e853 3f00 	ldrex	r3, [r3]
 8009820:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009824:	f023 0301 	bic.w	r3, r3, #1
 8009828:	663b      	str	r3, [r7, #96]	; 0x60
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3308      	adds	r3, #8
 8009830:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009832:	64ba      	str	r2, [r7, #72]	; 0x48
 8009834:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009836:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009838:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800983a:	e841 2300 	strex	r3, r2, [r1]
 800983e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1e5      	bne.n	8009812 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2220      	movs	r2, #32
 800984a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2220      	movs	r2, #32
 8009850:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800985a:	2303      	movs	r3, #3
 800985c:	e067      	b.n	800992e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 0304 	and.w	r3, r3, #4
 8009868:	2b00      	cmp	r3, #0
 800986a:	d04f      	beq.n	800990c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	69db      	ldr	r3, [r3, #28]
 8009872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800987a:	d147      	bne.n	800990c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009884:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800988e:	e853 3f00 	ldrex	r3, [r3]
 8009892:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009896:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800989a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	461a      	mov	r2, r3
 80098a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098a4:	637b      	str	r3, [r7, #52]	; 0x34
 80098a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80098aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098ac:	e841 2300 	strex	r3, r2, [r1]
 80098b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80098b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d1e6      	bne.n	8009886 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	3308      	adds	r3, #8
 80098be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	e853 3f00 	ldrex	r3, [r3]
 80098c6:	613b      	str	r3, [r7, #16]
   return(result);
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	f023 0301 	bic.w	r3, r3, #1
 80098ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	3308      	adds	r3, #8
 80098d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80098d8:	623a      	str	r2, [r7, #32]
 80098da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098dc:	69f9      	ldr	r1, [r7, #28]
 80098de:	6a3a      	ldr	r2, [r7, #32]
 80098e0:	e841 2300 	strex	r3, r2, [r1]
 80098e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80098e6:	69bb      	ldr	r3, [r7, #24]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1e5      	bne.n	80098b8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2220      	movs	r2, #32
 80098f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2220      	movs	r2, #32
 80098f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2220      	movs	r2, #32
 80098fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009908:	2303      	movs	r3, #3
 800990a:	e010      	b.n	800992e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	69da      	ldr	r2, [r3, #28]
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	4013      	ands	r3, r2
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	429a      	cmp	r2, r3
 800991a:	bf0c      	ite	eq
 800991c:	2301      	moveq	r3, #1
 800991e:	2300      	movne	r3, #0
 8009920:	b2db      	uxtb	r3, r3
 8009922:	461a      	mov	r2, r3
 8009924:	79fb      	ldrb	r3, [r7, #7]
 8009926:	429a      	cmp	r2, r3
 8009928:	f43f af4a 	beq.w	80097c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3770      	adds	r7, #112	; 0x70
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009938:	b580      	push	{r7, lr}
 800993a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800993c:	4b05      	ldr	r3, [pc, #20]	; (8009954 <SysTick_Handler+0x1c>)
 800993e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009940:	f000 f996 	bl	8009c70 <xTaskGetSchedulerState>
 8009944:	4603      	mov	r3, r0
 8009946:	2b01      	cmp	r3, #1
 8009948:	d001      	beq.n	800994e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800994a:	f000 f9fd 	bl	8009d48 <xPortSysTickHandler>
  }
}
 800994e:	bf00      	nop
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	e000e010 	.word	0xe000e010

08009958 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009958:	b480      	push	{r7}
 800995a:	b085      	sub	sp, #20
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	68fa      	ldr	r2, [r7, #12]
 800996c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	689a      	ldr	r2, [r3, #8]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	689b      	ldr	r3, [r3, #8]
 800997a:	683a      	ldr	r2, [r7, #0]
 800997c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	683a      	ldr	r2, [r7, #0]
 8009982:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	1c5a      	adds	r2, r3, #1
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	601a      	str	r2, [r3, #0]
}
 8009994:	bf00      	nop
 8009996:	3714      	adds	r7, #20
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	691b      	ldr	r3, [r3, #16]
 80099ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	6892      	ldr	r2, [r2, #8]
 80099b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	689b      	ldr	r3, [r3, #8]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	6852      	ldr	r2, [r2, #4]
 80099c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d103      	bne.n	80099d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	689a      	ldr	r2, [r3, #8]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	1e5a      	subs	r2, r3, #1
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3714      	adds	r7, #20
 80099ec:	46bd      	mov	sp, r7
 80099ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f2:	4770      	bx	lr

080099f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099fa:	2300      	movs	r3, #0
 80099fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099fe:	4b4f      	ldr	r3, [pc, #316]	; (8009b3c <xTaskIncrementTick+0x148>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f040 808f 	bne.w	8009b26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a08:	4b4d      	ldr	r3, [pc, #308]	; (8009b40 <xTaskIncrementTick+0x14c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a10:	4a4b      	ldr	r2, [pc, #300]	; (8009b40 <xTaskIncrementTick+0x14c>)
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d120      	bne.n	8009a5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a1c:	4b49      	ldr	r3, [pc, #292]	; (8009b44 <xTaskIncrementTick+0x150>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2a:	f383 8811 	msr	BASEPRI, r3
 8009a2e:	f3bf 8f6f 	isb	sy
 8009a32:	f3bf 8f4f 	dsb	sy
 8009a36:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a38:	bf00      	nop
 8009a3a:	e7fe      	b.n	8009a3a <xTaskIncrementTick+0x46>
 8009a3c:	4b41      	ldr	r3, [pc, #260]	; (8009b44 <xTaskIncrementTick+0x150>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	60fb      	str	r3, [r7, #12]
 8009a42:	4b41      	ldr	r3, [pc, #260]	; (8009b48 <xTaskIncrementTick+0x154>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a3f      	ldr	r2, [pc, #252]	; (8009b44 <xTaskIncrementTick+0x150>)
 8009a48:	6013      	str	r3, [r2, #0]
 8009a4a:	4a3f      	ldr	r2, [pc, #252]	; (8009b48 <xTaskIncrementTick+0x154>)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6013      	str	r3, [r2, #0]
 8009a50:	4b3e      	ldr	r3, [pc, #248]	; (8009b4c <xTaskIncrementTick+0x158>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	3301      	adds	r3, #1
 8009a56:	4a3d      	ldr	r2, [pc, #244]	; (8009b4c <xTaskIncrementTick+0x158>)
 8009a58:	6013      	str	r3, [r2, #0]
 8009a5a:	f000 f8e9 	bl	8009c30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a5e:	4b3c      	ldr	r3, [pc, #240]	; (8009b50 <xTaskIncrementTick+0x15c>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d349      	bcc.n	8009afc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a68:	4b36      	ldr	r3, [pc, #216]	; (8009b44 <xTaskIncrementTick+0x150>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d104      	bne.n	8009a7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a72:	4b37      	ldr	r3, [pc, #220]	; (8009b50 <xTaskIncrementTick+0x15c>)
 8009a74:	f04f 32ff 	mov.w	r2, #4294967295
 8009a78:	601a      	str	r2, [r3, #0]
					break;
 8009a7a:	e03f      	b.n	8009afc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a7c:	4b31      	ldr	r3, [pc, #196]	; (8009b44 <xTaskIncrementTick+0x150>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a8c:	693a      	ldr	r2, [r7, #16]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d203      	bcs.n	8009a9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a94:	4a2e      	ldr	r2, [pc, #184]	; (8009b50 <xTaskIncrementTick+0x15c>)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a9a:	e02f      	b.n	8009afc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	3304      	adds	r3, #4
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f7ff ff7d 	bl	80099a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d004      	beq.n	8009ab8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	3318      	adds	r3, #24
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7ff ff74 	bl	80099a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009abc:	4b25      	ldr	r3, [pc, #148]	; (8009b54 <xTaskIncrementTick+0x160>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d903      	bls.n	8009acc <xTaskIncrementTick+0xd8>
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	4a22      	ldr	r2, [pc, #136]	; (8009b54 <xTaskIncrementTick+0x160>)
 8009aca:	6013      	str	r3, [r2, #0]
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad0:	4613      	mov	r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	4413      	add	r3, r2
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	4a1f      	ldr	r2, [pc, #124]	; (8009b58 <xTaskIncrementTick+0x164>)
 8009ada:	441a      	add	r2, r3
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	3304      	adds	r3, #4
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	4610      	mov	r0, r2
 8009ae4:	f7ff ff38 	bl	8009958 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aec:	4b1b      	ldr	r3, [pc, #108]	; (8009b5c <xTaskIncrementTick+0x168>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d3b8      	bcc.n	8009a68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009af6:	2301      	movs	r3, #1
 8009af8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009afa:	e7b5      	b.n	8009a68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009afc:	4b17      	ldr	r3, [pc, #92]	; (8009b5c <xTaskIncrementTick+0x168>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b02:	4915      	ldr	r1, [pc, #84]	; (8009b58 <xTaskIncrementTick+0x164>)
 8009b04:	4613      	mov	r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	4413      	add	r3, r2
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	440b      	add	r3, r1
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d901      	bls.n	8009b18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009b14:	2301      	movs	r3, #1
 8009b16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b18:	4b11      	ldr	r3, [pc, #68]	; (8009b60 <xTaskIncrementTick+0x16c>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d007      	beq.n	8009b30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009b20:	2301      	movs	r3, #1
 8009b22:	617b      	str	r3, [r7, #20]
 8009b24:	e004      	b.n	8009b30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b26:	4b0f      	ldr	r3, [pc, #60]	; (8009b64 <xTaskIncrementTick+0x170>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	4a0d      	ldr	r2, [pc, #52]	; (8009b64 <xTaskIncrementTick+0x170>)
 8009b2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b30:	697b      	ldr	r3, [r7, #20]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3718      	adds	r7, #24
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000afc 	.word	0x20000afc
 8009b40:	20000ae0 	.word	0x20000ae0
 8009b44:	20000ad8 	.word	0x20000ad8
 8009b48:	20000adc 	.word	0x20000adc
 8009b4c:	20000af4 	.word	0x20000af4
 8009b50:	20000af8 	.word	0x20000af8
 8009b54:	20000ae4 	.word	0x20000ae4
 8009b58:	20000678 	.word	0x20000678
 8009b5c:	20000674 	.word	0x20000674
 8009b60:	20000af0 	.word	0x20000af0
 8009b64:	20000aec 	.word	0x20000aec

08009b68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b6e:	4b2a      	ldr	r3, [pc, #168]	; (8009c18 <vTaskSwitchContext+0xb0>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d003      	beq.n	8009b7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b76:	4b29      	ldr	r3, [pc, #164]	; (8009c1c <vTaskSwitchContext+0xb4>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b7c:	e046      	b.n	8009c0c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8009b7e:	4b27      	ldr	r3, [pc, #156]	; (8009c1c <vTaskSwitchContext+0xb4>)
 8009b80:	2200      	movs	r2, #0
 8009b82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b84:	4b26      	ldr	r3, [pc, #152]	; (8009c20 <vTaskSwitchContext+0xb8>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	60fb      	str	r3, [r7, #12]
 8009b8a:	e010      	b.n	8009bae <vTaskSwitchContext+0x46>
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10a      	bne.n	8009ba8 <vTaskSwitchContext+0x40>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	607b      	str	r3, [r7, #4]
}
 8009ba4:	bf00      	nop
 8009ba6:	e7fe      	b.n	8009ba6 <vTaskSwitchContext+0x3e>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	3b01      	subs	r3, #1
 8009bac:	60fb      	str	r3, [r7, #12]
 8009bae:	491d      	ldr	r1, [pc, #116]	; (8009c24 <vTaskSwitchContext+0xbc>)
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	4413      	add	r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	440b      	add	r3, r1
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0e4      	beq.n	8009b8c <vTaskSwitchContext+0x24>
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	4613      	mov	r3, r2
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	4413      	add	r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	4a15      	ldr	r2, [pc, #84]	; (8009c24 <vTaskSwitchContext+0xbc>)
 8009bce:	4413      	add	r3, r2
 8009bd0:	60bb      	str	r3, [r7, #8]
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	605a      	str	r2, [r3, #4]
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	3308      	adds	r3, #8
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d104      	bne.n	8009bf2 <vTaskSwitchContext+0x8a>
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	685a      	ldr	r2, [r3, #4]
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	605a      	str	r2, [r3, #4]
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	4a0b      	ldr	r2, [pc, #44]	; (8009c28 <vTaskSwitchContext+0xc0>)
 8009bfa:	6013      	str	r3, [r2, #0]
 8009bfc:	4a08      	ldr	r2, [pc, #32]	; (8009c20 <vTaskSwitchContext+0xb8>)
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c02:	4b09      	ldr	r3, [pc, #36]	; (8009c28 <vTaskSwitchContext+0xc0>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3354      	adds	r3, #84	; 0x54
 8009c08:	4a08      	ldr	r2, [pc, #32]	; (8009c2c <vTaskSwitchContext+0xc4>)
 8009c0a:	6013      	str	r3, [r2, #0]
}
 8009c0c:	bf00      	nop
 8009c0e:	3714      	adds	r7, #20
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr
 8009c18:	20000afc 	.word	0x20000afc
 8009c1c:	20000af0 	.word	0x20000af0
 8009c20:	20000ae4 	.word	0x20000ae4
 8009c24:	20000678 	.word	0x20000678
 8009c28:	20000674 	.word	0x20000674
 8009c2c:	20000048 	.word	0x20000048

08009c30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c36:	4b0c      	ldr	r3, [pc, #48]	; (8009c68 <prvResetNextTaskUnblockTime+0x38>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d104      	bne.n	8009c4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c40:	4b0a      	ldr	r3, [pc, #40]	; (8009c6c <prvResetNextTaskUnblockTime+0x3c>)
 8009c42:	f04f 32ff 	mov.w	r2, #4294967295
 8009c46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009c48:	e008      	b.n	8009c5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c4a:	4b07      	ldr	r3, [pc, #28]	; (8009c68 <prvResetNextTaskUnblockTime+0x38>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	685b      	ldr	r3, [r3, #4]
 8009c58:	4a04      	ldr	r2, [pc, #16]	; (8009c6c <prvResetNextTaskUnblockTime+0x3c>)
 8009c5a:	6013      	str	r3, [r2, #0]
}
 8009c5c:	bf00      	nop
 8009c5e:	370c      	adds	r7, #12
 8009c60:	46bd      	mov	sp, r7
 8009c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c66:	4770      	bx	lr
 8009c68:	20000ad8 	.word	0x20000ad8
 8009c6c:	20000af8 	.word	0x20000af8

08009c70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009c76:	4b0b      	ldr	r3, [pc, #44]	; (8009ca4 <xTaskGetSchedulerState+0x34>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d102      	bne.n	8009c84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	607b      	str	r3, [r7, #4]
 8009c82:	e008      	b.n	8009c96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c84:	4b08      	ldr	r3, [pc, #32]	; (8009ca8 <xTaskGetSchedulerState+0x38>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d102      	bne.n	8009c92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	607b      	str	r3, [r7, #4]
 8009c90:	e001      	b.n	8009c96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009c92:	2300      	movs	r3, #0
 8009c94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009c96:	687b      	ldr	r3, [r7, #4]
	}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	370c      	adds	r7, #12
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr
 8009ca4:	20000ae8 	.word	0x20000ae8
 8009ca8:	20000afc 	.word	0x20000afc
 8009cac:	00000000 	.word	0x00000000

08009cb0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009cb0:	4b07      	ldr	r3, [pc, #28]	; (8009cd0 <pxCurrentTCBConst2>)
 8009cb2:	6819      	ldr	r1, [r3, #0]
 8009cb4:	6808      	ldr	r0, [r1, #0]
 8009cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cba:	f380 8809 	msr	PSP, r0
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f04f 0000 	mov.w	r0, #0
 8009cc6:	f380 8811 	msr	BASEPRI, r0
 8009cca:	4770      	bx	lr
 8009ccc:	f3af 8000 	nop.w

08009cd0 <pxCurrentTCBConst2>:
 8009cd0:	20000674 	.word	0x20000674
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cd4:	bf00      	nop
 8009cd6:	bf00      	nop
	...

08009ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ce0:	f3ef 8009 	mrs	r0, PSP
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	4b15      	ldr	r3, [pc, #84]	; (8009d40 <pxCurrentTCBConst>)
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	f01e 0f10 	tst.w	lr, #16
 8009cf0:	bf08      	it	eq
 8009cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfa:	6010      	str	r0, [r2, #0]
 8009cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009d00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009d04:	f380 8811 	msr	BASEPRI, r0
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f7ff ff2a 	bl	8009b68 <vTaskSwitchContext>
 8009d14:	f04f 0000 	mov.w	r0, #0
 8009d18:	f380 8811 	msr	BASEPRI, r0
 8009d1c:	bc09      	pop	{r0, r3}
 8009d1e:	6819      	ldr	r1, [r3, #0]
 8009d20:	6808      	ldr	r0, [r1, #0]
 8009d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d26:	f01e 0f10 	tst.w	lr, #16
 8009d2a:	bf08      	it	eq
 8009d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d30:	f380 8809 	msr	PSP, r0
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	f3af 8000 	nop.w

08009d40 <pxCurrentTCBConst>:
 8009d40:	20000674 	.word	0x20000674
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop

08009d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	607b      	str	r3, [r7, #4]
}
 8009d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d62:	f7ff fe47 	bl	80099f4 <xTaskIncrementTick>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d6c:	4b06      	ldr	r3, [pc, #24]	; (8009d88 <xPortSysTickHandler+0x40>)
 8009d6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d72:	601a      	str	r2, [r3, #0]
 8009d74:	2300      	movs	r3, #0
 8009d76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	e000ed04 	.word	0xe000ed04

08009d8c <__errno>:
 8009d8c:	4b01      	ldr	r3, [pc, #4]	; (8009d94 <__errno+0x8>)
 8009d8e:	6818      	ldr	r0, [r3, #0]
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	20000048 	.word	0x20000048

08009d98 <__libc_init_array>:
 8009d98:	b570      	push	{r4, r5, r6, lr}
 8009d9a:	4d0d      	ldr	r5, [pc, #52]	; (8009dd0 <__libc_init_array+0x38>)
 8009d9c:	4c0d      	ldr	r4, [pc, #52]	; (8009dd4 <__libc_init_array+0x3c>)
 8009d9e:	1b64      	subs	r4, r4, r5
 8009da0:	10a4      	asrs	r4, r4, #2
 8009da2:	2600      	movs	r6, #0
 8009da4:	42a6      	cmp	r6, r4
 8009da6:	d109      	bne.n	8009dbc <__libc_init_array+0x24>
 8009da8:	4d0b      	ldr	r5, [pc, #44]	; (8009dd8 <__libc_init_array+0x40>)
 8009daa:	4c0c      	ldr	r4, [pc, #48]	; (8009ddc <__libc_init_array+0x44>)
 8009dac:	f002 fbbe 	bl	800c52c <_init>
 8009db0:	1b64      	subs	r4, r4, r5
 8009db2:	10a4      	asrs	r4, r4, #2
 8009db4:	2600      	movs	r6, #0
 8009db6:	42a6      	cmp	r6, r4
 8009db8:	d105      	bne.n	8009dc6 <__libc_init_array+0x2e>
 8009dba:	bd70      	pop	{r4, r5, r6, pc}
 8009dbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dc0:	4798      	blx	r3
 8009dc2:	3601      	adds	r6, #1
 8009dc4:	e7ee      	b.n	8009da4 <__libc_init_array+0xc>
 8009dc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dca:	4798      	blx	r3
 8009dcc:	3601      	adds	r6, #1
 8009dce:	e7f2      	b.n	8009db6 <__libc_init_array+0x1e>
 8009dd0:	0800cda8 	.word	0x0800cda8
 8009dd4:	0800cda8 	.word	0x0800cda8
 8009dd8:	0800cda8 	.word	0x0800cda8
 8009ddc:	0800cdac 	.word	0x0800cdac

08009de0 <__retarget_lock_acquire_recursive>:
 8009de0:	4770      	bx	lr

08009de2 <__retarget_lock_release_recursive>:
 8009de2:	4770      	bx	lr

08009de4 <memcpy>:
 8009de4:	440a      	add	r2, r1
 8009de6:	4291      	cmp	r1, r2
 8009de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dec:	d100      	bne.n	8009df0 <memcpy+0xc>
 8009dee:	4770      	bx	lr
 8009df0:	b510      	push	{r4, lr}
 8009df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dfa:	4291      	cmp	r1, r2
 8009dfc:	d1f9      	bne.n	8009df2 <memcpy+0xe>
 8009dfe:	bd10      	pop	{r4, pc}

08009e00 <memset>:
 8009e00:	4402      	add	r2, r0
 8009e02:	4603      	mov	r3, r0
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d100      	bne.n	8009e0a <memset+0xa>
 8009e08:	4770      	bx	lr
 8009e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8009e0e:	e7f9      	b.n	8009e04 <memset+0x4>

08009e10 <sbrk_aligned>:
 8009e10:	b570      	push	{r4, r5, r6, lr}
 8009e12:	4e0e      	ldr	r6, [pc, #56]	; (8009e4c <sbrk_aligned+0x3c>)
 8009e14:	460c      	mov	r4, r1
 8009e16:	6831      	ldr	r1, [r6, #0]
 8009e18:	4605      	mov	r5, r0
 8009e1a:	b911      	cbnz	r1, 8009e22 <sbrk_aligned+0x12>
 8009e1c:	f000 f88c 	bl	8009f38 <_sbrk_r>
 8009e20:	6030      	str	r0, [r6, #0]
 8009e22:	4621      	mov	r1, r4
 8009e24:	4628      	mov	r0, r5
 8009e26:	f000 f887 	bl	8009f38 <_sbrk_r>
 8009e2a:	1c43      	adds	r3, r0, #1
 8009e2c:	d00a      	beq.n	8009e44 <sbrk_aligned+0x34>
 8009e2e:	1cc4      	adds	r4, r0, #3
 8009e30:	f024 0403 	bic.w	r4, r4, #3
 8009e34:	42a0      	cmp	r0, r4
 8009e36:	d007      	beq.n	8009e48 <sbrk_aligned+0x38>
 8009e38:	1a21      	subs	r1, r4, r0
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	f000 f87c 	bl	8009f38 <_sbrk_r>
 8009e40:	3001      	adds	r0, #1
 8009e42:	d101      	bne.n	8009e48 <sbrk_aligned+0x38>
 8009e44:	f04f 34ff 	mov.w	r4, #4294967295
 8009e48:	4620      	mov	r0, r4
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	20000b08 	.word	0x20000b08

08009e50 <_malloc_r>:
 8009e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e54:	1ccd      	adds	r5, r1, #3
 8009e56:	f025 0503 	bic.w	r5, r5, #3
 8009e5a:	3508      	adds	r5, #8
 8009e5c:	2d0c      	cmp	r5, #12
 8009e5e:	bf38      	it	cc
 8009e60:	250c      	movcc	r5, #12
 8009e62:	2d00      	cmp	r5, #0
 8009e64:	4607      	mov	r7, r0
 8009e66:	db01      	blt.n	8009e6c <_malloc_r+0x1c>
 8009e68:	42a9      	cmp	r1, r5
 8009e6a:	d905      	bls.n	8009e78 <_malloc_r+0x28>
 8009e6c:	230c      	movs	r3, #12
 8009e6e:	603b      	str	r3, [r7, #0]
 8009e70:	2600      	movs	r6, #0
 8009e72:	4630      	mov	r0, r6
 8009e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e78:	4e2e      	ldr	r6, [pc, #184]	; (8009f34 <_malloc_r+0xe4>)
 8009e7a:	f000 f88d 	bl	8009f98 <__malloc_lock>
 8009e7e:	6833      	ldr	r3, [r6, #0]
 8009e80:	461c      	mov	r4, r3
 8009e82:	bb34      	cbnz	r4, 8009ed2 <_malloc_r+0x82>
 8009e84:	4629      	mov	r1, r5
 8009e86:	4638      	mov	r0, r7
 8009e88:	f7ff ffc2 	bl	8009e10 <sbrk_aligned>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	4604      	mov	r4, r0
 8009e90:	d14d      	bne.n	8009f2e <_malloc_r+0xde>
 8009e92:	6834      	ldr	r4, [r6, #0]
 8009e94:	4626      	mov	r6, r4
 8009e96:	2e00      	cmp	r6, #0
 8009e98:	d140      	bne.n	8009f1c <_malloc_r+0xcc>
 8009e9a:	6823      	ldr	r3, [r4, #0]
 8009e9c:	4631      	mov	r1, r6
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	eb04 0803 	add.w	r8, r4, r3
 8009ea4:	f000 f848 	bl	8009f38 <_sbrk_r>
 8009ea8:	4580      	cmp	r8, r0
 8009eaa:	d13a      	bne.n	8009f22 <_malloc_r+0xd2>
 8009eac:	6821      	ldr	r1, [r4, #0]
 8009eae:	3503      	adds	r5, #3
 8009eb0:	1a6d      	subs	r5, r5, r1
 8009eb2:	f025 0503 	bic.w	r5, r5, #3
 8009eb6:	3508      	adds	r5, #8
 8009eb8:	2d0c      	cmp	r5, #12
 8009eba:	bf38      	it	cc
 8009ebc:	250c      	movcc	r5, #12
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	4638      	mov	r0, r7
 8009ec2:	f7ff ffa5 	bl	8009e10 <sbrk_aligned>
 8009ec6:	3001      	adds	r0, #1
 8009ec8:	d02b      	beq.n	8009f22 <_malloc_r+0xd2>
 8009eca:	6823      	ldr	r3, [r4, #0]
 8009ecc:	442b      	add	r3, r5
 8009ece:	6023      	str	r3, [r4, #0]
 8009ed0:	e00e      	b.n	8009ef0 <_malloc_r+0xa0>
 8009ed2:	6822      	ldr	r2, [r4, #0]
 8009ed4:	1b52      	subs	r2, r2, r5
 8009ed6:	d41e      	bmi.n	8009f16 <_malloc_r+0xc6>
 8009ed8:	2a0b      	cmp	r2, #11
 8009eda:	d916      	bls.n	8009f0a <_malloc_r+0xba>
 8009edc:	1961      	adds	r1, r4, r5
 8009ede:	42a3      	cmp	r3, r4
 8009ee0:	6025      	str	r5, [r4, #0]
 8009ee2:	bf18      	it	ne
 8009ee4:	6059      	strne	r1, [r3, #4]
 8009ee6:	6863      	ldr	r3, [r4, #4]
 8009ee8:	bf08      	it	eq
 8009eea:	6031      	streq	r1, [r6, #0]
 8009eec:	5162      	str	r2, [r4, r5]
 8009eee:	604b      	str	r3, [r1, #4]
 8009ef0:	4638      	mov	r0, r7
 8009ef2:	f104 060b 	add.w	r6, r4, #11
 8009ef6:	f000 f855 	bl	8009fa4 <__malloc_unlock>
 8009efa:	f026 0607 	bic.w	r6, r6, #7
 8009efe:	1d23      	adds	r3, r4, #4
 8009f00:	1af2      	subs	r2, r6, r3
 8009f02:	d0b6      	beq.n	8009e72 <_malloc_r+0x22>
 8009f04:	1b9b      	subs	r3, r3, r6
 8009f06:	50a3      	str	r3, [r4, r2]
 8009f08:	e7b3      	b.n	8009e72 <_malloc_r+0x22>
 8009f0a:	6862      	ldr	r2, [r4, #4]
 8009f0c:	42a3      	cmp	r3, r4
 8009f0e:	bf0c      	ite	eq
 8009f10:	6032      	streq	r2, [r6, #0]
 8009f12:	605a      	strne	r2, [r3, #4]
 8009f14:	e7ec      	b.n	8009ef0 <_malloc_r+0xa0>
 8009f16:	4623      	mov	r3, r4
 8009f18:	6864      	ldr	r4, [r4, #4]
 8009f1a:	e7b2      	b.n	8009e82 <_malloc_r+0x32>
 8009f1c:	4634      	mov	r4, r6
 8009f1e:	6876      	ldr	r6, [r6, #4]
 8009f20:	e7b9      	b.n	8009e96 <_malloc_r+0x46>
 8009f22:	230c      	movs	r3, #12
 8009f24:	603b      	str	r3, [r7, #0]
 8009f26:	4638      	mov	r0, r7
 8009f28:	f000 f83c 	bl	8009fa4 <__malloc_unlock>
 8009f2c:	e7a1      	b.n	8009e72 <_malloc_r+0x22>
 8009f2e:	6025      	str	r5, [r4, #0]
 8009f30:	e7de      	b.n	8009ef0 <_malloc_r+0xa0>
 8009f32:	bf00      	nop
 8009f34:	20000b04 	.word	0x20000b04

08009f38 <_sbrk_r>:
 8009f38:	b538      	push	{r3, r4, r5, lr}
 8009f3a:	4d06      	ldr	r5, [pc, #24]	; (8009f54 <_sbrk_r+0x1c>)
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	4604      	mov	r4, r0
 8009f40:	4608      	mov	r0, r1
 8009f42:	602b      	str	r3, [r5, #0]
 8009f44:	f7f9 fee2 	bl	8003d0c <_sbrk>
 8009f48:	1c43      	adds	r3, r0, #1
 8009f4a:	d102      	bne.n	8009f52 <_sbrk_r+0x1a>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	b103      	cbz	r3, 8009f52 <_sbrk_r+0x1a>
 8009f50:	6023      	str	r3, [r4, #0]
 8009f52:	bd38      	pop	{r3, r4, r5, pc}
 8009f54:	20000b0c 	.word	0x20000b0c

08009f58 <siprintf>:
 8009f58:	b40e      	push	{r1, r2, r3}
 8009f5a:	b500      	push	{lr}
 8009f5c:	b09c      	sub	sp, #112	; 0x70
 8009f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8009f60:	9002      	str	r0, [sp, #8]
 8009f62:	9006      	str	r0, [sp, #24]
 8009f64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f68:	4809      	ldr	r0, [pc, #36]	; (8009f90 <siprintf+0x38>)
 8009f6a:	9107      	str	r1, [sp, #28]
 8009f6c:	9104      	str	r1, [sp, #16]
 8009f6e:	4909      	ldr	r1, [pc, #36]	; (8009f94 <siprintf+0x3c>)
 8009f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f74:	9105      	str	r1, [sp, #20]
 8009f76:	6800      	ldr	r0, [r0, #0]
 8009f78:	9301      	str	r3, [sp, #4]
 8009f7a:	a902      	add	r1, sp, #8
 8009f7c:	f000 f8c0 	bl	800a100 <_svfiprintf_r>
 8009f80:	9b02      	ldr	r3, [sp, #8]
 8009f82:	2200      	movs	r2, #0
 8009f84:	701a      	strb	r2, [r3, #0]
 8009f86:	b01c      	add	sp, #112	; 0x70
 8009f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f8c:	b003      	add	sp, #12
 8009f8e:	4770      	bx	lr
 8009f90:	20000048 	.word	0x20000048
 8009f94:	ffff0208 	.word	0xffff0208

08009f98 <__malloc_lock>:
 8009f98:	4801      	ldr	r0, [pc, #4]	; (8009fa0 <__malloc_lock+0x8>)
 8009f9a:	f7ff bf21 	b.w	8009de0 <__retarget_lock_acquire_recursive>
 8009f9e:	bf00      	nop
 8009fa0:	20000b00 	.word	0x20000b00

08009fa4 <__malloc_unlock>:
 8009fa4:	4801      	ldr	r0, [pc, #4]	; (8009fac <__malloc_unlock+0x8>)
 8009fa6:	f7ff bf1c 	b.w	8009de2 <__retarget_lock_release_recursive>
 8009faa:	bf00      	nop
 8009fac:	20000b00 	.word	0x20000b00

08009fb0 <_free_r>:
 8009fb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009fb2:	2900      	cmp	r1, #0
 8009fb4:	d044      	beq.n	800a040 <_free_r+0x90>
 8009fb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fba:	9001      	str	r0, [sp, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	f1a1 0404 	sub.w	r4, r1, #4
 8009fc2:	bfb8      	it	lt
 8009fc4:	18e4      	addlt	r4, r4, r3
 8009fc6:	f7ff ffe7 	bl	8009f98 <__malloc_lock>
 8009fca:	4a1e      	ldr	r2, [pc, #120]	; (800a044 <_free_r+0x94>)
 8009fcc:	9801      	ldr	r0, [sp, #4]
 8009fce:	6813      	ldr	r3, [r2, #0]
 8009fd0:	b933      	cbnz	r3, 8009fe0 <_free_r+0x30>
 8009fd2:	6063      	str	r3, [r4, #4]
 8009fd4:	6014      	str	r4, [r2, #0]
 8009fd6:	b003      	add	sp, #12
 8009fd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009fdc:	f7ff bfe2 	b.w	8009fa4 <__malloc_unlock>
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	d908      	bls.n	8009ff6 <_free_r+0x46>
 8009fe4:	6825      	ldr	r5, [r4, #0]
 8009fe6:	1961      	adds	r1, r4, r5
 8009fe8:	428b      	cmp	r3, r1
 8009fea:	bf01      	itttt	eq
 8009fec:	6819      	ldreq	r1, [r3, #0]
 8009fee:	685b      	ldreq	r3, [r3, #4]
 8009ff0:	1949      	addeq	r1, r1, r5
 8009ff2:	6021      	streq	r1, [r4, #0]
 8009ff4:	e7ed      	b.n	8009fd2 <_free_r+0x22>
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	b10b      	cbz	r3, 800a000 <_free_r+0x50>
 8009ffc:	42a3      	cmp	r3, r4
 8009ffe:	d9fa      	bls.n	8009ff6 <_free_r+0x46>
 800a000:	6811      	ldr	r1, [r2, #0]
 800a002:	1855      	adds	r5, r2, r1
 800a004:	42a5      	cmp	r5, r4
 800a006:	d10b      	bne.n	800a020 <_free_r+0x70>
 800a008:	6824      	ldr	r4, [r4, #0]
 800a00a:	4421      	add	r1, r4
 800a00c:	1854      	adds	r4, r2, r1
 800a00e:	42a3      	cmp	r3, r4
 800a010:	6011      	str	r1, [r2, #0]
 800a012:	d1e0      	bne.n	8009fd6 <_free_r+0x26>
 800a014:	681c      	ldr	r4, [r3, #0]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	6053      	str	r3, [r2, #4]
 800a01a:	4421      	add	r1, r4
 800a01c:	6011      	str	r1, [r2, #0]
 800a01e:	e7da      	b.n	8009fd6 <_free_r+0x26>
 800a020:	d902      	bls.n	800a028 <_free_r+0x78>
 800a022:	230c      	movs	r3, #12
 800a024:	6003      	str	r3, [r0, #0]
 800a026:	e7d6      	b.n	8009fd6 <_free_r+0x26>
 800a028:	6825      	ldr	r5, [r4, #0]
 800a02a:	1961      	adds	r1, r4, r5
 800a02c:	428b      	cmp	r3, r1
 800a02e:	bf04      	itt	eq
 800a030:	6819      	ldreq	r1, [r3, #0]
 800a032:	685b      	ldreq	r3, [r3, #4]
 800a034:	6063      	str	r3, [r4, #4]
 800a036:	bf04      	itt	eq
 800a038:	1949      	addeq	r1, r1, r5
 800a03a:	6021      	streq	r1, [r4, #0]
 800a03c:	6054      	str	r4, [r2, #4]
 800a03e:	e7ca      	b.n	8009fd6 <_free_r+0x26>
 800a040:	b003      	add	sp, #12
 800a042:	bd30      	pop	{r4, r5, pc}
 800a044:	20000b04 	.word	0x20000b04

0800a048 <__ssputs_r>:
 800a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	688e      	ldr	r6, [r1, #8]
 800a04e:	429e      	cmp	r6, r3
 800a050:	4682      	mov	sl, r0
 800a052:	460c      	mov	r4, r1
 800a054:	4690      	mov	r8, r2
 800a056:	461f      	mov	r7, r3
 800a058:	d838      	bhi.n	800a0cc <__ssputs_r+0x84>
 800a05a:	898a      	ldrh	r2, [r1, #12]
 800a05c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a060:	d032      	beq.n	800a0c8 <__ssputs_r+0x80>
 800a062:	6825      	ldr	r5, [r4, #0]
 800a064:	6909      	ldr	r1, [r1, #16]
 800a066:	eba5 0901 	sub.w	r9, r5, r1
 800a06a:	6965      	ldr	r5, [r4, #20]
 800a06c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a070:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a074:	3301      	adds	r3, #1
 800a076:	444b      	add	r3, r9
 800a078:	106d      	asrs	r5, r5, #1
 800a07a:	429d      	cmp	r5, r3
 800a07c:	bf38      	it	cc
 800a07e:	461d      	movcc	r5, r3
 800a080:	0553      	lsls	r3, r2, #21
 800a082:	d531      	bpl.n	800a0e8 <__ssputs_r+0xa0>
 800a084:	4629      	mov	r1, r5
 800a086:	f7ff fee3 	bl	8009e50 <_malloc_r>
 800a08a:	4606      	mov	r6, r0
 800a08c:	b950      	cbnz	r0, 800a0a4 <__ssputs_r+0x5c>
 800a08e:	230c      	movs	r3, #12
 800a090:	f8ca 3000 	str.w	r3, [sl]
 800a094:	89a3      	ldrh	r3, [r4, #12]
 800a096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a09a:	81a3      	strh	r3, [r4, #12]
 800a09c:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a4:	6921      	ldr	r1, [r4, #16]
 800a0a6:	464a      	mov	r2, r9
 800a0a8:	f7ff fe9c 	bl	8009de4 <memcpy>
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a0b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0b6:	81a3      	strh	r3, [r4, #12]
 800a0b8:	6126      	str	r6, [r4, #16]
 800a0ba:	6165      	str	r5, [r4, #20]
 800a0bc:	444e      	add	r6, r9
 800a0be:	eba5 0509 	sub.w	r5, r5, r9
 800a0c2:	6026      	str	r6, [r4, #0]
 800a0c4:	60a5      	str	r5, [r4, #8]
 800a0c6:	463e      	mov	r6, r7
 800a0c8:	42be      	cmp	r6, r7
 800a0ca:	d900      	bls.n	800a0ce <__ssputs_r+0x86>
 800a0cc:	463e      	mov	r6, r7
 800a0ce:	6820      	ldr	r0, [r4, #0]
 800a0d0:	4632      	mov	r2, r6
 800a0d2:	4641      	mov	r1, r8
 800a0d4:	f000 faa8 	bl	800a628 <memmove>
 800a0d8:	68a3      	ldr	r3, [r4, #8]
 800a0da:	1b9b      	subs	r3, r3, r6
 800a0dc:	60a3      	str	r3, [r4, #8]
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	4433      	add	r3, r6
 800a0e2:	6023      	str	r3, [r4, #0]
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	e7db      	b.n	800a0a0 <__ssputs_r+0x58>
 800a0e8:	462a      	mov	r2, r5
 800a0ea:	f000 fab7 	bl	800a65c <_realloc_r>
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	d1e1      	bne.n	800a0b8 <__ssputs_r+0x70>
 800a0f4:	6921      	ldr	r1, [r4, #16]
 800a0f6:	4650      	mov	r0, sl
 800a0f8:	f7ff ff5a 	bl	8009fb0 <_free_r>
 800a0fc:	e7c7      	b.n	800a08e <__ssputs_r+0x46>
	...

0800a100 <_svfiprintf_r>:
 800a100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a104:	4698      	mov	r8, r3
 800a106:	898b      	ldrh	r3, [r1, #12]
 800a108:	061b      	lsls	r3, r3, #24
 800a10a:	b09d      	sub	sp, #116	; 0x74
 800a10c:	4607      	mov	r7, r0
 800a10e:	460d      	mov	r5, r1
 800a110:	4614      	mov	r4, r2
 800a112:	d50e      	bpl.n	800a132 <_svfiprintf_r+0x32>
 800a114:	690b      	ldr	r3, [r1, #16]
 800a116:	b963      	cbnz	r3, 800a132 <_svfiprintf_r+0x32>
 800a118:	2140      	movs	r1, #64	; 0x40
 800a11a:	f7ff fe99 	bl	8009e50 <_malloc_r>
 800a11e:	6028      	str	r0, [r5, #0]
 800a120:	6128      	str	r0, [r5, #16]
 800a122:	b920      	cbnz	r0, 800a12e <_svfiprintf_r+0x2e>
 800a124:	230c      	movs	r3, #12
 800a126:	603b      	str	r3, [r7, #0]
 800a128:	f04f 30ff 	mov.w	r0, #4294967295
 800a12c:	e0d1      	b.n	800a2d2 <_svfiprintf_r+0x1d2>
 800a12e:	2340      	movs	r3, #64	; 0x40
 800a130:	616b      	str	r3, [r5, #20]
 800a132:	2300      	movs	r3, #0
 800a134:	9309      	str	r3, [sp, #36]	; 0x24
 800a136:	2320      	movs	r3, #32
 800a138:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a13c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a140:	2330      	movs	r3, #48	; 0x30
 800a142:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2ec <_svfiprintf_r+0x1ec>
 800a146:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a14a:	f04f 0901 	mov.w	r9, #1
 800a14e:	4623      	mov	r3, r4
 800a150:	469a      	mov	sl, r3
 800a152:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a156:	b10a      	cbz	r2, 800a15c <_svfiprintf_r+0x5c>
 800a158:	2a25      	cmp	r2, #37	; 0x25
 800a15a:	d1f9      	bne.n	800a150 <_svfiprintf_r+0x50>
 800a15c:	ebba 0b04 	subs.w	fp, sl, r4
 800a160:	d00b      	beq.n	800a17a <_svfiprintf_r+0x7a>
 800a162:	465b      	mov	r3, fp
 800a164:	4622      	mov	r2, r4
 800a166:	4629      	mov	r1, r5
 800a168:	4638      	mov	r0, r7
 800a16a:	f7ff ff6d 	bl	800a048 <__ssputs_r>
 800a16e:	3001      	adds	r0, #1
 800a170:	f000 80aa 	beq.w	800a2c8 <_svfiprintf_r+0x1c8>
 800a174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a176:	445a      	add	r2, fp
 800a178:	9209      	str	r2, [sp, #36]	; 0x24
 800a17a:	f89a 3000 	ldrb.w	r3, [sl]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f000 80a2 	beq.w	800a2c8 <_svfiprintf_r+0x1c8>
 800a184:	2300      	movs	r3, #0
 800a186:	f04f 32ff 	mov.w	r2, #4294967295
 800a18a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a18e:	f10a 0a01 	add.w	sl, sl, #1
 800a192:	9304      	str	r3, [sp, #16]
 800a194:	9307      	str	r3, [sp, #28]
 800a196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a19a:	931a      	str	r3, [sp, #104]	; 0x68
 800a19c:	4654      	mov	r4, sl
 800a19e:	2205      	movs	r2, #5
 800a1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1a4:	4851      	ldr	r0, [pc, #324]	; (800a2ec <_svfiprintf_r+0x1ec>)
 800a1a6:	f7f6 f81b 	bl	80001e0 <memchr>
 800a1aa:	9a04      	ldr	r2, [sp, #16]
 800a1ac:	b9d8      	cbnz	r0, 800a1e6 <_svfiprintf_r+0xe6>
 800a1ae:	06d0      	lsls	r0, r2, #27
 800a1b0:	bf44      	itt	mi
 800a1b2:	2320      	movmi	r3, #32
 800a1b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1b8:	0711      	lsls	r1, r2, #28
 800a1ba:	bf44      	itt	mi
 800a1bc:	232b      	movmi	r3, #43	; 0x2b
 800a1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c6:	2b2a      	cmp	r3, #42	; 0x2a
 800a1c8:	d015      	beq.n	800a1f6 <_svfiprintf_r+0xf6>
 800a1ca:	9a07      	ldr	r2, [sp, #28]
 800a1cc:	4654      	mov	r4, sl
 800a1ce:	2000      	movs	r0, #0
 800a1d0:	f04f 0c0a 	mov.w	ip, #10
 800a1d4:	4621      	mov	r1, r4
 800a1d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1da:	3b30      	subs	r3, #48	; 0x30
 800a1dc:	2b09      	cmp	r3, #9
 800a1de:	d94e      	bls.n	800a27e <_svfiprintf_r+0x17e>
 800a1e0:	b1b0      	cbz	r0, 800a210 <_svfiprintf_r+0x110>
 800a1e2:	9207      	str	r2, [sp, #28]
 800a1e4:	e014      	b.n	800a210 <_svfiprintf_r+0x110>
 800a1e6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	9304      	str	r3, [sp, #16]
 800a1f2:	46a2      	mov	sl, r4
 800a1f4:	e7d2      	b.n	800a19c <_svfiprintf_r+0x9c>
 800a1f6:	9b03      	ldr	r3, [sp, #12]
 800a1f8:	1d19      	adds	r1, r3, #4
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	9103      	str	r1, [sp, #12]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	bfbb      	ittet	lt
 800a202:	425b      	neglt	r3, r3
 800a204:	f042 0202 	orrlt.w	r2, r2, #2
 800a208:	9307      	strge	r3, [sp, #28]
 800a20a:	9307      	strlt	r3, [sp, #28]
 800a20c:	bfb8      	it	lt
 800a20e:	9204      	strlt	r2, [sp, #16]
 800a210:	7823      	ldrb	r3, [r4, #0]
 800a212:	2b2e      	cmp	r3, #46	; 0x2e
 800a214:	d10c      	bne.n	800a230 <_svfiprintf_r+0x130>
 800a216:	7863      	ldrb	r3, [r4, #1]
 800a218:	2b2a      	cmp	r3, #42	; 0x2a
 800a21a:	d135      	bne.n	800a288 <_svfiprintf_r+0x188>
 800a21c:	9b03      	ldr	r3, [sp, #12]
 800a21e:	1d1a      	adds	r2, r3, #4
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	9203      	str	r2, [sp, #12]
 800a224:	2b00      	cmp	r3, #0
 800a226:	bfb8      	it	lt
 800a228:	f04f 33ff 	movlt.w	r3, #4294967295
 800a22c:	3402      	adds	r4, #2
 800a22e:	9305      	str	r3, [sp, #20]
 800a230:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2fc <_svfiprintf_r+0x1fc>
 800a234:	7821      	ldrb	r1, [r4, #0]
 800a236:	2203      	movs	r2, #3
 800a238:	4650      	mov	r0, sl
 800a23a:	f7f5 ffd1 	bl	80001e0 <memchr>
 800a23e:	b140      	cbz	r0, 800a252 <_svfiprintf_r+0x152>
 800a240:	2340      	movs	r3, #64	; 0x40
 800a242:	eba0 000a 	sub.w	r0, r0, sl
 800a246:	fa03 f000 	lsl.w	r0, r3, r0
 800a24a:	9b04      	ldr	r3, [sp, #16]
 800a24c:	4303      	orrs	r3, r0
 800a24e:	3401      	adds	r4, #1
 800a250:	9304      	str	r3, [sp, #16]
 800a252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a256:	4826      	ldr	r0, [pc, #152]	; (800a2f0 <_svfiprintf_r+0x1f0>)
 800a258:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a25c:	2206      	movs	r2, #6
 800a25e:	f7f5 ffbf 	bl	80001e0 <memchr>
 800a262:	2800      	cmp	r0, #0
 800a264:	d038      	beq.n	800a2d8 <_svfiprintf_r+0x1d8>
 800a266:	4b23      	ldr	r3, [pc, #140]	; (800a2f4 <_svfiprintf_r+0x1f4>)
 800a268:	bb1b      	cbnz	r3, 800a2b2 <_svfiprintf_r+0x1b2>
 800a26a:	9b03      	ldr	r3, [sp, #12]
 800a26c:	3307      	adds	r3, #7
 800a26e:	f023 0307 	bic.w	r3, r3, #7
 800a272:	3308      	adds	r3, #8
 800a274:	9303      	str	r3, [sp, #12]
 800a276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a278:	4433      	add	r3, r6
 800a27a:	9309      	str	r3, [sp, #36]	; 0x24
 800a27c:	e767      	b.n	800a14e <_svfiprintf_r+0x4e>
 800a27e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a282:	460c      	mov	r4, r1
 800a284:	2001      	movs	r0, #1
 800a286:	e7a5      	b.n	800a1d4 <_svfiprintf_r+0xd4>
 800a288:	2300      	movs	r3, #0
 800a28a:	3401      	adds	r4, #1
 800a28c:	9305      	str	r3, [sp, #20]
 800a28e:	4619      	mov	r1, r3
 800a290:	f04f 0c0a 	mov.w	ip, #10
 800a294:	4620      	mov	r0, r4
 800a296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a29a:	3a30      	subs	r2, #48	; 0x30
 800a29c:	2a09      	cmp	r2, #9
 800a29e:	d903      	bls.n	800a2a8 <_svfiprintf_r+0x1a8>
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d0c5      	beq.n	800a230 <_svfiprintf_r+0x130>
 800a2a4:	9105      	str	r1, [sp, #20]
 800a2a6:	e7c3      	b.n	800a230 <_svfiprintf_r+0x130>
 800a2a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2ac:	4604      	mov	r4, r0
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e7f0      	b.n	800a294 <_svfiprintf_r+0x194>
 800a2b2:	ab03      	add	r3, sp, #12
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	4b0f      	ldr	r3, [pc, #60]	; (800a2f8 <_svfiprintf_r+0x1f8>)
 800a2ba:	a904      	add	r1, sp, #16
 800a2bc:	4638      	mov	r0, r7
 800a2be:	f3af 8000 	nop.w
 800a2c2:	1c42      	adds	r2, r0, #1
 800a2c4:	4606      	mov	r6, r0
 800a2c6:	d1d6      	bne.n	800a276 <_svfiprintf_r+0x176>
 800a2c8:	89ab      	ldrh	r3, [r5, #12]
 800a2ca:	065b      	lsls	r3, r3, #25
 800a2cc:	f53f af2c 	bmi.w	800a128 <_svfiprintf_r+0x28>
 800a2d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2d2:	b01d      	add	sp, #116	; 0x74
 800a2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d8:	ab03      	add	r3, sp, #12
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	462a      	mov	r2, r5
 800a2de:	4b06      	ldr	r3, [pc, #24]	; (800a2f8 <_svfiprintf_r+0x1f8>)
 800a2e0:	a904      	add	r1, sp, #16
 800a2e2:	4638      	mov	r0, r7
 800a2e4:	f000 f87a 	bl	800a3dc <_printf_i>
 800a2e8:	e7eb      	b.n	800a2c2 <_svfiprintf_r+0x1c2>
 800a2ea:	bf00      	nop
 800a2ec:	0800cb64 	.word	0x0800cb64
 800a2f0:	0800cb6e 	.word	0x0800cb6e
 800a2f4:	00000000 	.word	0x00000000
 800a2f8:	0800a049 	.word	0x0800a049
 800a2fc:	0800cb6a 	.word	0x0800cb6a

0800a300 <_printf_common>:
 800a300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a304:	4616      	mov	r6, r2
 800a306:	4699      	mov	r9, r3
 800a308:	688a      	ldr	r2, [r1, #8]
 800a30a:	690b      	ldr	r3, [r1, #16]
 800a30c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a310:	4293      	cmp	r3, r2
 800a312:	bfb8      	it	lt
 800a314:	4613      	movlt	r3, r2
 800a316:	6033      	str	r3, [r6, #0]
 800a318:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a31c:	4607      	mov	r7, r0
 800a31e:	460c      	mov	r4, r1
 800a320:	b10a      	cbz	r2, 800a326 <_printf_common+0x26>
 800a322:	3301      	adds	r3, #1
 800a324:	6033      	str	r3, [r6, #0]
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	0699      	lsls	r1, r3, #26
 800a32a:	bf42      	ittt	mi
 800a32c:	6833      	ldrmi	r3, [r6, #0]
 800a32e:	3302      	addmi	r3, #2
 800a330:	6033      	strmi	r3, [r6, #0]
 800a332:	6825      	ldr	r5, [r4, #0]
 800a334:	f015 0506 	ands.w	r5, r5, #6
 800a338:	d106      	bne.n	800a348 <_printf_common+0x48>
 800a33a:	f104 0a19 	add.w	sl, r4, #25
 800a33e:	68e3      	ldr	r3, [r4, #12]
 800a340:	6832      	ldr	r2, [r6, #0]
 800a342:	1a9b      	subs	r3, r3, r2
 800a344:	42ab      	cmp	r3, r5
 800a346:	dc26      	bgt.n	800a396 <_printf_common+0x96>
 800a348:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a34c:	1e13      	subs	r3, r2, #0
 800a34e:	6822      	ldr	r2, [r4, #0]
 800a350:	bf18      	it	ne
 800a352:	2301      	movne	r3, #1
 800a354:	0692      	lsls	r2, r2, #26
 800a356:	d42b      	bmi.n	800a3b0 <_printf_common+0xb0>
 800a358:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a35c:	4649      	mov	r1, r9
 800a35e:	4638      	mov	r0, r7
 800a360:	47c0      	blx	r8
 800a362:	3001      	adds	r0, #1
 800a364:	d01e      	beq.n	800a3a4 <_printf_common+0xa4>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	68e5      	ldr	r5, [r4, #12]
 800a36a:	6832      	ldr	r2, [r6, #0]
 800a36c:	f003 0306 	and.w	r3, r3, #6
 800a370:	2b04      	cmp	r3, #4
 800a372:	bf08      	it	eq
 800a374:	1aad      	subeq	r5, r5, r2
 800a376:	68a3      	ldr	r3, [r4, #8]
 800a378:	6922      	ldr	r2, [r4, #16]
 800a37a:	bf0c      	ite	eq
 800a37c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a380:	2500      	movne	r5, #0
 800a382:	4293      	cmp	r3, r2
 800a384:	bfc4      	itt	gt
 800a386:	1a9b      	subgt	r3, r3, r2
 800a388:	18ed      	addgt	r5, r5, r3
 800a38a:	2600      	movs	r6, #0
 800a38c:	341a      	adds	r4, #26
 800a38e:	42b5      	cmp	r5, r6
 800a390:	d11a      	bne.n	800a3c8 <_printf_common+0xc8>
 800a392:	2000      	movs	r0, #0
 800a394:	e008      	b.n	800a3a8 <_printf_common+0xa8>
 800a396:	2301      	movs	r3, #1
 800a398:	4652      	mov	r2, sl
 800a39a:	4649      	mov	r1, r9
 800a39c:	4638      	mov	r0, r7
 800a39e:	47c0      	blx	r8
 800a3a0:	3001      	adds	r0, #1
 800a3a2:	d103      	bne.n	800a3ac <_printf_common+0xac>
 800a3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ac:	3501      	adds	r5, #1
 800a3ae:	e7c6      	b.n	800a33e <_printf_common+0x3e>
 800a3b0:	18e1      	adds	r1, r4, r3
 800a3b2:	1c5a      	adds	r2, r3, #1
 800a3b4:	2030      	movs	r0, #48	; 0x30
 800a3b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a3ba:	4422      	add	r2, r4
 800a3bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a3c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a3c4:	3302      	adds	r3, #2
 800a3c6:	e7c7      	b.n	800a358 <_printf_common+0x58>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4649      	mov	r1, r9
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	47c0      	blx	r8
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d0e6      	beq.n	800a3a4 <_printf_common+0xa4>
 800a3d6:	3601      	adds	r6, #1
 800a3d8:	e7d9      	b.n	800a38e <_printf_common+0x8e>
	...

0800a3dc <_printf_i>:
 800a3dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e0:	7e0f      	ldrb	r7, [r1, #24]
 800a3e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a3e4:	2f78      	cmp	r7, #120	; 0x78
 800a3e6:	4691      	mov	r9, r2
 800a3e8:	4680      	mov	r8, r0
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	469a      	mov	sl, r3
 800a3ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a3f2:	d807      	bhi.n	800a404 <_printf_i+0x28>
 800a3f4:	2f62      	cmp	r7, #98	; 0x62
 800a3f6:	d80a      	bhi.n	800a40e <_printf_i+0x32>
 800a3f8:	2f00      	cmp	r7, #0
 800a3fa:	f000 80d8 	beq.w	800a5ae <_printf_i+0x1d2>
 800a3fe:	2f58      	cmp	r7, #88	; 0x58
 800a400:	f000 80a3 	beq.w	800a54a <_printf_i+0x16e>
 800a404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a408:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a40c:	e03a      	b.n	800a484 <_printf_i+0xa8>
 800a40e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a412:	2b15      	cmp	r3, #21
 800a414:	d8f6      	bhi.n	800a404 <_printf_i+0x28>
 800a416:	a101      	add	r1, pc, #4	; (adr r1, 800a41c <_printf_i+0x40>)
 800a418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a41c:	0800a475 	.word	0x0800a475
 800a420:	0800a489 	.word	0x0800a489
 800a424:	0800a405 	.word	0x0800a405
 800a428:	0800a405 	.word	0x0800a405
 800a42c:	0800a405 	.word	0x0800a405
 800a430:	0800a405 	.word	0x0800a405
 800a434:	0800a489 	.word	0x0800a489
 800a438:	0800a405 	.word	0x0800a405
 800a43c:	0800a405 	.word	0x0800a405
 800a440:	0800a405 	.word	0x0800a405
 800a444:	0800a405 	.word	0x0800a405
 800a448:	0800a595 	.word	0x0800a595
 800a44c:	0800a4b9 	.word	0x0800a4b9
 800a450:	0800a577 	.word	0x0800a577
 800a454:	0800a405 	.word	0x0800a405
 800a458:	0800a405 	.word	0x0800a405
 800a45c:	0800a5b7 	.word	0x0800a5b7
 800a460:	0800a405 	.word	0x0800a405
 800a464:	0800a4b9 	.word	0x0800a4b9
 800a468:	0800a405 	.word	0x0800a405
 800a46c:	0800a405 	.word	0x0800a405
 800a470:	0800a57f 	.word	0x0800a57f
 800a474:	682b      	ldr	r3, [r5, #0]
 800a476:	1d1a      	adds	r2, r3, #4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	602a      	str	r2, [r5, #0]
 800a47c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a484:	2301      	movs	r3, #1
 800a486:	e0a3      	b.n	800a5d0 <_printf_i+0x1f4>
 800a488:	6820      	ldr	r0, [r4, #0]
 800a48a:	6829      	ldr	r1, [r5, #0]
 800a48c:	0606      	lsls	r6, r0, #24
 800a48e:	f101 0304 	add.w	r3, r1, #4
 800a492:	d50a      	bpl.n	800a4aa <_printf_i+0xce>
 800a494:	680e      	ldr	r6, [r1, #0]
 800a496:	602b      	str	r3, [r5, #0]
 800a498:	2e00      	cmp	r6, #0
 800a49a:	da03      	bge.n	800a4a4 <_printf_i+0xc8>
 800a49c:	232d      	movs	r3, #45	; 0x2d
 800a49e:	4276      	negs	r6, r6
 800a4a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4a4:	485e      	ldr	r0, [pc, #376]	; (800a620 <_printf_i+0x244>)
 800a4a6:	230a      	movs	r3, #10
 800a4a8:	e019      	b.n	800a4de <_printf_i+0x102>
 800a4aa:	680e      	ldr	r6, [r1, #0]
 800a4ac:	602b      	str	r3, [r5, #0]
 800a4ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a4b2:	bf18      	it	ne
 800a4b4:	b236      	sxthne	r6, r6
 800a4b6:	e7ef      	b.n	800a498 <_printf_i+0xbc>
 800a4b8:	682b      	ldr	r3, [r5, #0]
 800a4ba:	6820      	ldr	r0, [r4, #0]
 800a4bc:	1d19      	adds	r1, r3, #4
 800a4be:	6029      	str	r1, [r5, #0]
 800a4c0:	0601      	lsls	r1, r0, #24
 800a4c2:	d501      	bpl.n	800a4c8 <_printf_i+0xec>
 800a4c4:	681e      	ldr	r6, [r3, #0]
 800a4c6:	e002      	b.n	800a4ce <_printf_i+0xf2>
 800a4c8:	0646      	lsls	r6, r0, #25
 800a4ca:	d5fb      	bpl.n	800a4c4 <_printf_i+0xe8>
 800a4cc:	881e      	ldrh	r6, [r3, #0]
 800a4ce:	4854      	ldr	r0, [pc, #336]	; (800a620 <_printf_i+0x244>)
 800a4d0:	2f6f      	cmp	r7, #111	; 0x6f
 800a4d2:	bf0c      	ite	eq
 800a4d4:	2308      	moveq	r3, #8
 800a4d6:	230a      	movne	r3, #10
 800a4d8:	2100      	movs	r1, #0
 800a4da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4de:	6865      	ldr	r5, [r4, #4]
 800a4e0:	60a5      	str	r5, [r4, #8]
 800a4e2:	2d00      	cmp	r5, #0
 800a4e4:	bfa2      	ittt	ge
 800a4e6:	6821      	ldrge	r1, [r4, #0]
 800a4e8:	f021 0104 	bicge.w	r1, r1, #4
 800a4ec:	6021      	strge	r1, [r4, #0]
 800a4ee:	b90e      	cbnz	r6, 800a4f4 <_printf_i+0x118>
 800a4f0:	2d00      	cmp	r5, #0
 800a4f2:	d04d      	beq.n	800a590 <_printf_i+0x1b4>
 800a4f4:	4615      	mov	r5, r2
 800a4f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a4fa:	fb03 6711 	mls	r7, r3, r1, r6
 800a4fe:	5dc7      	ldrb	r7, [r0, r7]
 800a500:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a504:	4637      	mov	r7, r6
 800a506:	42bb      	cmp	r3, r7
 800a508:	460e      	mov	r6, r1
 800a50a:	d9f4      	bls.n	800a4f6 <_printf_i+0x11a>
 800a50c:	2b08      	cmp	r3, #8
 800a50e:	d10b      	bne.n	800a528 <_printf_i+0x14c>
 800a510:	6823      	ldr	r3, [r4, #0]
 800a512:	07de      	lsls	r6, r3, #31
 800a514:	d508      	bpl.n	800a528 <_printf_i+0x14c>
 800a516:	6923      	ldr	r3, [r4, #16]
 800a518:	6861      	ldr	r1, [r4, #4]
 800a51a:	4299      	cmp	r1, r3
 800a51c:	bfde      	ittt	le
 800a51e:	2330      	movle	r3, #48	; 0x30
 800a520:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a524:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a528:	1b52      	subs	r2, r2, r5
 800a52a:	6122      	str	r2, [r4, #16]
 800a52c:	f8cd a000 	str.w	sl, [sp]
 800a530:	464b      	mov	r3, r9
 800a532:	aa03      	add	r2, sp, #12
 800a534:	4621      	mov	r1, r4
 800a536:	4640      	mov	r0, r8
 800a538:	f7ff fee2 	bl	800a300 <_printf_common>
 800a53c:	3001      	adds	r0, #1
 800a53e:	d14c      	bne.n	800a5da <_printf_i+0x1fe>
 800a540:	f04f 30ff 	mov.w	r0, #4294967295
 800a544:	b004      	add	sp, #16
 800a546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a54a:	4835      	ldr	r0, [pc, #212]	; (800a620 <_printf_i+0x244>)
 800a54c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a550:	6829      	ldr	r1, [r5, #0]
 800a552:	6823      	ldr	r3, [r4, #0]
 800a554:	f851 6b04 	ldr.w	r6, [r1], #4
 800a558:	6029      	str	r1, [r5, #0]
 800a55a:	061d      	lsls	r5, r3, #24
 800a55c:	d514      	bpl.n	800a588 <_printf_i+0x1ac>
 800a55e:	07df      	lsls	r7, r3, #31
 800a560:	bf44      	itt	mi
 800a562:	f043 0320 	orrmi.w	r3, r3, #32
 800a566:	6023      	strmi	r3, [r4, #0]
 800a568:	b91e      	cbnz	r6, 800a572 <_printf_i+0x196>
 800a56a:	6823      	ldr	r3, [r4, #0]
 800a56c:	f023 0320 	bic.w	r3, r3, #32
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	2310      	movs	r3, #16
 800a574:	e7b0      	b.n	800a4d8 <_printf_i+0xfc>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	f043 0320 	orr.w	r3, r3, #32
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	2378      	movs	r3, #120	; 0x78
 800a580:	4828      	ldr	r0, [pc, #160]	; (800a624 <_printf_i+0x248>)
 800a582:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a586:	e7e3      	b.n	800a550 <_printf_i+0x174>
 800a588:	0659      	lsls	r1, r3, #25
 800a58a:	bf48      	it	mi
 800a58c:	b2b6      	uxthmi	r6, r6
 800a58e:	e7e6      	b.n	800a55e <_printf_i+0x182>
 800a590:	4615      	mov	r5, r2
 800a592:	e7bb      	b.n	800a50c <_printf_i+0x130>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	6826      	ldr	r6, [r4, #0]
 800a598:	6961      	ldr	r1, [r4, #20]
 800a59a:	1d18      	adds	r0, r3, #4
 800a59c:	6028      	str	r0, [r5, #0]
 800a59e:	0635      	lsls	r5, r6, #24
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_i+0x1cc>
 800a5a4:	6019      	str	r1, [r3, #0]
 800a5a6:	e002      	b.n	800a5ae <_printf_i+0x1d2>
 800a5a8:	0670      	lsls	r0, r6, #25
 800a5aa:	d5fb      	bpl.n	800a5a4 <_printf_i+0x1c8>
 800a5ac:	8019      	strh	r1, [r3, #0]
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	6123      	str	r3, [r4, #16]
 800a5b2:	4615      	mov	r5, r2
 800a5b4:	e7ba      	b.n	800a52c <_printf_i+0x150>
 800a5b6:	682b      	ldr	r3, [r5, #0]
 800a5b8:	1d1a      	adds	r2, r3, #4
 800a5ba:	602a      	str	r2, [r5, #0]
 800a5bc:	681d      	ldr	r5, [r3, #0]
 800a5be:	6862      	ldr	r2, [r4, #4]
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	f7f5 fe0c 	bl	80001e0 <memchr>
 800a5c8:	b108      	cbz	r0, 800a5ce <_printf_i+0x1f2>
 800a5ca:	1b40      	subs	r0, r0, r5
 800a5cc:	6060      	str	r0, [r4, #4]
 800a5ce:	6863      	ldr	r3, [r4, #4]
 800a5d0:	6123      	str	r3, [r4, #16]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5d8:	e7a8      	b.n	800a52c <_printf_i+0x150>
 800a5da:	6923      	ldr	r3, [r4, #16]
 800a5dc:	462a      	mov	r2, r5
 800a5de:	4649      	mov	r1, r9
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	47d0      	blx	sl
 800a5e4:	3001      	adds	r0, #1
 800a5e6:	d0ab      	beq.n	800a540 <_printf_i+0x164>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	079b      	lsls	r3, r3, #30
 800a5ec:	d413      	bmi.n	800a616 <_printf_i+0x23a>
 800a5ee:	68e0      	ldr	r0, [r4, #12]
 800a5f0:	9b03      	ldr	r3, [sp, #12]
 800a5f2:	4298      	cmp	r0, r3
 800a5f4:	bfb8      	it	lt
 800a5f6:	4618      	movlt	r0, r3
 800a5f8:	e7a4      	b.n	800a544 <_printf_i+0x168>
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	4632      	mov	r2, r6
 800a5fe:	4649      	mov	r1, r9
 800a600:	4640      	mov	r0, r8
 800a602:	47d0      	blx	sl
 800a604:	3001      	adds	r0, #1
 800a606:	d09b      	beq.n	800a540 <_printf_i+0x164>
 800a608:	3501      	adds	r5, #1
 800a60a:	68e3      	ldr	r3, [r4, #12]
 800a60c:	9903      	ldr	r1, [sp, #12]
 800a60e:	1a5b      	subs	r3, r3, r1
 800a610:	42ab      	cmp	r3, r5
 800a612:	dcf2      	bgt.n	800a5fa <_printf_i+0x21e>
 800a614:	e7eb      	b.n	800a5ee <_printf_i+0x212>
 800a616:	2500      	movs	r5, #0
 800a618:	f104 0619 	add.w	r6, r4, #25
 800a61c:	e7f5      	b.n	800a60a <_printf_i+0x22e>
 800a61e:	bf00      	nop
 800a620:	0800cb75 	.word	0x0800cb75
 800a624:	0800cb86 	.word	0x0800cb86

0800a628 <memmove>:
 800a628:	4288      	cmp	r0, r1
 800a62a:	b510      	push	{r4, lr}
 800a62c:	eb01 0402 	add.w	r4, r1, r2
 800a630:	d902      	bls.n	800a638 <memmove+0x10>
 800a632:	4284      	cmp	r4, r0
 800a634:	4623      	mov	r3, r4
 800a636:	d807      	bhi.n	800a648 <memmove+0x20>
 800a638:	1e43      	subs	r3, r0, #1
 800a63a:	42a1      	cmp	r1, r4
 800a63c:	d008      	beq.n	800a650 <memmove+0x28>
 800a63e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a642:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a646:	e7f8      	b.n	800a63a <memmove+0x12>
 800a648:	4402      	add	r2, r0
 800a64a:	4601      	mov	r1, r0
 800a64c:	428a      	cmp	r2, r1
 800a64e:	d100      	bne.n	800a652 <memmove+0x2a>
 800a650:	bd10      	pop	{r4, pc}
 800a652:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a656:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a65a:	e7f7      	b.n	800a64c <memmove+0x24>

0800a65c <_realloc_r>:
 800a65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a660:	4680      	mov	r8, r0
 800a662:	4614      	mov	r4, r2
 800a664:	460e      	mov	r6, r1
 800a666:	b921      	cbnz	r1, 800a672 <_realloc_r+0x16>
 800a668:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a66c:	4611      	mov	r1, r2
 800a66e:	f7ff bbef 	b.w	8009e50 <_malloc_r>
 800a672:	b92a      	cbnz	r2, 800a680 <_realloc_r+0x24>
 800a674:	f7ff fc9c 	bl	8009fb0 <_free_r>
 800a678:	4625      	mov	r5, r4
 800a67a:	4628      	mov	r0, r5
 800a67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a680:	f000 f81b 	bl	800a6ba <_malloc_usable_size_r>
 800a684:	4284      	cmp	r4, r0
 800a686:	4607      	mov	r7, r0
 800a688:	d802      	bhi.n	800a690 <_realloc_r+0x34>
 800a68a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a68e:	d812      	bhi.n	800a6b6 <_realloc_r+0x5a>
 800a690:	4621      	mov	r1, r4
 800a692:	4640      	mov	r0, r8
 800a694:	f7ff fbdc 	bl	8009e50 <_malloc_r>
 800a698:	4605      	mov	r5, r0
 800a69a:	2800      	cmp	r0, #0
 800a69c:	d0ed      	beq.n	800a67a <_realloc_r+0x1e>
 800a69e:	42bc      	cmp	r4, r7
 800a6a0:	4622      	mov	r2, r4
 800a6a2:	4631      	mov	r1, r6
 800a6a4:	bf28      	it	cs
 800a6a6:	463a      	movcs	r2, r7
 800a6a8:	f7ff fb9c 	bl	8009de4 <memcpy>
 800a6ac:	4631      	mov	r1, r6
 800a6ae:	4640      	mov	r0, r8
 800a6b0:	f7ff fc7e 	bl	8009fb0 <_free_r>
 800a6b4:	e7e1      	b.n	800a67a <_realloc_r+0x1e>
 800a6b6:	4635      	mov	r5, r6
 800a6b8:	e7df      	b.n	800a67a <_realloc_r+0x1e>

0800a6ba <_malloc_usable_size_r>:
 800a6ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6be:	1f18      	subs	r0, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	bfbc      	itt	lt
 800a6c4:	580b      	ldrlt	r3, [r1, r0]
 800a6c6:	18c0      	addlt	r0, r0, r3
 800a6c8:	4770      	bx	lr
 800a6ca:	0000      	movs	r0, r0
 800a6cc:	0000      	movs	r0, r0
	...

0800a6d0 <cos>:
 800a6d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a6d2:	ec53 2b10 	vmov	r2, r3, d0
 800a6d6:	4826      	ldr	r0, [pc, #152]	; (800a770 <cos+0xa0>)
 800a6d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a6dc:	4281      	cmp	r1, r0
 800a6de:	dc06      	bgt.n	800a6ee <cos+0x1e>
 800a6e0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800a768 <cos+0x98>
 800a6e4:	b005      	add	sp, #20
 800a6e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6ea:	f001 b8fd 	b.w	800b8e8 <__kernel_cos>
 800a6ee:	4821      	ldr	r0, [pc, #132]	; (800a774 <cos+0xa4>)
 800a6f0:	4281      	cmp	r1, r0
 800a6f2:	dd09      	ble.n	800a708 <cos+0x38>
 800a6f4:	ee10 0a10 	vmov	r0, s0
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	f7f5 fdc5 	bl	8000288 <__aeabi_dsub>
 800a6fe:	ec41 0b10 	vmov	d0, r0, r1
 800a702:	b005      	add	sp, #20
 800a704:	f85d fb04 	ldr.w	pc, [sp], #4
 800a708:	4668      	mov	r0, sp
 800a70a:	f000 fe2d 	bl	800b368 <__ieee754_rem_pio2>
 800a70e:	f000 0003 	and.w	r0, r0, #3
 800a712:	2801      	cmp	r0, #1
 800a714:	d00b      	beq.n	800a72e <cos+0x5e>
 800a716:	2802      	cmp	r0, #2
 800a718:	d016      	beq.n	800a748 <cos+0x78>
 800a71a:	b9e0      	cbnz	r0, 800a756 <cos+0x86>
 800a71c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a720:	ed9d 0b00 	vldr	d0, [sp]
 800a724:	f001 f8e0 	bl	800b8e8 <__kernel_cos>
 800a728:	ec51 0b10 	vmov	r0, r1, d0
 800a72c:	e7e7      	b.n	800a6fe <cos+0x2e>
 800a72e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a732:	ed9d 0b00 	vldr	d0, [sp]
 800a736:	f001 fcef 	bl	800c118 <__kernel_sin>
 800a73a:	ec53 2b10 	vmov	r2, r3, d0
 800a73e:	ee10 0a10 	vmov	r0, s0
 800a742:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a746:	e7da      	b.n	800a6fe <cos+0x2e>
 800a748:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a74c:	ed9d 0b00 	vldr	d0, [sp]
 800a750:	f001 f8ca 	bl	800b8e8 <__kernel_cos>
 800a754:	e7f1      	b.n	800a73a <cos+0x6a>
 800a756:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a75a:	ed9d 0b00 	vldr	d0, [sp]
 800a75e:	2001      	movs	r0, #1
 800a760:	f001 fcda 	bl	800c118 <__kernel_sin>
 800a764:	e7e0      	b.n	800a728 <cos+0x58>
 800a766:	bf00      	nop
	...
 800a770:	3fe921fb 	.word	0x3fe921fb
 800a774:	7fefffff 	.word	0x7fefffff

0800a778 <sin>:
 800a778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a77a:	ec53 2b10 	vmov	r2, r3, d0
 800a77e:	4828      	ldr	r0, [pc, #160]	; (800a820 <sin+0xa8>)
 800a780:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a784:	4281      	cmp	r1, r0
 800a786:	dc07      	bgt.n	800a798 <sin+0x20>
 800a788:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800a818 <sin+0xa0>
 800a78c:	2000      	movs	r0, #0
 800a78e:	b005      	add	sp, #20
 800a790:	f85d eb04 	ldr.w	lr, [sp], #4
 800a794:	f001 bcc0 	b.w	800c118 <__kernel_sin>
 800a798:	4822      	ldr	r0, [pc, #136]	; (800a824 <sin+0xac>)
 800a79a:	4281      	cmp	r1, r0
 800a79c:	dd09      	ble.n	800a7b2 <sin+0x3a>
 800a79e:	ee10 0a10 	vmov	r0, s0
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	f7f5 fd70 	bl	8000288 <__aeabi_dsub>
 800a7a8:	ec41 0b10 	vmov	d0, r0, r1
 800a7ac:	b005      	add	sp, #20
 800a7ae:	f85d fb04 	ldr.w	pc, [sp], #4
 800a7b2:	4668      	mov	r0, sp
 800a7b4:	f000 fdd8 	bl	800b368 <__ieee754_rem_pio2>
 800a7b8:	f000 0003 	and.w	r0, r0, #3
 800a7bc:	2801      	cmp	r0, #1
 800a7be:	d00c      	beq.n	800a7da <sin+0x62>
 800a7c0:	2802      	cmp	r0, #2
 800a7c2:	d011      	beq.n	800a7e8 <sin+0x70>
 800a7c4:	b9f0      	cbnz	r0, 800a804 <sin+0x8c>
 800a7c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7ca:	ed9d 0b00 	vldr	d0, [sp]
 800a7ce:	2001      	movs	r0, #1
 800a7d0:	f001 fca2 	bl	800c118 <__kernel_sin>
 800a7d4:	ec51 0b10 	vmov	r0, r1, d0
 800a7d8:	e7e6      	b.n	800a7a8 <sin+0x30>
 800a7da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7de:	ed9d 0b00 	vldr	d0, [sp]
 800a7e2:	f001 f881 	bl	800b8e8 <__kernel_cos>
 800a7e6:	e7f5      	b.n	800a7d4 <sin+0x5c>
 800a7e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7ec:	ed9d 0b00 	vldr	d0, [sp]
 800a7f0:	2001      	movs	r0, #1
 800a7f2:	f001 fc91 	bl	800c118 <__kernel_sin>
 800a7f6:	ec53 2b10 	vmov	r2, r3, d0
 800a7fa:	ee10 0a10 	vmov	r0, s0
 800a7fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a802:	e7d1      	b.n	800a7a8 <sin+0x30>
 800a804:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a808:	ed9d 0b00 	vldr	d0, [sp]
 800a80c:	f001 f86c 	bl	800b8e8 <__kernel_cos>
 800a810:	e7f1      	b.n	800a7f6 <sin+0x7e>
 800a812:	bf00      	nop
 800a814:	f3af 8000 	nop.w
	...
 800a820:	3fe921fb 	.word	0x3fe921fb
 800a824:	7fefffff 	.word	0x7fefffff

0800a828 <pow>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	ed2d 8b02 	vpush	{d8}
 800a82e:	eeb0 8a40 	vmov.f32	s16, s0
 800a832:	eef0 8a60 	vmov.f32	s17, s1
 800a836:	ec55 4b11 	vmov	r4, r5, d1
 800a83a:	f000 f865 	bl	800a908 <__ieee754_pow>
 800a83e:	4622      	mov	r2, r4
 800a840:	462b      	mov	r3, r5
 800a842:	4620      	mov	r0, r4
 800a844:	4629      	mov	r1, r5
 800a846:	ec57 6b10 	vmov	r6, r7, d0
 800a84a:	f7f6 f96f 	bl	8000b2c <__aeabi_dcmpun>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d13b      	bne.n	800a8ca <pow+0xa2>
 800a852:	ec51 0b18 	vmov	r0, r1, d8
 800a856:	2200      	movs	r2, #0
 800a858:	2300      	movs	r3, #0
 800a85a:	f7f6 f935 	bl	8000ac8 <__aeabi_dcmpeq>
 800a85e:	b1b8      	cbz	r0, 800a890 <pow+0x68>
 800a860:	2200      	movs	r2, #0
 800a862:	2300      	movs	r3, #0
 800a864:	4620      	mov	r0, r4
 800a866:	4629      	mov	r1, r5
 800a868:	f7f6 f92e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d146      	bne.n	800a8fe <pow+0xd6>
 800a870:	ec45 4b10 	vmov	d0, r4, r5
 800a874:	f001 fd47 	bl	800c306 <finite>
 800a878:	b338      	cbz	r0, 800a8ca <pow+0xa2>
 800a87a:	2200      	movs	r2, #0
 800a87c:	2300      	movs	r3, #0
 800a87e:	4620      	mov	r0, r4
 800a880:	4629      	mov	r1, r5
 800a882:	f7f6 f92b 	bl	8000adc <__aeabi_dcmplt>
 800a886:	b300      	cbz	r0, 800a8ca <pow+0xa2>
 800a888:	f7ff fa80 	bl	8009d8c <__errno>
 800a88c:	2322      	movs	r3, #34	; 0x22
 800a88e:	e01b      	b.n	800a8c8 <pow+0xa0>
 800a890:	ec47 6b10 	vmov	d0, r6, r7
 800a894:	f001 fd37 	bl	800c306 <finite>
 800a898:	b9e0      	cbnz	r0, 800a8d4 <pow+0xac>
 800a89a:	eeb0 0a48 	vmov.f32	s0, s16
 800a89e:	eef0 0a68 	vmov.f32	s1, s17
 800a8a2:	f001 fd30 	bl	800c306 <finite>
 800a8a6:	b1a8      	cbz	r0, 800a8d4 <pow+0xac>
 800a8a8:	ec45 4b10 	vmov	d0, r4, r5
 800a8ac:	f001 fd2b 	bl	800c306 <finite>
 800a8b0:	b180      	cbz	r0, 800a8d4 <pow+0xac>
 800a8b2:	4632      	mov	r2, r6
 800a8b4:	463b      	mov	r3, r7
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	4639      	mov	r1, r7
 800a8ba:	f7f6 f937 	bl	8000b2c <__aeabi_dcmpun>
 800a8be:	2800      	cmp	r0, #0
 800a8c0:	d0e2      	beq.n	800a888 <pow+0x60>
 800a8c2:	f7ff fa63 	bl	8009d8c <__errno>
 800a8c6:	2321      	movs	r3, #33	; 0x21
 800a8c8:	6003      	str	r3, [r0, #0]
 800a8ca:	ecbd 8b02 	vpop	{d8}
 800a8ce:	ec47 6b10 	vmov	d0, r6, r7
 800a8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	4630      	mov	r0, r6
 800a8da:	4639      	mov	r1, r7
 800a8dc:	f7f6 f8f4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8e0:	2800      	cmp	r0, #0
 800a8e2:	d0f2      	beq.n	800a8ca <pow+0xa2>
 800a8e4:	eeb0 0a48 	vmov.f32	s0, s16
 800a8e8:	eef0 0a68 	vmov.f32	s1, s17
 800a8ec:	f001 fd0b 	bl	800c306 <finite>
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	d0ea      	beq.n	800a8ca <pow+0xa2>
 800a8f4:	ec45 4b10 	vmov	d0, r4, r5
 800a8f8:	f001 fd05 	bl	800c306 <finite>
 800a8fc:	e7c3      	b.n	800a886 <pow+0x5e>
 800a8fe:	4f01      	ldr	r7, [pc, #4]	; (800a904 <pow+0xdc>)
 800a900:	2600      	movs	r6, #0
 800a902:	e7e2      	b.n	800a8ca <pow+0xa2>
 800a904:	3ff00000 	.word	0x3ff00000

0800a908 <__ieee754_pow>:
 800a908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a90c:	ed2d 8b06 	vpush	{d8-d10}
 800a910:	b089      	sub	sp, #36	; 0x24
 800a912:	ed8d 1b00 	vstr	d1, [sp]
 800a916:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a91a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a91e:	ea58 0102 	orrs.w	r1, r8, r2
 800a922:	ec57 6b10 	vmov	r6, r7, d0
 800a926:	d115      	bne.n	800a954 <__ieee754_pow+0x4c>
 800a928:	19b3      	adds	r3, r6, r6
 800a92a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a92e:	4152      	adcs	r2, r2
 800a930:	4299      	cmp	r1, r3
 800a932:	4b89      	ldr	r3, [pc, #548]	; (800ab58 <__ieee754_pow+0x250>)
 800a934:	4193      	sbcs	r3, r2
 800a936:	f080 84d2 	bcs.w	800b2de <__ieee754_pow+0x9d6>
 800a93a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a93e:	4630      	mov	r0, r6
 800a940:	4639      	mov	r1, r7
 800a942:	f7f5 fca3 	bl	800028c <__adddf3>
 800a946:	ec41 0b10 	vmov	d0, r0, r1
 800a94a:	b009      	add	sp, #36	; 0x24
 800a94c:	ecbd 8b06 	vpop	{d8-d10}
 800a950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a954:	4b81      	ldr	r3, [pc, #516]	; (800ab5c <__ieee754_pow+0x254>)
 800a956:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a95a:	429c      	cmp	r4, r3
 800a95c:	ee10 aa10 	vmov	sl, s0
 800a960:	463d      	mov	r5, r7
 800a962:	dc06      	bgt.n	800a972 <__ieee754_pow+0x6a>
 800a964:	d101      	bne.n	800a96a <__ieee754_pow+0x62>
 800a966:	2e00      	cmp	r6, #0
 800a968:	d1e7      	bne.n	800a93a <__ieee754_pow+0x32>
 800a96a:	4598      	cmp	r8, r3
 800a96c:	dc01      	bgt.n	800a972 <__ieee754_pow+0x6a>
 800a96e:	d10f      	bne.n	800a990 <__ieee754_pow+0x88>
 800a970:	b172      	cbz	r2, 800a990 <__ieee754_pow+0x88>
 800a972:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a976:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a97a:	ea55 050a 	orrs.w	r5, r5, sl
 800a97e:	d1dc      	bne.n	800a93a <__ieee754_pow+0x32>
 800a980:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a984:	18db      	adds	r3, r3, r3
 800a986:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a98a:	4152      	adcs	r2, r2
 800a98c:	429d      	cmp	r5, r3
 800a98e:	e7d0      	b.n	800a932 <__ieee754_pow+0x2a>
 800a990:	2d00      	cmp	r5, #0
 800a992:	da3b      	bge.n	800aa0c <__ieee754_pow+0x104>
 800a994:	4b72      	ldr	r3, [pc, #456]	; (800ab60 <__ieee754_pow+0x258>)
 800a996:	4598      	cmp	r8, r3
 800a998:	dc51      	bgt.n	800aa3e <__ieee754_pow+0x136>
 800a99a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a99e:	4598      	cmp	r8, r3
 800a9a0:	f340 84ac 	ble.w	800b2fc <__ieee754_pow+0x9f4>
 800a9a4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a9a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a9ac:	2b14      	cmp	r3, #20
 800a9ae:	dd0f      	ble.n	800a9d0 <__ieee754_pow+0xc8>
 800a9b0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a9b4:	fa22 f103 	lsr.w	r1, r2, r3
 800a9b8:	fa01 f303 	lsl.w	r3, r1, r3
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	f040 849d 	bne.w	800b2fc <__ieee754_pow+0x9f4>
 800a9c2:	f001 0101 	and.w	r1, r1, #1
 800a9c6:	f1c1 0302 	rsb	r3, r1, #2
 800a9ca:	9304      	str	r3, [sp, #16]
 800a9cc:	b182      	cbz	r2, 800a9f0 <__ieee754_pow+0xe8>
 800a9ce:	e05f      	b.n	800aa90 <__ieee754_pow+0x188>
 800a9d0:	2a00      	cmp	r2, #0
 800a9d2:	d15b      	bne.n	800aa8c <__ieee754_pow+0x184>
 800a9d4:	f1c3 0314 	rsb	r3, r3, #20
 800a9d8:	fa48 f103 	asr.w	r1, r8, r3
 800a9dc:	fa01 f303 	lsl.w	r3, r1, r3
 800a9e0:	4543      	cmp	r3, r8
 800a9e2:	f040 8488 	bne.w	800b2f6 <__ieee754_pow+0x9ee>
 800a9e6:	f001 0101 	and.w	r1, r1, #1
 800a9ea:	f1c1 0302 	rsb	r3, r1, #2
 800a9ee:	9304      	str	r3, [sp, #16]
 800a9f0:	4b5c      	ldr	r3, [pc, #368]	; (800ab64 <__ieee754_pow+0x25c>)
 800a9f2:	4598      	cmp	r8, r3
 800a9f4:	d132      	bne.n	800aa5c <__ieee754_pow+0x154>
 800a9f6:	f1b9 0f00 	cmp.w	r9, #0
 800a9fa:	f280 8478 	bge.w	800b2ee <__ieee754_pow+0x9e6>
 800a9fe:	4959      	ldr	r1, [pc, #356]	; (800ab64 <__ieee754_pow+0x25c>)
 800aa00:	4632      	mov	r2, r6
 800aa02:	463b      	mov	r3, r7
 800aa04:	2000      	movs	r0, #0
 800aa06:	f7f5 ff21 	bl	800084c <__aeabi_ddiv>
 800aa0a:	e79c      	b.n	800a946 <__ieee754_pow+0x3e>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	9304      	str	r3, [sp, #16]
 800aa10:	2a00      	cmp	r2, #0
 800aa12:	d13d      	bne.n	800aa90 <__ieee754_pow+0x188>
 800aa14:	4b51      	ldr	r3, [pc, #324]	; (800ab5c <__ieee754_pow+0x254>)
 800aa16:	4598      	cmp	r8, r3
 800aa18:	d1ea      	bne.n	800a9f0 <__ieee754_pow+0xe8>
 800aa1a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800aa1e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800aa22:	ea53 030a 	orrs.w	r3, r3, sl
 800aa26:	f000 845a 	beq.w	800b2de <__ieee754_pow+0x9d6>
 800aa2a:	4b4f      	ldr	r3, [pc, #316]	; (800ab68 <__ieee754_pow+0x260>)
 800aa2c:	429c      	cmp	r4, r3
 800aa2e:	dd08      	ble.n	800aa42 <__ieee754_pow+0x13a>
 800aa30:	f1b9 0f00 	cmp.w	r9, #0
 800aa34:	f2c0 8457 	blt.w	800b2e6 <__ieee754_pow+0x9de>
 800aa38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa3c:	e783      	b.n	800a946 <__ieee754_pow+0x3e>
 800aa3e:	2302      	movs	r3, #2
 800aa40:	e7e5      	b.n	800aa0e <__ieee754_pow+0x106>
 800aa42:	f1b9 0f00 	cmp.w	r9, #0
 800aa46:	f04f 0000 	mov.w	r0, #0
 800aa4a:	f04f 0100 	mov.w	r1, #0
 800aa4e:	f6bf af7a 	bge.w	800a946 <__ieee754_pow+0x3e>
 800aa52:	e9dd 0300 	ldrd	r0, r3, [sp]
 800aa56:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800aa5a:	e774      	b.n	800a946 <__ieee754_pow+0x3e>
 800aa5c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800aa60:	d106      	bne.n	800aa70 <__ieee754_pow+0x168>
 800aa62:	4632      	mov	r2, r6
 800aa64:	463b      	mov	r3, r7
 800aa66:	4630      	mov	r0, r6
 800aa68:	4639      	mov	r1, r7
 800aa6a:	f7f5 fdc5 	bl	80005f8 <__aeabi_dmul>
 800aa6e:	e76a      	b.n	800a946 <__ieee754_pow+0x3e>
 800aa70:	4b3e      	ldr	r3, [pc, #248]	; (800ab6c <__ieee754_pow+0x264>)
 800aa72:	4599      	cmp	r9, r3
 800aa74:	d10c      	bne.n	800aa90 <__ieee754_pow+0x188>
 800aa76:	2d00      	cmp	r5, #0
 800aa78:	db0a      	blt.n	800aa90 <__ieee754_pow+0x188>
 800aa7a:	ec47 6b10 	vmov	d0, r6, r7
 800aa7e:	b009      	add	sp, #36	; 0x24
 800aa80:	ecbd 8b06 	vpop	{d8-d10}
 800aa84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa88:	f000 be7a 	b.w	800b780 <__ieee754_sqrt>
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	9304      	str	r3, [sp, #16]
 800aa90:	ec47 6b10 	vmov	d0, r6, r7
 800aa94:	f001 fc2e 	bl	800c2f4 <fabs>
 800aa98:	ec51 0b10 	vmov	r0, r1, d0
 800aa9c:	f1ba 0f00 	cmp.w	sl, #0
 800aaa0:	d129      	bne.n	800aaf6 <__ieee754_pow+0x1ee>
 800aaa2:	b124      	cbz	r4, 800aaae <__ieee754_pow+0x1a6>
 800aaa4:	4b2f      	ldr	r3, [pc, #188]	; (800ab64 <__ieee754_pow+0x25c>)
 800aaa6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d123      	bne.n	800aaf6 <__ieee754_pow+0x1ee>
 800aaae:	f1b9 0f00 	cmp.w	r9, #0
 800aab2:	da05      	bge.n	800aac0 <__ieee754_pow+0x1b8>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	2000      	movs	r0, #0
 800aaba:	492a      	ldr	r1, [pc, #168]	; (800ab64 <__ieee754_pow+0x25c>)
 800aabc:	f7f5 fec6 	bl	800084c <__aeabi_ddiv>
 800aac0:	2d00      	cmp	r5, #0
 800aac2:	f6bf af40 	bge.w	800a946 <__ieee754_pow+0x3e>
 800aac6:	9b04      	ldr	r3, [sp, #16]
 800aac8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800aacc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800aad0:	4323      	orrs	r3, r4
 800aad2:	d108      	bne.n	800aae6 <__ieee754_pow+0x1de>
 800aad4:	4602      	mov	r2, r0
 800aad6:	460b      	mov	r3, r1
 800aad8:	4610      	mov	r0, r2
 800aada:	4619      	mov	r1, r3
 800aadc:	f7f5 fbd4 	bl	8000288 <__aeabi_dsub>
 800aae0:	4602      	mov	r2, r0
 800aae2:	460b      	mov	r3, r1
 800aae4:	e78f      	b.n	800aa06 <__ieee754_pow+0xfe>
 800aae6:	9b04      	ldr	r3, [sp, #16]
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	f47f af2c 	bne.w	800a946 <__ieee754_pow+0x3e>
 800aaee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	e727      	b.n	800a946 <__ieee754_pow+0x3e>
 800aaf6:	0feb      	lsrs	r3, r5, #31
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	9306      	str	r3, [sp, #24]
 800aafc:	9a06      	ldr	r2, [sp, #24]
 800aafe:	9b04      	ldr	r3, [sp, #16]
 800ab00:	4313      	orrs	r3, r2
 800ab02:	d102      	bne.n	800ab0a <__ieee754_pow+0x202>
 800ab04:	4632      	mov	r2, r6
 800ab06:	463b      	mov	r3, r7
 800ab08:	e7e6      	b.n	800aad8 <__ieee754_pow+0x1d0>
 800ab0a:	4b19      	ldr	r3, [pc, #100]	; (800ab70 <__ieee754_pow+0x268>)
 800ab0c:	4598      	cmp	r8, r3
 800ab0e:	f340 80fb 	ble.w	800ad08 <__ieee754_pow+0x400>
 800ab12:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ab16:	4598      	cmp	r8, r3
 800ab18:	4b13      	ldr	r3, [pc, #76]	; (800ab68 <__ieee754_pow+0x260>)
 800ab1a:	dd0c      	ble.n	800ab36 <__ieee754_pow+0x22e>
 800ab1c:	429c      	cmp	r4, r3
 800ab1e:	dc0f      	bgt.n	800ab40 <__ieee754_pow+0x238>
 800ab20:	f1b9 0f00 	cmp.w	r9, #0
 800ab24:	da0f      	bge.n	800ab46 <__ieee754_pow+0x23e>
 800ab26:	2000      	movs	r0, #0
 800ab28:	b009      	add	sp, #36	; 0x24
 800ab2a:	ecbd 8b06 	vpop	{d8-d10}
 800ab2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab32:	f001 bbd6 	b.w	800c2e2 <__math_oflow>
 800ab36:	429c      	cmp	r4, r3
 800ab38:	dbf2      	blt.n	800ab20 <__ieee754_pow+0x218>
 800ab3a:	4b0a      	ldr	r3, [pc, #40]	; (800ab64 <__ieee754_pow+0x25c>)
 800ab3c:	429c      	cmp	r4, r3
 800ab3e:	dd19      	ble.n	800ab74 <__ieee754_pow+0x26c>
 800ab40:	f1b9 0f00 	cmp.w	r9, #0
 800ab44:	dcef      	bgt.n	800ab26 <__ieee754_pow+0x21e>
 800ab46:	2000      	movs	r0, #0
 800ab48:	b009      	add	sp, #36	; 0x24
 800ab4a:	ecbd 8b06 	vpop	{d8-d10}
 800ab4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab52:	f001 bbbd 	b.w	800c2d0 <__math_uflow>
 800ab56:	bf00      	nop
 800ab58:	fff00000 	.word	0xfff00000
 800ab5c:	7ff00000 	.word	0x7ff00000
 800ab60:	433fffff 	.word	0x433fffff
 800ab64:	3ff00000 	.word	0x3ff00000
 800ab68:	3fefffff 	.word	0x3fefffff
 800ab6c:	3fe00000 	.word	0x3fe00000
 800ab70:	41e00000 	.word	0x41e00000
 800ab74:	4b60      	ldr	r3, [pc, #384]	; (800acf8 <__ieee754_pow+0x3f0>)
 800ab76:	2200      	movs	r2, #0
 800ab78:	f7f5 fb86 	bl	8000288 <__aeabi_dsub>
 800ab7c:	a354      	add	r3, pc, #336	; (adr r3, 800acd0 <__ieee754_pow+0x3c8>)
 800ab7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab82:	4604      	mov	r4, r0
 800ab84:	460d      	mov	r5, r1
 800ab86:	f7f5 fd37 	bl	80005f8 <__aeabi_dmul>
 800ab8a:	a353      	add	r3, pc, #332	; (adr r3, 800acd8 <__ieee754_pow+0x3d0>)
 800ab8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab90:	4606      	mov	r6, r0
 800ab92:	460f      	mov	r7, r1
 800ab94:	4620      	mov	r0, r4
 800ab96:	4629      	mov	r1, r5
 800ab98:	f7f5 fd2e 	bl	80005f8 <__aeabi_dmul>
 800ab9c:	4b57      	ldr	r3, [pc, #348]	; (800acfc <__ieee754_pow+0x3f4>)
 800ab9e:	4682      	mov	sl, r0
 800aba0:	468b      	mov	fp, r1
 800aba2:	2200      	movs	r2, #0
 800aba4:	4620      	mov	r0, r4
 800aba6:	4629      	mov	r1, r5
 800aba8:	f7f5 fd26 	bl	80005f8 <__aeabi_dmul>
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	a14b      	add	r1, pc, #300	; (adr r1, 800ace0 <__ieee754_pow+0x3d8>)
 800abb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb6:	f7f5 fb67 	bl	8000288 <__aeabi_dsub>
 800abba:	4622      	mov	r2, r4
 800abbc:	462b      	mov	r3, r5
 800abbe:	f7f5 fd1b 	bl	80005f8 <__aeabi_dmul>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	2000      	movs	r0, #0
 800abc8:	494d      	ldr	r1, [pc, #308]	; (800ad00 <__ieee754_pow+0x3f8>)
 800abca:	f7f5 fb5d 	bl	8000288 <__aeabi_dsub>
 800abce:	4622      	mov	r2, r4
 800abd0:	4680      	mov	r8, r0
 800abd2:	4689      	mov	r9, r1
 800abd4:	462b      	mov	r3, r5
 800abd6:	4620      	mov	r0, r4
 800abd8:	4629      	mov	r1, r5
 800abda:	f7f5 fd0d 	bl	80005f8 <__aeabi_dmul>
 800abde:	4602      	mov	r2, r0
 800abe0:	460b      	mov	r3, r1
 800abe2:	4640      	mov	r0, r8
 800abe4:	4649      	mov	r1, r9
 800abe6:	f7f5 fd07 	bl	80005f8 <__aeabi_dmul>
 800abea:	a33f      	add	r3, pc, #252	; (adr r3, 800ace8 <__ieee754_pow+0x3e0>)
 800abec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf0:	f7f5 fd02 	bl	80005f8 <__aeabi_dmul>
 800abf4:	4602      	mov	r2, r0
 800abf6:	460b      	mov	r3, r1
 800abf8:	4650      	mov	r0, sl
 800abfa:	4659      	mov	r1, fp
 800abfc:	f7f5 fb44 	bl	8000288 <__aeabi_dsub>
 800ac00:	4602      	mov	r2, r0
 800ac02:	460b      	mov	r3, r1
 800ac04:	4680      	mov	r8, r0
 800ac06:	4689      	mov	r9, r1
 800ac08:	4630      	mov	r0, r6
 800ac0a:	4639      	mov	r1, r7
 800ac0c:	f7f5 fb3e 	bl	800028c <__adddf3>
 800ac10:	2000      	movs	r0, #0
 800ac12:	4632      	mov	r2, r6
 800ac14:	463b      	mov	r3, r7
 800ac16:	4604      	mov	r4, r0
 800ac18:	460d      	mov	r5, r1
 800ac1a:	f7f5 fb35 	bl	8000288 <__aeabi_dsub>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	4640      	mov	r0, r8
 800ac24:	4649      	mov	r1, r9
 800ac26:	f7f5 fb2f 	bl	8000288 <__aeabi_dsub>
 800ac2a:	9b04      	ldr	r3, [sp, #16]
 800ac2c:	9a06      	ldr	r2, [sp, #24]
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	4313      	orrs	r3, r2
 800ac32:	4682      	mov	sl, r0
 800ac34:	468b      	mov	fp, r1
 800ac36:	f040 81e7 	bne.w	800b008 <__ieee754_pow+0x700>
 800ac3a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800acf0 <__ieee754_pow+0x3e8>
 800ac3e:	eeb0 8a47 	vmov.f32	s16, s14
 800ac42:	eef0 8a67 	vmov.f32	s17, s15
 800ac46:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ac4a:	2600      	movs	r6, #0
 800ac4c:	4632      	mov	r2, r6
 800ac4e:	463b      	mov	r3, r7
 800ac50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac54:	f7f5 fb18 	bl	8000288 <__aeabi_dsub>
 800ac58:	4622      	mov	r2, r4
 800ac5a:	462b      	mov	r3, r5
 800ac5c:	f7f5 fccc 	bl	80005f8 <__aeabi_dmul>
 800ac60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac64:	4680      	mov	r8, r0
 800ac66:	4689      	mov	r9, r1
 800ac68:	4650      	mov	r0, sl
 800ac6a:	4659      	mov	r1, fp
 800ac6c:	f7f5 fcc4 	bl	80005f8 <__aeabi_dmul>
 800ac70:	4602      	mov	r2, r0
 800ac72:	460b      	mov	r3, r1
 800ac74:	4640      	mov	r0, r8
 800ac76:	4649      	mov	r1, r9
 800ac78:	f7f5 fb08 	bl	800028c <__adddf3>
 800ac7c:	4632      	mov	r2, r6
 800ac7e:	463b      	mov	r3, r7
 800ac80:	4680      	mov	r8, r0
 800ac82:	4689      	mov	r9, r1
 800ac84:	4620      	mov	r0, r4
 800ac86:	4629      	mov	r1, r5
 800ac88:	f7f5 fcb6 	bl	80005f8 <__aeabi_dmul>
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	4604      	mov	r4, r0
 800ac90:	460d      	mov	r5, r1
 800ac92:	4602      	mov	r2, r0
 800ac94:	4649      	mov	r1, r9
 800ac96:	4640      	mov	r0, r8
 800ac98:	f7f5 faf8 	bl	800028c <__adddf3>
 800ac9c:	4b19      	ldr	r3, [pc, #100]	; (800ad04 <__ieee754_pow+0x3fc>)
 800ac9e:	4299      	cmp	r1, r3
 800aca0:	ec45 4b19 	vmov	d9, r4, r5
 800aca4:	4606      	mov	r6, r0
 800aca6:	460f      	mov	r7, r1
 800aca8:	468b      	mov	fp, r1
 800acaa:	f340 82f1 	ble.w	800b290 <__ieee754_pow+0x988>
 800acae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800acb2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800acb6:	4303      	orrs	r3, r0
 800acb8:	f000 81e4 	beq.w	800b084 <__ieee754_pow+0x77c>
 800acbc:	ec51 0b18 	vmov	r0, r1, d8
 800acc0:	2200      	movs	r2, #0
 800acc2:	2300      	movs	r3, #0
 800acc4:	f7f5 ff0a 	bl	8000adc <__aeabi_dcmplt>
 800acc8:	3800      	subs	r0, #0
 800acca:	bf18      	it	ne
 800accc:	2001      	movne	r0, #1
 800acce:	e72b      	b.n	800ab28 <__ieee754_pow+0x220>
 800acd0:	60000000 	.word	0x60000000
 800acd4:	3ff71547 	.word	0x3ff71547
 800acd8:	f85ddf44 	.word	0xf85ddf44
 800acdc:	3e54ae0b 	.word	0x3e54ae0b
 800ace0:	55555555 	.word	0x55555555
 800ace4:	3fd55555 	.word	0x3fd55555
 800ace8:	652b82fe 	.word	0x652b82fe
 800acec:	3ff71547 	.word	0x3ff71547
 800acf0:	00000000 	.word	0x00000000
 800acf4:	bff00000 	.word	0xbff00000
 800acf8:	3ff00000 	.word	0x3ff00000
 800acfc:	3fd00000 	.word	0x3fd00000
 800ad00:	3fe00000 	.word	0x3fe00000
 800ad04:	408fffff 	.word	0x408fffff
 800ad08:	4bd5      	ldr	r3, [pc, #852]	; (800b060 <__ieee754_pow+0x758>)
 800ad0a:	402b      	ands	r3, r5
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	b92b      	cbnz	r3, 800ad1c <__ieee754_pow+0x414>
 800ad10:	4bd4      	ldr	r3, [pc, #848]	; (800b064 <__ieee754_pow+0x75c>)
 800ad12:	f7f5 fc71 	bl	80005f8 <__aeabi_dmul>
 800ad16:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ad1a:	460c      	mov	r4, r1
 800ad1c:	1523      	asrs	r3, r4, #20
 800ad1e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ad22:	4413      	add	r3, r2
 800ad24:	9305      	str	r3, [sp, #20]
 800ad26:	4bd0      	ldr	r3, [pc, #832]	; (800b068 <__ieee754_pow+0x760>)
 800ad28:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ad2c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ad30:	429c      	cmp	r4, r3
 800ad32:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ad36:	dd08      	ble.n	800ad4a <__ieee754_pow+0x442>
 800ad38:	4bcc      	ldr	r3, [pc, #816]	; (800b06c <__ieee754_pow+0x764>)
 800ad3a:	429c      	cmp	r4, r3
 800ad3c:	f340 8162 	ble.w	800b004 <__ieee754_pow+0x6fc>
 800ad40:	9b05      	ldr	r3, [sp, #20]
 800ad42:	3301      	adds	r3, #1
 800ad44:	9305      	str	r3, [sp, #20]
 800ad46:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ad4a:	2400      	movs	r4, #0
 800ad4c:	00e3      	lsls	r3, r4, #3
 800ad4e:	9307      	str	r3, [sp, #28]
 800ad50:	4bc7      	ldr	r3, [pc, #796]	; (800b070 <__ieee754_pow+0x768>)
 800ad52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad56:	ed93 7b00 	vldr	d7, [r3]
 800ad5a:	4629      	mov	r1, r5
 800ad5c:	ec53 2b17 	vmov	r2, r3, d7
 800ad60:	eeb0 9a47 	vmov.f32	s18, s14
 800ad64:	eef0 9a67 	vmov.f32	s19, s15
 800ad68:	4682      	mov	sl, r0
 800ad6a:	f7f5 fa8d 	bl	8000288 <__aeabi_dsub>
 800ad6e:	4652      	mov	r2, sl
 800ad70:	4606      	mov	r6, r0
 800ad72:	460f      	mov	r7, r1
 800ad74:	462b      	mov	r3, r5
 800ad76:	ec51 0b19 	vmov	r0, r1, d9
 800ad7a:	f7f5 fa87 	bl	800028c <__adddf3>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	460b      	mov	r3, r1
 800ad82:	2000      	movs	r0, #0
 800ad84:	49bb      	ldr	r1, [pc, #748]	; (800b074 <__ieee754_pow+0x76c>)
 800ad86:	f7f5 fd61 	bl	800084c <__aeabi_ddiv>
 800ad8a:	ec41 0b1a 	vmov	d10, r0, r1
 800ad8e:	4602      	mov	r2, r0
 800ad90:	460b      	mov	r3, r1
 800ad92:	4630      	mov	r0, r6
 800ad94:	4639      	mov	r1, r7
 800ad96:	f7f5 fc2f 	bl	80005f8 <__aeabi_dmul>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ada0:	9302      	str	r3, [sp, #8]
 800ada2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ada6:	46ab      	mov	fp, r5
 800ada8:	106d      	asrs	r5, r5, #1
 800adaa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800adae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800adb2:	ec41 0b18 	vmov	d8, r0, r1
 800adb6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800adba:	2200      	movs	r2, #0
 800adbc:	4640      	mov	r0, r8
 800adbe:	4649      	mov	r1, r9
 800adc0:	4614      	mov	r4, r2
 800adc2:	461d      	mov	r5, r3
 800adc4:	f7f5 fc18 	bl	80005f8 <__aeabi_dmul>
 800adc8:	4602      	mov	r2, r0
 800adca:	460b      	mov	r3, r1
 800adcc:	4630      	mov	r0, r6
 800adce:	4639      	mov	r1, r7
 800add0:	f7f5 fa5a 	bl	8000288 <__aeabi_dsub>
 800add4:	ec53 2b19 	vmov	r2, r3, d9
 800add8:	4606      	mov	r6, r0
 800adda:	460f      	mov	r7, r1
 800addc:	4620      	mov	r0, r4
 800adde:	4629      	mov	r1, r5
 800ade0:	f7f5 fa52 	bl	8000288 <__aeabi_dsub>
 800ade4:	4602      	mov	r2, r0
 800ade6:	460b      	mov	r3, r1
 800ade8:	4650      	mov	r0, sl
 800adea:	4659      	mov	r1, fp
 800adec:	f7f5 fa4c 	bl	8000288 <__aeabi_dsub>
 800adf0:	4642      	mov	r2, r8
 800adf2:	464b      	mov	r3, r9
 800adf4:	f7f5 fc00 	bl	80005f8 <__aeabi_dmul>
 800adf8:	4602      	mov	r2, r0
 800adfa:	460b      	mov	r3, r1
 800adfc:	4630      	mov	r0, r6
 800adfe:	4639      	mov	r1, r7
 800ae00:	f7f5 fa42 	bl	8000288 <__aeabi_dsub>
 800ae04:	ec53 2b1a 	vmov	r2, r3, d10
 800ae08:	f7f5 fbf6 	bl	80005f8 <__aeabi_dmul>
 800ae0c:	ec53 2b18 	vmov	r2, r3, d8
 800ae10:	ec41 0b19 	vmov	d9, r0, r1
 800ae14:	ec51 0b18 	vmov	r0, r1, d8
 800ae18:	f7f5 fbee 	bl	80005f8 <__aeabi_dmul>
 800ae1c:	a37c      	add	r3, pc, #496	; (adr r3, 800b010 <__ieee754_pow+0x708>)
 800ae1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae22:	4604      	mov	r4, r0
 800ae24:	460d      	mov	r5, r1
 800ae26:	f7f5 fbe7 	bl	80005f8 <__aeabi_dmul>
 800ae2a:	a37b      	add	r3, pc, #492	; (adr r3, 800b018 <__ieee754_pow+0x710>)
 800ae2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae30:	f7f5 fa2c 	bl	800028c <__adddf3>
 800ae34:	4622      	mov	r2, r4
 800ae36:	462b      	mov	r3, r5
 800ae38:	f7f5 fbde 	bl	80005f8 <__aeabi_dmul>
 800ae3c:	a378      	add	r3, pc, #480	; (adr r3, 800b020 <__ieee754_pow+0x718>)
 800ae3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae42:	f7f5 fa23 	bl	800028c <__adddf3>
 800ae46:	4622      	mov	r2, r4
 800ae48:	462b      	mov	r3, r5
 800ae4a:	f7f5 fbd5 	bl	80005f8 <__aeabi_dmul>
 800ae4e:	a376      	add	r3, pc, #472	; (adr r3, 800b028 <__ieee754_pow+0x720>)
 800ae50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae54:	f7f5 fa1a 	bl	800028c <__adddf3>
 800ae58:	4622      	mov	r2, r4
 800ae5a:	462b      	mov	r3, r5
 800ae5c:	f7f5 fbcc 	bl	80005f8 <__aeabi_dmul>
 800ae60:	a373      	add	r3, pc, #460	; (adr r3, 800b030 <__ieee754_pow+0x728>)
 800ae62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae66:	f7f5 fa11 	bl	800028c <__adddf3>
 800ae6a:	4622      	mov	r2, r4
 800ae6c:	462b      	mov	r3, r5
 800ae6e:	f7f5 fbc3 	bl	80005f8 <__aeabi_dmul>
 800ae72:	a371      	add	r3, pc, #452	; (adr r3, 800b038 <__ieee754_pow+0x730>)
 800ae74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae78:	f7f5 fa08 	bl	800028c <__adddf3>
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	4606      	mov	r6, r0
 800ae80:	460f      	mov	r7, r1
 800ae82:	462b      	mov	r3, r5
 800ae84:	4620      	mov	r0, r4
 800ae86:	4629      	mov	r1, r5
 800ae88:	f7f5 fbb6 	bl	80005f8 <__aeabi_dmul>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4630      	mov	r0, r6
 800ae92:	4639      	mov	r1, r7
 800ae94:	f7f5 fbb0 	bl	80005f8 <__aeabi_dmul>
 800ae98:	4642      	mov	r2, r8
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	460d      	mov	r5, r1
 800ae9e:	464b      	mov	r3, r9
 800aea0:	ec51 0b18 	vmov	r0, r1, d8
 800aea4:	f7f5 f9f2 	bl	800028c <__adddf3>
 800aea8:	ec53 2b19 	vmov	r2, r3, d9
 800aeac:	f7f5 fba4 	bl	80005f8 <__aeabi_dmul>
 800aeb0:	4622      	mov	r2, r4
 800aeb2:	462b      	mov	r3, r5
 800aeb4:	f7f5 f9ea 	bl	800028c <__adddf3>
 800aeb8:	4642      	mov	r2, r8
 800aeba:	4682      	mov	sl, r0
 800aebc:	468b      	mov	fp, r1
 800aebe:	464b      	mov	r3, r9
 800aec0:	4640      	mov	r0, r8
 800aec2:	4649      	mov	r1, r9
 800aec4:	f7f5 fb98 	bl	80005f8 <__aeabi_dmul>
 800aec8:	4b6b      	ldr	r3, [pc, #428]	; (800b078 <__ieee754_pow+0x770>)
 800aeca:	2200      	movs	r2, #0
 800aecc:	4606      	mov	r6, r0
 800aece:	460f      	mov	r7, r1
 800aed0:	f7f5 f9dc 	bl	800028c <__adddf3>
 800aed4:	4652      	mov	r2, sl
 800aed6:	465b      	mov	r3, fp
 800aed8:	f7f5 f9d8 	bl	800028c <__adddf3>
 800aedc:	2000      	movs	r0, #0
 800aede:	4604      	mov	r4, r0
 800aee0:	460d      	mov	r5, r1
 800aee2:	4602      	mov	r2, r0
 800aee4:	460b      	mov	r3, r1
 800aee6:	4640      	mov	r0, r8
 800aee8:	4649      	mov	r1, r9
 800aeea:	f7f5 fb85 	bl	80005f8 <__aeabi_dmul>
 800aeee:	4b62      	ldr	r3, [pc, #392]	; (800b078 <__ieee754_pow+0x770>)
 800aef0:	4680      	mov	r8, r0
 800aef2:	4689      	mov	r9, r1
 800aef4:	2200      	movs	r2, #0
 800aef6:	4620      	mov	r0, r4
 800aef8:	4629      	mov	r1, r5
 800aefa:	f7f5 f9c5 	bl	8000288 <__aeabi_dsub>
 800aefe:	4632      	mov	r2, r6
 800af00:	463b      	mov	r3, r7
 800af02:	f7f5 f9c1 	bl	8000288 <__aeabi_dsub>
 800af06:	4602      	mov	r2, r0
 800af08:	460b      	mov	r3, r1
 800af0a:	4650      	mov	r0, sl
 800af0c:	4659      	mov	r1, fp
 800af0e:	f7f5 f9bb 	bl	8000288 <__aeabi_dsub>
 800af12:	ec53 2b18 	vmov	r2, r3, d8
 800af16:	f7f5 fb6f 	bl	80005f8 <__aeabi_dmul>
 800af1a:	4622      	mov	r2, r4
 800af1c:	4606      	mov	r6, r0
 800af1e:	460f      	mov	r7, r1
 800af20:	462b      	mov	r3, r5
 800af22:	ec51 0b19 	vmov	r0, r1, d9
 800af26:	f7f5 fb67 	bl	80005f8 <__aeabi_dmul>
 800af2a:	4602      	mov	r2, r0
 800af2c:	460b      	mov	r3, r1
 800af2e:	4630      	mov	r0, r6
 800af30:	4639      	mov	r1, r7
 800af32:	f7f5 f9ab 	bl	800028c <__adddf3>
 800af36:	4606      	mov	r6, r0
 800af38:	460f      	mov	r7, r1
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	4640      	mov	r0, r8
 800af40:	4649      	mov	r1, r9
 800af42:	f7f5 f9a3 	bl	800028c <__adddf3>
 800af46:	a33e      	add	r3, pc, #248	; (adr r3, 800b040 <__ieee754_pow+0x738>)
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	2000      	movs	r0, #0
 800af4e:	4604      	mov	r4, r0
 800af50:	460d      	mov	r5, r1
 800af52:	f7f5 fb51 	bl	80005f8 <__aeabi_dmul>
 800af56:	4642      	mov	r2, r8
 800af58:	ec41 0b18 	vmov	d8, r0, r1
 800af5c:	464b      	mov	r3, r9
 800af5e:	4620      	mov	r0, r4
 800af60:	4629      	mov	r1, r5
 800af62:	f7f5 f991 	bl	8000288 <__aeabi_dsub>
 800af66:	4602      	mov	r2, r0
 800af68:	460b      	mov	r3, r1
 800af6a:	4630      	mov	r0, r6
 800af6c:	4639      	mov	r1, r7
 800af6e:	f7f5 f98b 	bl	8000288 <__aeabi_dsub>
 800af72:	a335      	add	r3, pc, #212	; (adr r3, 800b048 <__ieee754_pow+0x740>)
 800af74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af78:	f7f5 fb3e 	bl	80005f8 <__aeabi_dmul>
 800af7c:	a334      	add	r3, pc, #208	; (adr r3, 800b050 <__ieee754_pow+0x748>)
 800af7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af82:	4606      	mov	r6, r0
 800af84:	460f      	mov	r7, r1
 800af86:	4620      	mov	r0, r4
 800af88:	4629      	mov	r1, r5
 800af8a:	f7f5 fb35 	bl	80005f8 <__aeabi_dmul>
 800af8e:	4602      	mov	r2, r0
 800af90:	460b      	mov	r3, r1
 800af92:	4630      	mov	r0, r6
 800af94:	4639      	mov	r1, r7
 800af96:	f7f5 f979 	bl	800028c <__adddf3>
 800af9a:	9a07      	ldr	r2, [sp, #28]
 800af9c:	4b37      	ldr	r3, [pc, #220]	; (800b07c <__ieee754_pow+0x774>)
 800af9e:	4413      	add	r3, r2
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	f7f5 f972 	bl	800028c <__adddf3>
 800afa8:	4682      	mov	sl, r0
 800afaa:	9805      	ldr	r0, [sp, #20]
 800afac:	468b      	mov	fp, r1
 800afae:	f7f5 fab9 	bl	8000524 <__aeabi_i2d>
 800afb2:	9a07      	ldr	r2, [sp, #28]
 800afb4:	4b32      	ldr	r3, [pc, #200]	; (800b080 <__ieee754_pow+0x778>)
 800afb6:	4413      	add	r3, r2
 800afb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800afbc:	4606      	mov	r6, r0
 800afbe:	460f      	mov	r7, r1
 800afc0:	4652      	mov	r2, sl
 800afc2:	465b      	mov	r3, fp
 800afc4:	ec51 0b18 	vmov	r0, r1, d8
 800afc8:	f7f5 f960 	bl	800028c <__adddf3>
 800afcc:	4642      	mov	r2, r8
 800afce:	464b      	mov	r3, r9
 800afd0:	f7f5 f95c 	bl	800028c <__adddf3>
 800afd4:	4632      	mov	r2, r6
 800afd6:	463b      	mov	r3, r7
 800afd8:	f7f5 f958 	bl	800028c <__adddf3>
 800afdc:	2000      	movs	r0, #0
 800afde:	4632      	mov	r2, r6
 800afe0:	463b      	mov	r3, r7
 800afe2:	4604      	mov	r4, r0
 800afe4:	460d      	mov	r5, r1
 800afe6:	f7f5 f94f 	bl	8000288 <__aeabi_dsub>
 800afea:	4642      	mov	r2, r8
 800afec:	464b      	mov	r3, r9
 800afee:	f7f5 f94b 	bl	8000288 <__aeabi_dsub>
 800aff2:	ec53 2b18 	vmov	r2, r3, d8
 800aff6:	f7f5 f947 	bl	8000288 <__aeabi_dsub>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4650      	mov	r0, sl
 800b000:	4659      	mov	r1, fp
 800b002:	e610      	b.n	800ac26 <__ieee754_pow+0x31e>
 800b004:	2401      	movs	r4, #1
 800b006:	e6a1      	b.n	800ad4c <__ieee754_pow+0x444>
 800b008:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b058 <__ieee754_pow+0x750>
 800b00c:	e617      	b.n	800ac3e <__ieee754_pow+0x336>
 800b00e:	bf00      	nop
 800b010:	4a454eef 	.word	0x4a454eef
 800b014:	3fca7e28 	.word	0x3fca7e28
 800b018:	93c9db65 	.word	0x93c9db65
 800b01c:	3fcd864a 	.word	0x3fcd864a
 800b020:	a91d4101 	.word	0xa91d4101
 800b024:	3fd17460 	.word	0x3fd17460
 800b028:	518f264d 	.word	0x518f264d
 800b02c:	3fd55555 	.word	0x3fd55555
 800b030:	db6fabff 	.word	0xdb6fabff
 800b034:	3fdb6db6 	.word	0x3fdb6db6
 800b038:	33333303 	.word	0x33333303
 800b03c:	3fe33333 	.word	0x3fe33333
 800b040:	e0000000 	.word	0xe0000000
 800b044:	3feec709 	.word	0x3feec709
 800b048:	dc3a03fd 	.word	0xdc3a03fd
 800b04c:	3feec709 	.word	0x3feec709
 800b050:	145b01f5 	.word	0x145b01f5
 800b054:	be3e2fe0 	.word	0xbe3e2fe0
 800b058:	00000000 	.word	0x00000000
 800b05c:	3ff00000 	.word	0x3ff00000
 800b060:	7ff00000 	.word	0x7ff00000
 800b064:	43400000 	.word	0x43400000
 800b068:	0003988e 	.word	0x0003988e
 800b06c:	000bb679 	.word	0x000bb679
 800b070:	0800cb98 	.word	0x0800cb98
 800b074:	3ff00000 	.word	0x3ff00000
 800b078:	40080000 	.word	0x40080000
 800b07c:	0800cbb8 	.word	0x0800cbb8
 800b080:	0800cba8 	.word	0x0800cba8
 800b084:	a3b5      	add	r3, pc, #724	; (adr r3, 800b35c <__ieee754_pow+0xa54>)
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	4640      	mov	r0, r8
 800b08c:	4649      	mov	r1, r9
 800b08e:	f7f5 f8fd 	bl	800028c <__adddf3>
 800b092:	4622      	mov	r2, r4
 800b094:	ec41 0b1a 	vmov	d10, r0, r1
 800b098:	462b      	mov	r3, r5
 800b09a:	4630      	mov	r0, r6
 800b09c:	4639      	mov	r1, r7
 800b09e:	f7f5 f8f3 	bl	8000288 <__aeabi_dsub>
 800b0a2:	4602      	mov	r2, r0
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	ec51 0b1a 	vmov	r0, r1, d10
 800b0aa:	f7f5 fd35 	bl	8000b18 <__aeabi_dcmpgt>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	f47f ae04 	bne.w	800acbc <__ieee754_pow+0x3b4>
 800b0b4:	4aa4      	ldr	r2, [pc, #656]	; (800b348 <__ieee754_pow+0xa40>)
 800b0b6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	f340 8108 	ble.w	800b2d0 <__ieee754_pow+0x9c8>
 800b0c0:	151b      	asrs	r3, r3, #20
 800b0c2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b0c6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b0ca:	fa4a f303 	asr.w	r3, sl, r3
 800b0ce:	445b      	add	r3, fp
 800b0d0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b0d4:	4e9d      	ldr	r6, [pc, #628]	; (800b34c <__ieee754_pow+0xa44>)
 800b0d6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b0da:	4116      	asrs	r6, r2
 800b0dc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	ea23 0106 	bic.w	r1, r3, r6
 800b0e6:	f1c2 0214 	rsb	r2, r2, #20
 800b0ea:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b0ee:	fa4a fa02 	asr.w	sl, sl, r2
 800b0f2:	f1bb 0f00 	cmp.w	fp, #0
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	bfb8      	it	lt
 800b100:	f1ca 0a00 	rsblt	sl, sl, #0
 800b104:	f7f5 f8c0 	bl	8000288 <__aeabi_dsub>
 800b108:	ec41 0b19 	vmov	d9, r0, r1
 800b10c:	4642      	mov	r2, r8
 800b10e:	464b      	mov	r3, r9
 800b110:	ec51 0b19 	vmov	r0, r1, d9
 800b114:	f7f5 f8ba 	bl	800028c <__adddf3>
 800b118:	a37b      	add	r3, pc, #492	; (adr r3, 800b308 <__ieee754_pow+0xa00>)
 800b11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11e:	2000      	movs	r0, #0
 800b120:	4604      	mov	r4, r0
 800b122:	460d      	mov	r5, r1
 800b124:	f7f5 fa68 	bl	80005f8 <__aeabi_dmul>
 800b128:	ec53 2b19 	vmov	r2, r3, d9
 800b12c:	4606      	mov	r6, r0
 800b12e:	460f      	mov	r7, r1
 800b130:	4620      	mov	r0, r4
 800b132:	4629      	mov	r1, r5
 800b134:	f7f5 f8a8 	bl	8000288 <__aeabi_dsub>
 800b138:	4602      	mov	r2, r0
 800b13a:	460b      	mov	r3, r1
 800b13c:	4640      	mov	r0, r8
 800b13e:	4649      	mov	r1, r9
 800b140:	f7f5 f8a2 	bl	8000288 <__aeabi_dsub>
 800b144:	a372      	add	r3, pc, #456	; (adr r3, 800b310 <__ieee754_pow+0xa08>)
 800b146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14a:	f7f5 fa55 	bl	80005f8 <__aeabi_dmul>
 800b14e:	a372      	add	r3, pc, #456	; (adr r3, 800b318 <__ieee754_pow+0xa10>)
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	4680      	mov	r8, r0
 800b156:	4689      	mov	r9, r1
 800b158:	4620      	mov	r0, r4
 800b15a:	4629      	mov	r1, r5
 800b15c:	f7f5 fa4c 	bl	80005f8 <__aeabi_dmul>
 800b160:	4602      	mov	r2, r0
 800b162:	460b      	mov	r3, r1
 800b164:	4640      	mov	r0, r8
 800b166:	4649      	mov	r1, r9
 800b168:	f7f5 f890 	bl	800028c <__adddf3>
 800b16c:	4604      	mov	r4, r0
 800b16e:	460d      	mov	r5, r1
 800b170:	4602      	mov	r2, r0
 800b172:	460b      	mov	r3, r1
 800b174:	4630      	mov	r0, r6
 800b176:	4639      	mov	r1, r7
 800b178:	f7f5 f888 	bl	800028c <__adddf3>
 800b17c:	4632      	mov	r2, r6
 800b17e:	463b      	mov	r3, r7
 800b180:	4680      	mov	r8, r0
 800b182:	4689      	mov	r9, r1
 800b184:	f7f5 f880 	bl	8000288 <__aeabi_dsub>
 800b188:	4602      	mov	r2, r0
 800b18a:	460b      	mov	r3, r1
 800b18c:	4620      	mov	r0, r4
 800b18e:	4629      	mov	r1, r5
 800b190:	f7f5 f87a 	bl	8000288 <__aeabi_dsub>
 800b194:	4642      	mov	r2, r8
 800b196:	4606      	mov	r6, r0
 800b198:	460f      	mov	r7, r1
 800b19a:	464b      	mov	r3, r9
 800b19c:	4640      	mov	r0, r8
 800b19e:	4649      	mov	r1, r9
 800b1a0:	f7f5 fa2a 	bl	80005f8 <__aeabi_dmul>
 800b1a4:	a35e      	add	r3, pc, #376	; (adr r3, 800b320 <__ieee754_pow+0xa18>)
 800b1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	460d      	mov	r5, r1
 800b1ae:	f7f5 fa23 	bl	80005f8 <__aeabi_dmul>
 800b1b2:	a35d      	add	r3, pc, #372	; (adr r3, 800b328 <__ieee754_pow+0xa20>)
 800b1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b8:	f7f5 f866 	bl	8000288 <__aeabi_dsub>
 800b1bc:	4622      	mov	r2, r4
 800b1be:	462b      	mov	r3, r5
 800b1c0:	f7f5 fa1a 	bl	80005f8 <__aeabi_dmul>
 800b1c4:	a35a      	add	r3, pc, #360	; (adr r3, 800b330 <__ieee754_pow+0xa28>)
 800b1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ca:	f7f5 f85f 	bl	800028c <__adddf3>
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	462b      	mov	r3, r5
 800b1d2:	f7f5 fa11 	bl	80005f8 <__aeabi_dmul>
 800b1d6:	a358      	add	r3, pc, #352	; (adr r3, 800b338 <__ieee754_pow+0xa30>)
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	f7f5 f854 	bl	8000288 <__aeabi_dsub>
 800b1e0:	4622      	mov	r2, r4
 800b1e2:	462b      	mov	r3, r5
 800b1e4:	f7f5 fa08 	bl	80005f8 <__aeabi_dmul>
 800b1e8:	a355      	add	r3, pc, #340	; (adr r3, 800b340 <__ieee754_pow+0xa38>)
 800b1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ee:	f7f5 f84d 	bl	800028c <__adddf3>
 800b1f2:	4622      	mov	r2, r4
 800b1f4:	462b      	mov	r3, r5
 800b1f6:	f7f5 f9ff 	bl	80005f8 <__aeabi_dmul>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	4640      	mov	r0, r8
 800b200:	4649      	mov	r1, r9
 800b202:	f7f5 f841 	bl	8000288 <__aeabi_dsub>
 800b206:	4604      	mov	r4, r0
 800b208:	460d      	mov	r5, r1
 800b20a:	4602      	mov	r2, r0
 800b20c:	460b      	mov	r3, r1
 800b20e:	4640      	mov	r0, r8
 800b210:	4649      	mov	r1, r9
 800b212:	f7f5 f9f1 	bl	80005f8 <__aeabi_dmul>
 800b216:	2200      	movs	r2, #0
 800b218:	ec41 0b19 	vmov	d9, r0, r1
 800b21c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b220:	4620      	mov	r0, r4
 800b222:	4629      	mov	r1, r5
 800b224:	f7f5 f830 	bl	8000288 <__aeabi_dsub>
 800b228:	4602      	mov	r2, r0
 800b22a:	460b      	mov	r3, r1
 800b22c:	ec51 0b19 	vmov	r0, r1, d9
 800b230:	f7f5 fb0c 	bl	800084c <__aeabi_ddiv>
 800b234:	4632      	mov	r2, r6
 800b236:	4604      	mov	r4, r0
 800b238:	460d      	mov	r5, r1
 800b23a:	463b      	mov	r3, r7
 800b23c:	4640      	mov	r0, r8
 800b23e:	4649      	mov	r1, r9
 800b240:	f7f5 f9da 	bl	80005f8 <__aeabi_dmul>
 800b244:	4632      	mov	r2, r6
 800b246:	463b      	mov	r3, r7
 800b248:	f7f5 f820 	bl	800028c <__adddf3>
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	4620      	mov	r0, r4
 800b252:	4629      	mov	r1, r5
 800b254:	f7f5 f818 	bl	8000288 <__aeabi_dsub>
 800b258:	4642      	mov	r2, r8
 800b25a:	464b      	mov	r3, r9
 800b25c:	f7f5 f814 	bl	8000288 <__aeabi_dsub>
 800b260:	460b      	mov	r3, r1
 800b262:	4602      	mov	r2, r0
 800b264:	493a      	ldr	r1, [pc, #232]	; (800b350 <__ieee754_pow+0xa48>)
 800b266:	2000      	movs	r0, #0
 800b268:	f7f5 f80e 	bl	8000288 <__aeabi_dsub>
 800b26c:	ec41 0b10 	vmov	d0, r0, r1
 800b270:	ee10 3a90 	vmov	r3, s1
 800b274:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b278:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b27c:	da2b      	bge.n	800b2d6 <__ieee754_pow+0x9ce>
 800b27e:	4650      	mov	r0, sl
 800b280:	f001 f8ce 	bl	800c420 <scalbn>
 800b284:	ec51 0b10 	vmov	r0, r1, d0
 800b288:	ec53 2b18 	vmov	r2, r3, d8
 800b28c:	f7ff bbed 	b.w	800aa6a <__ieee754_pow+0x162>
 800b290:	4b30      	ldr	r3, [pc, #192]	; (800b354 <__ieee754_pow+0xa4c>)
 800b292:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b296:	429e      	cmp	r6, r3
 800b298:	f77f af0c 	ble.w	800b0b4 <__ieee754_pow+0x7ac>
 800b29c:	4b2e      	ldr	r3, [pc, #184]	; (800b358 <__ieee754_pow+0xa50>)
 800b29e:	440b      	add	r3, r1
 800b2a0:	4303      	orrs	r3, r0
 800b2a2:	d009      	beq.n	800b2b8 <__ieee754_pow+0x9b0>
 800b2a4:	ec51 0b18 	vmov	r0, r1, d8
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	f7f5 fc16 	bl	8000adc <__aeabi_dcmplt>
 800b2b0:	3800      	subs	r0, #0
 800b2b2:	bf18      	it	ne
 800b2b4:	2001      	movne	r0, #1
 800b2b6:	e447      	b.n	800ab48 <__ieee754_pow+0x240>
 800b2b8:	4622      	mov	r2, r4
 800b2ba:	462b      	mov	r3, r5
 800b2bc:	f7f4 ffe4 	bl	8000288 <__aeabi_dsub>
 800b2c0:	4642      	mov	r2, r8
 800b2c2:	464b      	mov	r3, r9
 800b2c4:	f7f5 fc1e 	bl	8000b04 <__aeabi_dcmpge>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	f43f aef3 	beq.w	800b0b4 <__ieee754_pow+0x7ac>
 800b2ce:	e7e9      	b.n	800b2a4 <__ieee754_pow+0x99c>
 800b2d0:	f04f 0a00 	mov.w	sl, #0
 800b2d4:	e71a      	b.n	800b10c <__ieee754_pow+0x804>
 800b2d6:	ec51 0b10 	vmov	r0, r1, d0
 800b2da:	4619      	mov	r1, r3
 800b2dc:	e7d4      	b.n	800b288 <__ieee754_pow+0x980>
 800b2de:	491c      	ldr	r1, [pc, #112]	; (800b350 <__ieee754_pow+0xa48>)
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	f7ff bb30 	b.w	800a946 <__ieee754_pow+0x3e>
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	2100      	movs	r1, #0
 800b2ea:	f7ff bb2c 	b.w	800a946 <__ieee754_pow+0x3e>
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	4639      	mov	r1, r7
 800b2f2:	f7ff bb28 	b.w	800a946 <__ieee754_pow+0x3e>
 800b2f6:	9204      	str	r2, [sp, #16]
 800b2f8:	f7ff bb7a 	b.w	800a9f0 <__ieee754_pow+0xe8>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	f7ff bb64 	b.w	800a9ca <__ieee754_pow+0xc2>
 800b302:	bf00      	nop
 800b304:	f3af 8000 	nop.w
 800b308:	00000000 	.word	0x00000000
 800b30c:	3fe62e43 	.word	0x3fe62e43
 800b310:	fefa39ef 	.word	0xfefa39ef
 800b314:	3fe62e42 	.word	0x3fe62e42
 800b318:	0ca86c39 	.word	0x0ca86c39
 800b31c:	be205c61 	.word	0xbe205c61
 800b320:	72bea4d0 	.word	0x72bea4d0
 800b324:	3e663769 	.word	0x3e663769
 800b328:	c5d26bf1 	.word	0xc5d26bf1
 800b32c:	3ebbbd41 	.word	0x3ebbbd41
 800b330:	af25de2c 	.word	0xaf25de2c
 800b334:	3f11566a 	.word	0x3f11566a
 800b338:	16bebd93 	.word	0x16bebd93
 800b33c:	3f66c16c 	.word	0x3f66c16c
 800b340:	5555553e 	.word	0x5555553e
 800b344:	3fc55555 	.word	0x3fc55555
 800b348:	3fe00000 	.word	0x3fe00000
 800b34c:	000fffff 	.word	0x000fffff
 800b350:	3ff00000 	.word	0x3ff00000
 800b354:	4090cbff 	.word	0x4090cbff
 800b358:	3f6f3400 	.word	0x3f6f3400
 800b35c:	652b82fe 	.word	0x652b82fe
 800b360:	3c971547 	.word	0x3c971547
 800b364:	00000000 	.word	0x00000000

0800b368 <__ieee754_rem_pio2>:
 800b368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b36c:	ed2d 8b02 	vpush	{d8}
 800b370:	ec55 4b10 	vmov	r4, r5, d0
 800b374:	4bca      	ldr	r3, [pc, #808]	; (800b6a0 <__ieee754_rem_pio2+0x338>)
 800b376:	b08b      	sub	sp, #44	; 0x2c
 800b378:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b37c:	4598      	cmp	r8, r3
 800b37e:	4682      	mov	sl, r0
 800b380:	9502      	str	r5, [sp, #8]
 800b382:	dc08      	bgt.n	800b396 <__ieee754_rem_pio2+0x2e>
 800b384:	2200      	movs	r2, #0
 800b386:	2300      	movs	r3, #0
 800b388:	ed80 0b00 	vstr	d0, [r0]
 800b38c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b390:	f04f 0b00 	mov.w	fp, #0
 800b394:	e028      	b.n	800b3e8 <__ieee754_rem_pio2+0x80>
 800b396:	4bc3      	ldr	r3, [pc, #780]	; (800b6a4 <__ieee754_rem_pio2+0x33c>)
 800b398:	4598      	cmp	r8, r3
 800b39a:	dc78      	bgt.n	800b48e <__ieee754_rem_pio2+0x126>
 800b39c:	9b02      	ldr	r3, [sp, #8]
 800b39e:	4ec2      	ldr	r6, [pc, #776]	; (800b6a8 <__ieee754_rem_pio2+0x340>)
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	ee10 0a10 	vmov	r0, s0
 800b3a6:	a3b0      	add	r3, pc, #704	; (adr r3, 800b668 <__ieee754_rem_pio2+0x300>)
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	4629      	mov	r1, r5
 800b3ae:	dd39      	ble.n	800b424 <__ieee754_rem_pio2+0xbc>
 800b3b0:	f7f4 ff6a 	bl	8000288 <__aeabi_dsub>
 800b3b4:	45b0      	cmp	r8, r6
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	460d      	mov	r5, r1
 800b3ba:	d01b      	beq.n	800b3f4 <__ieee754_rem_pio2+0x8c>
 800b3bc:	a3ac      	add	r3, pc, #688	; (adr r3, 800b670 <__ieee754_rem_pio2+0x308>)
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f7f4 ff61 	bl	8000288 <__aeabi_dsub>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	e9ca 2300 	strd	r2, r3, [sl]
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f7f4 ff59 	bl	8000288 <__aeabi_dsub>
 800b3d6:	a3a6      	add	r3, pc, #664	; (adr r3, 800b670 <__ieee754_rem_pio2+0x308>)
 800b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3dc:	f7f4 ff54 	bl	8000288 <__aeabi_dsub>
 800b3e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b3e4:	f04f 0b01 	mov.w	fp, #1
 800b3e8:	4658      	mov	r0, fp
 800b3ea:	b00b      	add	sp, #44	; 0x2c
 800b3ec:	ecbd 8b02 	vpop	{d8}
 800b3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f4:	a3a0      	add	r3, pc, #640	; (adr r3, 800b678 <__ieee754_rem_pio2+0x310>)
 800b3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fa:	f7f4 ff45 	bl	8000288 <__aeabi_dsub>
 800b3fe:	a3a0      	add	r3, pc, #640	; (adr r3, 800b680 <__ieee754_rem_pio2+0x318>)
 800b400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b404:	4604      	mov	r4, r0
 800b406:	460d      	mov	r5, r1
 800b408:	f7f4 ff3e 	bl	8000288 <__aeabi_dsub>
 800b40c:	4602      	mov	r2, r0
 800b40e:	460b      	mov	r3, r1
 800b410:	e9ca 2300 	strd	r2, r3, [sl]
 800b414:	4620      	mov	r0, r4
 800b416:	4629      	mov	r1, r5
 800b418:	f7f4 ff36 	bl	8000288 <__aeabi_dsub>
 800b41c:	a398      	add	r3, pc, #608	; (adr r3, 800b680 <__ieee754_rem_pio2+0x318>)
 800b41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b422:	e7db      	b.n	800b3dc <__ieee754_rem_pio2+0x74>
 800b424:	f7f4 ff32 	bl	800028c <__adddf3>
 800b428:	45b0      	cmp	r8, r6
 800b42a:	4604      	mov	r4, r0
 800b42c:	460d      	mov	r5, r1
 800b42e:	d016      	beq.n	800b45e <__ieee754_rem_pio2+0xf6>
 800b430:	a38f      	add	r3, pc, #572	; (adr r3, 800b670 <__ieee754_rem_pio2+0x308>)
 800b432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b436:	f7f4 ff29 	bl	800028c <__adddf3>
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	e9ca 2300 	strd	r2, r3, [sl]
 800b442:	4620      	mov	r0, r4
 800b444:	4629      	mov	r1, r5
 800b446:	f7f4 ff1f 	bl	8000288 <__aeabi_dsub>
 800b44a:	a389      	add	r3, pc, #548	; (adr r3, 800b670 <__ieee754_rem_pio2+0x308>)
 800b44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b450:	f7f4 ff1c 	bl	800028c <__adddf3>
 800b454:	f04f 3bff 	mov.w	fp, #4294967295
 800b458:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b45c:	e7c4      	b.n	800b3e8 <__ieee754_rem_pio2+0x80>
 800b45e:	a386      	add	r3, pc, #536	; (adr r3, 800b678 <__ieee754_rem_pio2+0x310>)
 800b460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b464:	f7f4 ff12 	bl	800028c <__adddf3>
 800b468:	a385      	add	r3, pc, #532	; (adr r3, 800b680 <__ieee754_rem_pio2+0x318>)
 800b46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46e:	4604      	mov	r4, r0
 800b470:	460d      	mov	r5, r1
 800b472:	f7f4 ff0b 	bl	800028c <__adddf3>
 800b476:	4602      	mov	r2, r0
 800b478:	460b      	mov	r3, r1
 800b47a:	e9ca 2300 	strd	r2, r3, [sl]
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	f7f4 ff01 	bl	8000288 <__aeabi_dsub>
 800b486:	a37e      	add	r3, pc, #504	; (adr r3, 800b680 <__ieee754_rem_pio2+0x318>)
 800b488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48c:	e7e0      	b.n	800b450 <__ieee754_rem_pio2+0xe8>
 800b48e:	4b87      	ldr	r3, [pc, #540]	; (800b6ac <__ieee754_rem_pio2+0x344>)
 800b490:	4598      	cmp	r8, r3
 800b492:	f300 80d9 	bgt.w	800b648 <__ieee754_rem_pio2+0x2e0>
 800b496:	f000 ff2d 	bl	800c2f4 <fabs>
 800b49a:	ec55 4b10 	vmov	r4, r5, d0
 800b49e:	ee10 0a10 	vmov	r0, s0
 800b4a2:	a379      	add	r3, pc, #484	; (adr r3, 800b688 <__ieee754_rem_pio2+0x320>)
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	4629      	mov	r1, r5
 800b4aa:	f7f5 f8a5 	bl	80005f8 <__aeabi_dmul>
 800b4ae:	4b80      	ldr	r3, [pc, #512]	; (800b6b0 <__ieee754_rem_pio2+0x348>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f7f4 feeb 	bl	800028c <__adddf3>
 800b4b6:	f7f5 fb4f 	bl	8000b58 <__aeabi_d2iz>
 800b4ba:	4683      	mov	fp, r0
 800b4bc:	f7f5 f832 	bl	8000524 <__aeabi_i2d>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	ec43 2b18 	vmov	d8, r2, r3
 800b4c8:	a367      	add	r3, pc, #412	; (adr r3, 800b668 <__ieee754_rem_pio2+0x300>)
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	f7f5 f893 	bl	80005f8 <__aeabi_dmul>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	4629      	mov	r1, r5
 800b4da:	f7f4 fed5 	bl	8000288 <__aeabi_dsub>
 800b4de:	a364      	add	r3, pc, #400	; (adr r3, 800b670 <__ieee754_rem_pio2+0x308>)
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	460f      	mov	r7, r1
 800b4e8:	ec51 0b18 	vmov	r0, r1, d8
 800b4ec:	f7f5 f884 	bl	80005f8 <__aeabi_dmul>
 800b4f0:	f1bb 0f1f 	cmp.w	fp, #31
 800b4f4:	4604      	mov	r4, r0
 800b4f6:	460d      	mov	r5, r1
 800b4f8:	dc0d      	bgt.n	800b516 <__ieee754_rem_pio2+0x1ae>
 800b4fa:	4b6e      	ldr	r3, [pc, #440]	; (800b6b4 <__ieee754_rem_pio2+0x34c>)
 800b4fc:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b504:	4543      	cmp	r3, r8
 800b506:	d006      	beq.n	800b516 <__ieee754_rem_pio2+0x1ae>
 800b508:	4622      	mov	r2, r4
 800b50a:	462b      	mov	r3, r5
 800b50c:	4630      	mov	r0, r6
 800b50e:	4639      	mov	r1, r7
 800b510:	f7f4 feba 	bl	8000288 <__aeabi_dsub>
 800b514:	e00f      	b.n	800b536 <__ieee754_rem_pio2+0x1ce>
 800b516:	462b      	mov	r3, r5
 800b518:	4622      	mov	r2, r4
 800b51a:	4630      	mov	r0, r6
 800b51c:	4639      	mov	r1, r7
 800b51e:	f7f4 feb3 	bl	8000288 <__aeabi_dsub>
 800b522:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b526:	9303      	str	r3, [sp, #12]
 800b528:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b52c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800b530:	f1b8 0f10 	cmp.w	r8, #16
 800b534:	dc02      	bgt.n	800b53c <__ieee754_rem_pio2+0x1d4>
 800b536:	e9ca 0100 	strd	r0, r1, [sl]
 800b53a:	e039      	b.n	800b5b0 <__ieee754_rem_pio2+0x248>
 800b53c:	a34e      	add	r3, pc, #312	; (adr r3, 800b678 <__ieee754_rem_pio2+0x310>)
 800b53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b542:	ec51 0b18 	vmov	r0, r1, d8
 800b546:	f7f5 f857 	bl	80005f8 <__aeabi_dmul>
 800b54a:	4604      	mov	r4, r0
 800b54c:	460d      	mov	r5, r1
 800b54e:	4602      	mov	r2, r0
 800b550:	460b      	mov	r3, r1
 800b552:	4630      	mov	r0, r6
 800b554:	4639      	mov	r1, r7
 800b556:	f7f4 fe97 	bl	8000288 <__aeabi_dsub>
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	4680      	mov	r8, r0
 800b560:	4689      	mov	r9, r1
 800b562:	4630      	mov	r0, r6
 800b564:	4639      	mov	r1, r7
 800b566:	f7f4 fe8f 	bl	8000288 <__aeabi_dsub>
 800b56a:	4622      	mov	r2, r4
 800b56c:	462b      	mov	r3, r5
 800b56e:	f7f4 fe8b 	bl	8000288 <__aeabi_dsub>
 800b572:	a343      	add	r3, pc, #268	; (adr r3, 800b680 <__ieee754_rem_pio2+0x318>)
 800b574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b578:	4604      	mov	r4, r0
 800b57a:	460d      	mov	r5, r1
 800b57c:	ec51 0b18 	vmov	r0, r1, d8
 800b580:	f7f5 f83a 	bl	80005f8 <__aeabi_dmul>
 800b584:	4622      	mov	r2, r4
 800b586:	462b      	mov	r3, r5
 800b588:	f7f4 fe7e 	bl	8000288 <__aeabi_dsub>
 800b58c:	4602      	mov	r2, r0
 800b58e:	460b      	mov	r3, r1
 800b590:	4604      	mov	r4, r0
 800b592:	460d      	mov	r5, r1
 800b594:	4640      	mov	r0, r8
 800b596:	4649      	mov	r1, r9
 800b598:	f7f4 fe76 	bl	8000288 <__aeabi_dsub>
 800b59c:	9a03      	ldr	r2, [sp, #12]
 800b59e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b5a2:	1ad3      	subs	r3, r2, r3
 800b5a4:	2b31      	cmp	r3, #49	; 0x31
 800b5a6:	dc24      	bgt.n	800b5f2 <__ieee754_rem_pio2+0x28a>
 800b5a8:	e9ca 0100 	strd	r0, r1, [sl]
 800b5ac:	4646      	mov	r6, r8
 800b5ae:	464f      	mov	r7, r9
 800b5b0:	e9da 8900 	ldrd	r8, r9, [sl]
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	4642      	mov	r2, r8
 800b5b8:	464b      	mov	r3, r9
 800b5ba:	4639      	mov	r1, r7
 800b5bc:	f7f4 fe64 	bl	8000288 <__aeabi_dsub>
 800b5c0:	462b      	mov	r3, r5
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	f7f4 fe60 	bl	8000288 <__aeabi_dsub>
 800b5c8:	9b02      	ldr	r3, [sp, #8]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b5d0:	f6bf af0a 	bge.w	800b3e8 <__ieee754_rem_pio2+0x80>
 800b5d4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b5d8:	f8ca 3004 	str.w	r3, [sl, #4]
 800b5dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5e0:	f8ca 8000 	str.w	r8, [sl]
 800b5e4:	f8ca 0008 	str.w	r0, [sl, #8]
 800b5e8:	f8ca 300c 	str.w	r3, [sl, #12]
 800b5ec:	f1cb 0b00 	rsb	fp, fp, #0
 800b5f0:	e6fa      	b.n	800b3e8 <__ieee754_rem_pio2+0x80>
 800b5f2:	a327      	add	r3, pc, #156	; (adr r3, 800b690 <__ieee754_rem_pio2+0x328>)
 800b5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f8:	ec51 0b18 	vmov	r0, r1, d8
 800b5fc:	f7f4 fffc 	bl	80005f8 <__aeabi_dmul>
 800b600:	4604      	mov	r4, r0
 800b602:	460d      	mov	r5, r1
 800b604:	4602      	mov	r2, r0
 800b606:	460b      	mov	r3, r1
 800b608:	4640      	mov	r0, r8
 800b60a:	4649      	mov	r1, r9
 800b60c:	f7f4 fe3c 	bl	8000288 <__aeabi_dsub>
 800b610:	4602      	mov	r2, r0
 800b612:	460b      	mov	r3, r1
 800b614:	4606      	mov	r6, r0
 800b616:	460f      	mov	r7, r1
 800b618:	4640      	mov	r0, r8
 800b61a:	4649      	mov	r1, r9
 800b61c:	f7f4 fe34 	bl	8000288 <__aeabi_dsub>
 800b620:	4622      	mov	r2, r4
 800b622:	462b      	mov	r3, r5
 800b624:	f7f4 fe30 	bl	8000288 <__aeabi_dsub>
 800b628:	a31b      	add	r3, pc, #108	; (adr r3, 800b698 <__ieee754_rem_pio2+0x330>)
 800b62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62e:	4604      	mov	r4, r0
 800b630:	460d      	mov	r5, r1
 800b632:	ec51 0b18 	vmov	r0, r1, d8
 800b636:	f7f4 ffdf 	bl	80005f8 <__aeabi_dmul>
 800b63a:	4622      	mov	r2, r4
 800b63c:	462b      	mov	r3, r5
 800b63e:	f7f4 fe23 	bl	8000288 <__aeabi_dsub>
 800b642:	4604      	mov	r4, r0
 800b644:	460d      	mov	r5, r1
 800b646:	e75f      	b.n	800b508 <__ieee754_rem_pio2+0x1a0>
 800b648:	4b1b      	ldr	r3, [pc, #108]	; (800b6b8 <__ieee754_rem_pio2+0x350>)
 800b64a:	4598      	cmp	r8, r3
 800b64c:	dd36      	ble.n	800b6bc <__ieee754_rem_pio2+0x354>
 800b64e:	ee10 2a10 	vmov	r2, s0
 800b652:	462b      	mov	r3, r5
 800b654:	4620      	mov	r0, r4
 800b656:	4629      	mov	r1, r5
 800b658:	f7f4 fe16 	bl	8000288 <__aeabi_dsub>
 800b65c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b660:	e9ca 0100 	strd	r0, r1, [sl]
 800b664:	e694      	b.n	800b390 <__ieee754_rem_pio2+0x28>
 800b666:	bf00      	nop
 800b668:	54400000 	.word	0x54400000
 800b66c:	3ff921fb 	.word	0x3ff921fb
 800b670:	1a626331 	.word	0x1a626331
 800b674:	3dd0b461 	.word	0x3dd0b461
 800b678:	1a600000 	.word	0x1a600000
 800b67c:	3dd0b461 	.word	0x3dd0b461
 800b680:	2e037073 	.word	0x2e037073
 800b684:	3ba3198a 	.word	0x3ba3198a
 800b688:	6dc9c883 	.word	0x6dc9c883
 800b68c:	3fe45f30 	.word	0x3fe45f30
 800b690:	2e000000 	.word	0x2e000000
 800b694:	3ba3198a 	.word	0x3ba3198a
 800b698:	252049c1 	.word	0x252049c1
 800b69c:	397b839a 	.word	0x397b839a
 800b6a0:	3fe921fb 	.word	0x3fe921fb
 800b6a4:	4002d97b 	.word	0x4002d97b
 800b6a8:	3ff921fb 	.word	0x3ff921fb
 800b6ac:	413921fb 	.word	0x413921fb
 800b6b0:	3fe00000 	.word	0x3fe00000
 800b6b4:	0800cbc8 	.word	0x0800cbc8
 800b6b8:	7fefffff 	.word	0x7fefffff
 800b6bc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800b6c0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800b6c4:	ee10 0a10 	vmov	r0, s0
 800b6c8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800b6cc:	ee10 6a10 	vmov	r6, s0
 800b6d0:	460f      	mov	r7, r1
 800b6d2:	f7f5 fa41 	bl	8000b58 <__aeabi_d2iz>
 800b6d6:	f7f4 ff25 	bl	8000524 <__aeabi_i2d>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	460b      	mov	r3, r1
 800b6de:	4630      	mov	r0, r6
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6e6:	f7f4 fdcf 	bl	8000288 <__aeabi_dsub>
 800b6ea:	4b23      	ldr	r3, [pc, #140]	; (800b778 <__ieee754_rem_pio2+0x410>)
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f7f4 ff83 	bl	80005f8 <__aeabi_dmul>
 800b6f2:	460f      	mov	r7, r1
 800b6f4:	4606      	mov	r6, r0
 800b6f6:	f7f5 fa2f 	bl	8000b58 <__aeabi_d2iz>
 800b6fa:	f7f4 ff13 	bl	8000524 <__aeabi_i2d>
 800b6fe:	4602      	mov	r2, r0
 800b700:	460b      	mov	r3, r1
 800b702:	4630      	mov	r0, r6
 800b704:	4639      	mov	r1, r7
 800b706:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b70a:	f7f4 fdbd 	bl	8000288 <__aeabi_dsub>
 800b70e:	4b1a      	ldr	r3, [pc, #104]	; (800b778 <__ieee754_rem_pio2+0x410>)
 800b710:	2200      	movs	r2, #0
 800b712:	f7f4 ff71 	bl	80005f8 <__aeabi_dmul>
 800b716:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b71a:	ad04      	add	r5, sp, #16
 800b71c:	f04f 0803 	mov.w	r8, #3
 800b720:	46a9      	mov	r9, r5
 800b722:	2600      	movs	r6, #0
 800b724:	2700      	movs	r7, #0
 800b726:	4632      	mov	r2, r6
 800b728:	463b      	mov	r3, r7
 800b72a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800b72e:	46c3      	mov	fp, r8
 800b730:	3d08      	subs	r5, #8
 800b732:	f108 38ff 	add.w	r8, r8, #4294967295
 800b736:	f7f5 f9c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	d1f3      	bne.n	800b726 <__ieee754_rem_pio2+0x3be>
 800b73e:	4b0f      	ldr	r3, [pc, #60]	; (800b77c <__ieee754_rem_pio2+0x414>)
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	2302      	movs	r3, #2
 800b744:	9300      	str	r3, [sp, #0]
 800b746:	4622      	mov	r2, r4
 800b748:	465b      	mov	r3, fp
 800b74a:	4651      	mov	r1, sl
 800b74c:	4648      	mov	r0, r9
 800b74e:	f000 f993 	bl	800ba78 <__kernel_rem_pio2>
 800b752:	9b02      	ldr	r3, [sp, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	4683      	mov	fp, r0
 800b758:	f6bf ae46 	bge.w	800b3e8 <__ieee754_rem_pio2+0x80>
 800b75c:	e9da 2100 	ldrd	r2, r1, [sl]
 800b760:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b764:	e9ca 2300 	strd	r2, r3, [sl]
 800b768:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800b76c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b770:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800b774:	e73a      	b.n	800b5ec <__ieee754_rem_pio2+0x284>
 800b776:	bf00      	nop
 800b778:	41700000 	.word	0x41700000
 800b77c:	0800cc48 	.word	0x0800cc48

0800b780 <__ieee754_sqrt>:
 800b780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b784:	ec55 4b10 	vmov	r4, r5, d0
 800b788:	4e55      	ldr	r6, [pc, #340]	; (800b8e0 <__ieee754_sqrt+0x160>)
 800b78a:	43ae      	bics	r6, r5
 800b78c:	ee10 0a10 	vmov	r0, s0
 800b790:	ee10 3a10 	vmov	r3, s0
 800b794:	462a      	mov	r2, r5
 800b796:	4629      	mov	r1, r5
 800b798:	d110      	bne.n	800b7bc <__ieee754_sqrt+0x3c>
 800b79a:	ee10 2a10 	vmov	r2, s0
 800b79e:	462b      	mov	r3, r5
 800b7a0:	f7f4 ff2a 	bl	80005f8 <__aeabi_dmul>
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	460b      	mov	r3, r1
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	f7f4 fd6e 	bl	800028c <__adddf3>
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	460d      	mov	r5, r1
 800b7b4:	ec45 4b10 	vmov	d0, r4, r5
 800b7b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7bc:	2d00      	cmp	r5, #0
 800b7be:	dc10      	bgt.n	800b7e2 <__ieee754_sqrt+0x62>
 800b7c0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b7c4:	4330      	orrs	r0, r6
 800b7c6:	d0f5      	beq.n	800b7b4 <__ieee754_sqrt+0x34>
 800b7c8:	b15d      	cbz	r5, 800b7e2 <__ieee754_sqrt+0x62>
 800b7ca:	ee10 2a10 	vmov	r2, s0
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	ee10 0a10 	vmov	r0, s0
 800b7d4:	f7f4 fd58 	bl	8000288 <__aeabi_dsub>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	f7f5 f836 	bl	800084c <__aeabi_ddiv>
 800b7e0:	e7e6      	b.n	800b7b0 <__ieee754_sqrt+0x30>
 800b7e2:	1512      	asrs	r2, r2, #20
 800b7e4:	d074      	beq.n	800b8d0 <__ieee754_sqrt+0x150>
 800b7e6:	07d4      	lsls	r4, r2, #31
 800b7e8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b7ec:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b7f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b7f4:	bf5e      	ittt	pl
 800b7f6:	0fda      	lsrpl	r2, r3, #31
 800b7f8:	005b      	lslpl	r3, r3, #1
 800b7fa:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b7fe:	2400      	movs	r4, #0
 800b800:	0fda      	lsrs	r2, r3, #31
 800b802:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b806:	107f      	asrs	r7, r7, #1
 800b808:	005b      	lsls	r3, r3, #1
 800b80a:	2516      	movs	r5, #22
 800b80c:	4620      	mov	r0, r4
 800b80e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b812:	1886      	adds	r6, r0, r2
 800b814:	428e      	cmp	r6, r1
 800b816:	bfde      	ittt	le
 800b818:	1b89      	suble	r1, r1, r6
 800b81a:	18b0      	addle	r0, r6, r2
 800b81c:	18a4      	addle	r4, r4, r2
 800b81e:	0049      	lsls	r1, r1, #1
 800b820:	3d01      	subs	r5, #1
 800b822:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b826:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b82a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b82e:	d1f0      	bne.n	800b812 <__ieee754_sqrt+0x92>
 800b830:	462a      	mov	r2, r5
 800b832:	f04f 0e20 	mov.w	lr, #32
 800b836:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b83a:	4281      	cmp	r1, r0
 800b83c:	eb06 0c05 	add.w	ip, r6, r5
 800b840:	dc02      	bgt.n	800b848 <__ieee754_sqrt+0xc8>
 800b842:	d113      	bne.n	800b86c <__ieee754_sqrt+0xec>
 800b844:	459c      	cmp	ip, r3
 800b846:	d811      	bhi.n	800b86c <__ieee754_sqrt+0xec>
 800b848:	f1bc 0f00 	cmp.w	ip, #0
 800b84c:	eb0c 0506 	add.w	r5, ip, r6
 800b850:	da43      	bge.n	800b8da <__ieee754_sqrt+0x15a>
 800b852:	2d00      	cmp	r5, #0
 800b854:	db41      	blt.n	800b8da <__ieee754_sqrt+0x15a>
 800b856:	f100 0801 	add.w	r8, r0, #1
 800b85a:	1a09      	subs	r1, r1, r0
 800b85c:	459c      	cmp	ip, r3
 800b85e:	bf88      	it	hi
 800b860:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b864:	eba3 030c 	sub.w	r3, r3, ip
 800b868:	4432      	add	r2, r6
 800b86a:	4640      	mov	r0, r8
 800b86c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b870:	f1be 0e01 	subs.w	lr, lr, #1
 800b874:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b878:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b87c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b880:	d1db      	bne.n	800b83a <__ieee754_sqrt+0xba>
 800b882:	430b      	orrs	r3, r1
 800b884:	d006      	beq.n	800b894 <__ieee754_sqrt+0x114>
 800b886:	1c50      	adds	r0, r2, #1
 800b888:	bf13      	iteet	ne
 800b88a:	3201      	addne	r2, #1
 800b88c:	3401      	addeq	r4, #1
 800b88e:	4672      	moveq	r2, lr
 800b890:	f022 0201 	bicne.w	r2, r2, #1
 800b894:	1063      	asrs	r3, r4, #1
 800b896:	0852      	lsrs	r2, r2, #1
 800b898:	07e1      	lsls	r1, r4, #31
 800b89a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b89e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b8a2:	bf48      	it	mi
 800b8a4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b8a8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b8ac:	4614      	mov	r4, r2
 800b8ae:	e781      	b.n	800b7b4 <__ieee754_sqrt+0x34>
 800b8b0:	0ad9      	lsrs	r1, r3, #11
 800b8b2:	3815      	subs	r0, #21
 800b8b4:	055b      	lsls	r3, r3, #21
 800b8b6:	2900      	cmp	r1, #0
 800b8b8:	d0fa      	beq.n	800b8b0 <__ieee754_sqrt+0x130>
 800b8ba:	02cd      	lsls	r5, r1, #11
 800b8bc:	d50a      	bpl.n	800b8d4 <__ieee754_sqrt+0x154>
 800b8be:	f1c2 0420 	rsb	r4, r2, #32
 800b8c2:	fa23 f404 	lsr.w	r4, r3, r4
 800b8c6:	1e55      	subs	r5, r2, #1
 800b8c8:	4093      	lsls	r3, r2
 800b8ca:	4321      	orrs	r1, r4
 800b8cc:	1b42      	subs	r2, r0, r5
 800b8ce:	e78a      	b.n	800b7e6 <__ieee754_sqrt+0x66>
 800b8d0:	4610      	mov	r0, r2
 800b8d2:	e7f0      	b.n	800b8b6 <__ieee754_sqrt+0x136>
 800b8d4:	0049      	lsls	r1, r1, #1
 800b8d6:	3201      	adds	r2, #1
 800b8d8:	e7ef      	b.n	800b8ba <__ieee754_sqrt+0x13a>
 800b8da:	4680      	mov	r8, r0
 800b8dc:	e7bd      	b.n	800b85a <__ieee754_sqrt+0xda>
 800b8de:	bf00      	nop
 800b8e0:	7ff00000 	.word	0x7ff00000
 800b8e4:	00000000 	.word	0x00000000

0800b8e8 <__kernel_cos>:
 800b8e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ec:	ec57 6b10 	vmov	r6, r7, d0
 800b8f0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b8f4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b8f8:	ed8d 1b00 	vstr	d1, [sp]
 800b8fc:	da07      	bge.n	800b90e <__kernel_cos+0x26>
 800b8fe:	ee10 0a10 	vmov	r0, s0
 800b902:	4639      	mov	r1, r7
 800b904:	f7f5 f928 	bl	8000b58 <__aeabi_d2iz>
 800b908:	2800      	cmp	r0, #0
 800b90a:	f000 8088 	beq.w	800ba1e <__kernel_cos+0x136>
 800b90e:	4632      	mov	r2, r6
 800b910:	463b      	mov	r3, r7
 800b912:	4630      	mov	r0, r6
 800b914:	4639      	mov	r1, r7
 800b916:	f7f4 fe6f 	bl	80005f8 <__aeabi_dmul>
 800b91a:	4b51      	ldr	r3, [pc, #324]	; (800ba60 <__kernel_cos+0x178>)
 800b91c:	2200      	movs	r2, #0
 800b91e:	4604      	mov	r4, r0
 800b920:	460d      	mov	r5, r1
 800b922:	f7f4 fe69 	bl	80005f8 <__aeabi_dmul>
 800b926:	a340      	add	r3, pc, #256	; (adr r3, 800ba28 <__kernel_cos+0x140>)
 800b928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92c:	4682      	mov	sl, r0
 800b92e:	468b      	mov	fp, r1
 800b930:	4620      	mov	r0, r4
 800b932:	4629      	mov	r1, r5
 800b934:	f7f4 fe60 	bl	80005f8 <__aeabi_dmul>
 800b938:	a33d      	add	r3, pc, #244	; (adr r3, 800ba30 <__kernel_cos+0x148>)
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f7f4 fca5 	bl	800028c <__adddf3>
 800b942:	4622      	mov	r2, r4
 800b944:	462b      	mov	r3, r5
 800b946:	f7f4 fe57 	bl	80005f8 <__aeabi_dmul>
 800b94a:	a33b      	add	r3, pc, #236	; (adr r3, 800ba38 <__kernel_cos+0x150>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f4 fc9a 	bl	8000288 <__aeabi_dsub>
 800b954:	4622      	mov	r2, r4
 800b956:	462b      	mov	r3, r5
 800b958:	f7f4 fe4e 	bl	80005f8 <__aeabi_dmul>
 800b95c:	a338      	add	r3, pc, #224	; (adr r3, 800ba40 <__kernel_cos+0x158>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f7f4 fc93 	bl	800028c <__adddf3>
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	f7f4 fe45 	bl	80005f8 <__aeabi_dmul>
 800b96e:	a336      	add	r3, pc, #216	; (adr r3, 800ba48 <__kernel_cos+0x160>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fc88 	bl	8000288 <__aeabi_dsub>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f4 fe3c 	bl	80005f8 <__aeabi_dmul>
 800b980:	a333      	add	r3, pc, #204	; (adr r3, 800ba50 <__kernel_cos+0x168>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fc81 	bl	800028c <__adddf3>
 800b98a:	4622      	mov	r2, r4
 800b98c:	462b      	mov	r3, r5
 800b98e:	f7f4 fe33 	bl	80005f8 <__aeabi_dmul>
 800b992:	4622      	mov	r2, r4
 800b994:	462b      	mov	r3, r5
 800b996:	f7f4 fe2f 	bl	80005f8 <__aeabi_dmul>
 800b99a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b99e:	4604      	mov	r4, r0
 800b9a0:	460d      	mov	r5, r1
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	4639      	mov	r1, r7
 800b9a6:	f7f4 fe27 	bl	80005f8 <__aeabi_dmul>
 800b9aa:	460b      	mov	r3, r1
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	4629      	mov	r1, r5
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f7f4 fc69 	bl	8000288 <__aeabi_dsub>
 800b9b6:	4b2b      	ldr	r3, [pc, #172]	; (800ba64 <__kernel_cos+0x17c>)
 800b9b8:	4598      	cmp	r8, r3
 800b9ba:	4606      	mov	r6, r0
 800b9bc:	460f      	mov	r7, r1
 800b9be:	dc10      	bgt.n	800b9e2 <__kernel_cos+0xfa>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	4650      	mov	r0, sl
 800b9c6:	4659      	mov	r1, fp
 800b9c8:	f7f4 fc5e 	bl	8000288 <__aeabi_dsub>
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	4926      	ldr	r1, [pc, #152]	; (800ba68 <__kernel_cos+0x180>)
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	f7f4 fc58 	bl	8000288 <__aeabi_dsub>
 800b9d8:	ec41 0b10 	vmov	d0, r0, r1
 800b9dc:	b003      	add	sp, #12
 800b9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e2:	4b22      	ldr	r3, [pc, #136]	; (800ba6c <__kernel_cos+0x184>)
 800b9e4:	4920      	ldr	r1, [pc, #128]	; (800ba68 <__kernel_cos+0x180>)
 800b9e6:	4598      	cmp	r8, r3
 800b9e8:	bfcc      	ite	gt
 800b9ea:	4d21      	ldrgt	r5, [pc, #132]	; (800ba70 <__kernel_cos+0x188>)
 800b9ec:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b9f0:	2400      	movs	r4, #0
 800b9f2:	4622      	mov	r2, r4
 800b9f4:	462b      	mov	r3, r5
 800b9f6:	2000      	movs	r0, #0
 800b9f8:	f7f4 fc46 	bl	8000288 <__aeabi_dsub>
 800b9fc:	4622      	mov	r2, r4
 800b9fe:	4680      	mov	r8, r0
 800ba00:	4689      	mov	r9, r1
 800ba02:	462b      	mov	r3, r5
 800ba04:	4650      	mov	r0, sl
 800ba06:	4659      	mov	r1, fp
 800ba08:	f7f4 fc3e 	bl	8000288 <__aeabi_dsub>
 800ba0c:	4632      	mov	r2, r6
 800ba0e:	463b      	mov	r3, r7
 800ba10:	f7f4 fc3a 	bl	8000288 <__aeabi_dsub>
 800ba14:	4602      	mov	r2, r0
 800ba16:	460b      	mov	r3, r1
 800ba18:	4640      	mov	r0, r8
 800ba1a:	4649      	mov	r1, r9
 800ba1c:	e7da      	b.n	800b9d4 <__kernel_cos+0xec>
 800ba1e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800ba58 <__kernel_cos+0x170>
 800ba22:	e7db      	b.n	800b9dc <__kernel_cos+0xf4>
 800ba24:	f3af 8000 	nop.w
 800ba28:	be8838d4 	.word	0xbe8838d4
 800ba2c:	bda8fae9 	.word	0xbda8fae9
 800ba30:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba34:	3e21ee9e 	.word	0x3e21ee9e
 800ba38:	809c52ad 	.word	0x809c52ad
 800ba3c:	3e927e4f 	.word	0x3e927e4f
 800ba40:	19cb1590 	.word	0x19cb1590
 800ba44:	3efa01a0 	.word	0x3efa01a0
 800ba48:	16c15177 	.word	0x16c15177
 800ba4c:	3f56c16c 	.word	0x3f56c16c
 800ba50:	5555554c 	.word	0x5555554c
 800ba54:	3fa55555 	.word	0x3fa55555
 800ba58:	00000000 	.word	0x00000000
 800ba5c:	3ff00000 	.word	0x3ff00000
 800ba60:	3fe00000 	.word	0x3fe00000
 800ba64:	3fd33332 	.word	0x3fd33332
 800ba68:	3ff00000 	.word	0x3ff00000
 800ba6c:	3fe90000 	.word	0x3fe90000
 800ba70:	3fd20000 	.word	0x3fd20000
 800ba74:	00000000 	.word	0x00000000

0800ba78 <__kernel_rem_pio2>:
 800ba78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7c:	ed2d 8b02 	vpush	{d8}
 800ba80:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800ba84:	f112 0f14 	cmn.w	r2, #20
 800ba88:	9308      	str	r3, [sp, #32]
 800ba8a:	9101      	str	r1, [sp, #4]
 800ba8c:	4bc4      	ldr	r3, [pc, #784]	; (800bda0 <__kernel_rem_pio2+0x328>)
 800ba8e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800ba90:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ba96:	9302      	str	r3, [sp, #8]
 800ba98:	9b08      	ldr	r3, [sp, #32]
 800ba9a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba9e:	bfa8      	it	ge
 800baa0:	1ed4      	subge	r4, r2, #3
 800baa2:	9306      	str	r3, [sp, #24]
 800baa4:	bfb2      	itee	lt
 800baa6:	2400      	movlt	r4, #0
 800baa8:	2318      	movge	r3, #24
 800baaa:	fb94 f4f3 	sdivge	r4, r4, r3
 800baae:	f06f 0317 	mvn.w	r3, #23
 800bab2:	fb04 3303 	mla	r3, r4, r3, r3
 800bab6:	eb03 0a02 	add.w	sl, r3, r2
 800baba:	9b02      	ldr	r3, [sp, #8]
 800babc:	9a06      	ldr	r2, [sp, #24]
 800babe:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800bd90 <__kernel_rem_pio2+0x318>
 800bac2:	eb03 0802 	add.w	r8, r3, r2
 800bac6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bac8:	1aa7      	subs	r7, r4, r2
 800baca:	ae22      	add	r6, sp, #136	; 0x88
 800bacc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bad0:	2500      	movs	r5, #0
 800bad2:	4545      	cmp	r5, r8
 800bad4:	dd13      	ble.n	800bafe <__kernel_rem_pio2+0x86>
 800bad6:	9b08      	ldr	r3, [sp, #32]
 800bad8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800bd90 <__kernel_rem_pio2+0x318>
 800badc:	aa22      	add	r2, sp, #136	; 0x88
 800bade:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bae2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800bae6:	f04f 0800 	mov.w	r8, #0
 800baea:	9b02      	ldr	r3, [sp, #8]
 800baec:	4598      	cmp	r8, r3
 800baee:	dc2f      	bgt.n	800bb50 <__kernel_rem_pio2+0xd8>
 800baf0:	ed8d 8b04 	vstr	d8, [sp, #16]
 800baf4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800baf8:	462f      	mov	r7, r5
 800bafa:	2600      	movs	r6, #0
 800bafc:	e01b      	b.n	800bb36 <__kernel_rem_pio2+0xbe>
 800bafe:	42ef      	cmn	r7, r5
 800bb00:	d407      	bmi.n	800bb12 <__kernel_rem_pio2+0x9a>
 800bb02:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bb06:	f7f4 fd0d 	bl	8000524 <__aeabi_i2d>
 800bb0a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bb0e:	3501      	adds	r5, #1
 800bb10:	e7df      	b.n	800bad2 <__kernel_rem_pio2+0x5a>
 800bb12:	ec51 0b18 	vmov	r0, r1, d8
 800bb16:	e7f8      	b.n	800bb0a <__kernel_rem_pio2+0x92>
 800bb18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb1c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bb20:	f7f4 fd6a 	bl	80005f8 <__aeabi_dmul>
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb2c:	f7f4 fbae 	bl	800028c <__adddf3>
 800bb30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb34:	3601      	adds	r6, #1
 800bb36:	9b06      	ldr	r3, [sp, #24]
 800bb38:	429e      	cmp	r6, r3
 800bb3a:	f1a7 0708 	sub.w	r7, r7, #8
 800bb3e:	ddeb      	ble.n	800bb18 <__kernel_rem_pio2+0xa0>
 800bb40:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bb44:	f108 0801 	add.w	r8, r8, #1
 800bb48:	ecab 7b02 	vstmia	fp!, {d7}
 800bb4c:	3508      	adds	r5, #8
 800bb4e:	e7cc      	b.n	800baea <__kernel_rem_pio2+0x72>
 800bb50:	9b02      	ldr	r3, [sp, #8]
 800bb52:	aa0e      	add	r2, sp, #56	; 0x38
 800bb54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bb58:	930d      	str	r3, [sp, #52]	; 0x34
 800bb5a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bb5c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bb60:	9c02      	ldr	r4, [sp, #8]
 800bb62:	930c      	str	r3, [sp, #48]	; 0x30
 800bb64:	00e3      	lsls	r3, r4, #3
 800bb66:	930a      	str	r3, [sp, #40]	; 0x28
 800bb68:	ab9a      	add	r3, sp, #616	; 0x268
 800bb6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb6e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800bb72:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800bb76:	ab72      	add	r3, sp, #456	; 0x1c8
 800bb78:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800bb7c:	46c3      	mov	fp, r8
 800bb7e:	46a1      	mov	r9, r4
 800bb80:	f1b9 0f00 	cmp.w	r9, #0
 800bb84:	f1a5 0508 	sub.w	r5, r5, #8
 800bb88:	dc77      	bgt.n	800bc7a <__kernel_rem_pio2+0x202>
 800bb8a:	ec47 6b10 	vmov	d0, r6, r7
 800bb8e:	4650      	mov	r0, sl
 800bb90:	f000 fc46 	bl	800c420 <scalbn>
 800bb94:	ec57 6b10 	vmov	r6, r7, d0
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bb9e:	ee10 0a10 	vmov	r0, s0
 800bba2:	4639      	mov	r1, r7
 800bba4:	f7f4 fd28 	bl	80005f8 <__aeabi_dmul>
 800bba8:	ec41 0b10 	vmov	d0, r0, r1
 800bbac:	f000 fbb8 	bl	800c320 <floor>
 800bbb0:	4b7c      	ldr	r3, [pc, #496]	; (800bda4 <__kernel_rem_pio2+0x32c>)
 800bbb2:	ec51 0b10 	vmov	r0, r1, d0
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f7f4 fd1e 	bl	80005f8 <__aeabi_dmul>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	f7f4 fb60 	bl	8000288 <__aeabi_dsub>
 800bbc8:	460f      	mov	r7, r1
 800bbca:	4606      	mov	r6, r0
 800bbcc:	f7f4 ffc4 	bl	8000b58 <__aeabi_d2iz>
 800bbd0:	9004      	str	r0, [sp, #16]
 800bbd2:	f7f4 fca7 	bl	8000524 <__aeabi_i2d>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4630      	mov	r0, r6
 800bbdc:	4639      	mov	r1, r7
 800bbde:	f7f4 fb53 	bl	8000288 <__aeabi_dsub>
 800bbe2:	f1ba 0f00 	cmp.w	sl, #0
 800bbe6:	4606      	mov	r6, r0
 800bbe8:	460f      	mov	r7, r1
 800bbea:	dd6d      	ble.n	800bcc8 <__kernel_rem_pio2+0x250>
 800bbec:	1e62      	subs	r2, r4, #1
 800bbee:	ab0e      	add	r3, sp, #56	; 0x38
 800bbf0:	9d04      	ldr	r5, [sp, #16]
 800bbf2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bbf6:	f1ca 0118 	rsb	r1, sl, #24
 800bbfa:	fa40 f301 	asr.w	r3, r0, r1
 800bbfe:	441d      	add	r5, r3
 800bc00:	408b      	lsls	r3, r1
 800bc02:	1ac0      	subs	r0, r0, r3
 800bc04:	ab0e      	add	r3, sp, #56	; 0x38
 800bc06:	9504      	str	r5, [sp, #16]
 800bc08:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bc0c:	f1ca 0317 	rsb	r3, sl, #23
 800bc10:	fa40 fb03 	asr.w	fp, r0, r3
 800bc14:	f1bb 0f00 	cmp.w	fp, #0
 800bc18:	dd65      	ble.n	800bce6 <__kernel_rem_pio2+0x26e>
 800bc1a:	9b04      	ldr	r3, [sp, #16]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	3301      	adds	r3, #1
 800bc20:	9304      	str	r3, [sp, #16]
 800bc22:	4615      	mov	r5, r2
 800bc24:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bc28:	4294      	cmp	r4, r2
 800bc2a:	f300 809c 	bgt.w	800bd66 <__kernel_rem_pio2+0x2ee>
 800bc2e:	f1ba 0f00 	cmp.w	sl, #0
 800bc32:	dd07      	ble.n	800bc44 <__kernel_rem_pio2+0x1cc>
 800bc34:	f1ba 0f01 	cmp.w	sl, #1
 800bc38:	f000 80c0 	beq.w	800bdbc <__kernel_rem_pio2+0x344>
 800bc3c:	f1ba 0f02 	cmp.w	sl, #2
 800bc40:	f000 80c6 	beq.w	800bdd0 <__kernel_rem_pio2+0x358>
 800bc44:	f1bb 0f02 	cmp.w	fp, #2
 800bc48:	d14d      	bne.n	800bce6 <__kernel_rem_pio2+0x26e>
 800bc4a:	4632      	mov	r2, r6
 800bc4c:	463b      	mov	r3, r7
 800bc4e:	4956      	ldr	r1, [pc, #344]	; (800bda8 <__kernel_rem_pio2+0x330>)
 800bc50:	2000      	movs	r0, #0
 800bc52:	f7f4 fb19 	bl	8000288 <__aeabi_dsub>
 800bc56:	4606      	mov	r6, r0
 800bc58:	460f      	mov	r7, r1
 800bc5a:	2d00      	cmp	r5, #0
 800bc5c:	d043      	beq.n	800bce6 <__kernel_rem_pio2+0x26e>
 800bc5e:	4650      	mov	r0, sl
 800bc60:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800bd98 <__kernel_rem_pio2+0x320>
 800bc64:	f000 fbdc 	bl	800c420 <scalbn>
 800bc68:	4630      	mov	r0, r6
 800bc6a:	4639      	mov	r1, r7
 800bc6c:	ec53 2b10 	vmov	r2, r3, d0
 800bc70:	f7f4 fb0a 	bl	8000288 <__aeabi_dsub>
 800bc74:	4606      	mov	r6, r0
 800bc76:	460f      	mov	r7, r1
 800bc78:	e035      	b.n	800bce6 <__kernel_rem_pio2+0x26e>
 800bc7a:	4b4c      	ldr	r3, [pc, #304]	; (800bdac <__kernel_rem_pio2+0x334>)
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	4630      	mov	r0, r6
 800bc80:	4639      	mov	r1, r7
 800bc82:	f7f4 fcb9 	bl	80005f8 <__aeabi_dmul>
 800bc86:	f7f4 ff67 	bl	8000b58 <__aeabi_d2iz>
 800bc8a:	f7f4 fc4b 	bl	8000524 <__aeabi_i2d>
 800bc8e:	4602      	mov	r2, r0
 800bc90:	460b      	mov	r3, r1
 800bc92:	ec43 2b18 	vmov	d8, r2, r3
 800bc96:	4b46      	ldr	r3, [pc, #280]	; (800bdb0 <__kernel_rem_pio2+0x338>)
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f7f4 fcad 	bl	80005f8 <__aeabi_dmul>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	4630      	mov	r0, r6
 800bca4:	4639      	mov	r1, r7
 800bca6:	f7f4 faef 	bl	8000288 <__aeabi_dsub>
 800bcaa:	f7f4 ff55 	bl	8000b58 <__aeabi_d2iz>
 800bcae:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bcb2:	f84b 0b04 	str.w	r0, [fp], #4
 800bcb6:	ec51 0b18 	vmov	r0, r1, d8
 800bcba:	f7f4 fae7 	bl	800028c <__adddf3>
 800bcbe:	f109 39ff 	add.w	r9, r9, #4294967295
 800bcc2:	4606      	mov	r6, r0
 800bcc4:	460f      	mov	r7, r1
 800bcc6:	e75b      	b.n	800bb80 <__kernel_rem_pio2+0x108>
 800bcc8:	d106      	bne.n	800bcd8 <__kernel_rem_pio2+0x260>
 800bcca:	1e63      	subs	r3, r4, #1
 800bccc:	aa0e      	add	r2, sp, #56	; 0x38
 800bcce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bcd2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800bcd6:	e79d      	b.n	800bc14 <__kernel_rem_pio2+0x19c>
 800bcd8:	4b36      	ldr	r3, [pc, #216]	; (800bdb4 <__kernel_rem_pio2+0x33c>)
 800bcda:	2200      	movs	r2, #0
 800bcdc:	f7f4 ff12 	bl	8000b04 <__aeabi_dcmpge>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d13d      	bne.n	800bd60 <__kernel_rem_pio2+0x2e8>
 800bce4:	4683      	mov	fp, r0
 800bce6:	2200      	movs	r2, #0
 800bce8:	2300      	movs	r3, #0
 800bcea:	4630      	mov	r0, r6
 800bcec:	4639      	mov	r1, r7
 800bcee:	f7f4 feeb 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	f000 80c0 	beq.w	800be78 <__kernel_rem_pio2+0x400>
 800bcf8:	1e65      	subs	r5, r4, #1
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	9902      	ldr	r1, [sp, #8]
 800bd00:	428b      	cmp	r3, r1
 800bd02:	da6c      	bge.n	800bdde <__kernel_rem_pio2+0x366>
 800bd04:	2a00      	cmp	r2, #0
 800bd06:	f000 8089 	beq.w	800be1c <__kernel_rem_pio2+0x3a4>
 800bd0a:	ab0e      	add	r3, sp, #56	; 0x38
 800bd0c:	f1aa 0a18 	sub.w	sl, sl, #24
 800bd10:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	f000 80ad 	beq.w	800be74 <__kernel_rem_pio2+0x3fc>
 800bd1a:	4650      	mov	r0, sl
 800bd1c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800bd98 <__kernel_rem_pio2+0x320>
 800bd20:	f000 fb7e 	bl	800c420 <scalbn>
 800bd24:	ab9a      	add	r3, sp, #616	; 0x268
 800bd26:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bd2a:	ec57 6b10 	vmov	r6, r7, d0
 800bd2e:	00ec      	lsls	r4, r5, #3
 800bd30:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800bd34:	46aa      	mov	sl, r5
 800bd36:	f1ba 0f00 	cmp.w	sl, #0
 800bd3a:	f280 80d6 	bge.w	800beea <__kernel_rem_pio2+0x472>
 800bd3e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800bd90 <__kernel_rem_pio2+0x318>
 800bd42:	462e      	mov	r6, r5
 800bd44:	2e00      	cmp	r6, #0
 800bd46:	f2c0 8104 	blt.w	800bf52 <__kernel_rem_pio2+0x4da>
 800bd4a:	ab72      	add	r3, sp, #456	; 0x1c8
 800bd4c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800bd50:	f8df a064 	ldr.w	sl, [pc, #100]	; 800bdb8 <__kernel_rem_pio2+0x340>
 800bd54:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800bd58:	f04f 0800 	mov.w	r8, #0
 800bd5c:	1baf      	subs	r7, r5, r6
 800bd5e:	e0ea      	b.n	800bf36 <__kernel_rem_pio2+0x4be>
 800bd60:	f04f 0b02 	mov.w	fp, #2
 800bd64:	e759      	b.n	800bc1a <__kernel_rem_pio2+0x1a2>
 800bd66:	f8d8 3000 	ldr.w	r3, [r8]
 800bd6a:	b955      	cbnz	r5, 800bd82 <__kernel_rem_pio2+0x30a>
 800bd6c:	b123      	cbz	r3, 800bd78 <__kernel_rem_pio2+0x300>
 800bd6e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800bd72:	f8c8 3000 	str.w	r3, [r8]
 800bd76:	2301      	movs	r3, #1
 800bd78:	3201      	adds	r2, #1
 800bd7a:	f108 0804 	add.w	r8, r8, #4
 800bd7e:	461d      	mov	r5, r3
 800bd80:	e752      	b.n	800bc28 <__kernel_rem_pio2+0x1b0>
 800bd82:	1acb      	subs	r3, r1, r3
 800bd84:	f8c8 3000 	str.w	r3, [r8]
 800bd88:	462b      	mov	r3, r5
 800bd8a:	e7f5      	b.n	800bd78 <__kernel_rem_pio2+0x300>
 800bd8c:	f3af 8000 	nop.w
	...
 800bd9c:	3ff00000 	.word	0x3ff00000
 800bda0:	0800cd90 	.word	0x0800cd90
 800bda4:	40200000 	.word	0x40200000
 800bda8:	3ff00000 	.word	0x3ff00000
 800bdac:	3e700000 	.word	0x3e700000
 800bdb0:	41700000 	.word	0x41700000
 800bdb4:	3fe00000 	.word	0x3fe00000
 800bdb8:	0800cd50 	.word	0x0800cd50
 800bdbc:	1e62      	subs	r2, r4, #1
 800bdbe:	ab0e      	add	r3, sp, #56	; 0x38
 800bdc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdc4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bdc8:	a90e      	add	r1, sp, #56	; 0x38
 800bdca:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bdce:	e739      	b.n	800bc44 <__kernel_rem_pio2+0x1cc>
 800bdd0:	1e62      	subs	r2, r4, #1
 800bdd2:	ab0e      	add	r3, sp, #56	; 0x38
 800bdd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdd8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bddc:	e7f4      	b.n	800bdc8 <__kernel_rem_pio2+0x350>
 800bdde:	a90e      	add	r1, sp, #56	; 0x38
 800bde0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bde4:	3b01      	subs	r3, #1
 800bde6:	430a      	orrs	r2, r1
 800bde8:	e789      	b.n	800bcfe <__kernel_rem_pio2+0x286>
 800bdea:	3301      	adds	r3, #1
 800bdec:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bdf0:	2900      	cmp	r1, #0
 800bdf2:	d0fa      	beq.n	800bdea <__kernel_rem_pio2+0x372>
 800bdf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bdf6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800bdfa:	446a      	add	r2, sp
 800bdfc:	3a98      	subs	r2, #152	; 0x98
 800bdfe:	920a      	str	r2, [sp, #40]	; 0x28
 800be00:	9a08      	ldr	r2, [sp, #32]
 800be02:	18e3      	adds	r3, r4, r3
 800be04:	18a5      	adds	r5, r4, r2
 800be06:	aa22      	add	r2, sp, #136	; 0x88
 800be08:	f104 0801 	add.w	r8, r4, #1
 800be0c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800be10:	9304      	str	r3, [sp, #16]
 800be12:	9b04      	ldr	r3, [sp, #16]
 800be14:	4543      	cmp	r3, r8
 800be16:	da04      	bge.n	800be22 <__kernel_rem_pio2+0x3aa>
 800be18:	461c      	mov	r4, r3
 800be1a:	e6a3      	b.n	800bb64 <__kernel_rem_pio2+0xec>
 800be1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be1e:	2301      	movs	r3, #1
 800be20:	e7e4      	b.n	800bdec <__kernel_rem_pio2+0x374>
 800be22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be24:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800be28:	f7f4 fb7c 	bl	8000524 <__aeabi_i2d>
 800be2c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800be30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be32:	46ab      	mov	fp, r5
 800be34:	461c      	mov	r4, r3
 800be36:	f04f 0900 	mov.w	r9, #0
 800be3a:	2600      	movs	r6, #0
 800be3c:	2700      	movs	r7, #0
 800be3e:	9b06      	ldr	r3, [sp, #24]
 800be40:	4599      	cmp	r9, r3
 800be42:	dd06      	ble.n	800be52 <__kernel_rem_pio2+0x3da>
 800be44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be46:	e8e3 6702 	strd	r6, r7, [r3], #8
 800be4a:	f108 0801 	add.w	r8, r8, #1
 800be4e:	930a      	str	r3, [sp, #40]	; 0x28
 800be50:	e7df      	b.n	800be12 <__kernel_rem_pio2+0x39a>
 800be52:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800be56:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800be5a:	f7f4 fbcd 	bl	80005f8 <__aeabi_dmul>
 800be5e:	4602      	mov	r2, r0
 800be60:	460b      	mov	r3, r1
 800be62:	4630      	mov	r0, r6
 800be64:	4639      	mov	r1, r7
 800be66:	f7f4 fa11 	bl	800028c <__adddf3>
 800be6a:	f109 0901 	add.w	r9, r9, #1
 800be6e:	4606      	mov	r6, r0
 800be70:	460f      	mov	r7, r1
 800be72:	e7e4      	b.n	800be3e <__kernel_rem_pio2+0x3c6>
 800be74:	3d01      	subs	r5, #1
 800be76:	e748      	b.n	800bd0a <__kernel_rem_pio2+0x292>
 800be78:	ec47 6b10 	vmov	d0, r6, r7
 800be7c:	f1ca 0000 	rsb	r0, sl, #0
 800be80:	f000 face 	bl	800c420 <scalbn>
 800be84:	ec57 6b10 	vmov	r6, r7, d0
 800be88:	4ba0      	ldr	r3, [pc, #640]	; (800c10c <__kernel_rem_pio2+0x694>)
 800be8a:	ee10 0a10 	vmov	r0, s0
 800be8e:	2200      	movs	r2, #0
 800be90:	4639      	mov	r1, r7
 800be92:	f7f4 fe37 	bl	8000b04 <__aeabi_dcmpge>
 800be96:	b1f8      	cbz	r0, 800bed8 <__kernel_rem_pio2+0x460>
 800be98:	4b9d      	ldr	r3, [pc, #628]	; (800c110 <__kernel_rem_pio2+0x698>)
 800be9a:	2200      	movs	r2, #0
 800be9c:	4630      	mov	r0, r6
 800be9e:	4639      	mov	r1, r7
 800bea0:	f7f4 fbaa 	bl	80005f8 <__aeabi_dmul>
 800bea4:	f7f4 fe58 	bl	8000b58 <__aeabi_d2iz>
 800bea8:	4680      	mov	r8, r0
 800beaa:	f7f4 fb3b 	bl	8000524 <__aeabi_i2d>
 800beae:	4b97      	ldr	r3, [pc, #604]	; (800c10c <__kernel_rem_pio2+0x694>)
 800beb0:	2200      	movs	r2, #0
 800beb2:	f7f4 fba1 	bl	80005f8 <__aeabi_dmul>
 800beb6:	460b      	mov	r3, r1
 800beb8:	4602      	mov	r2, r0
 800beba:	4639      	mov	r1, r7
 800bebc:	4630      	mov	r0, r6
 800bebe:	f7f4 f9e3 	bl	8000288 <__aeabi_dsub>
 800bec2:	f7f4 fe49 	bl	8000b58 <__aeabi_d2iz>
 800bec6:	1c65      	adds	r5, r4, #1
 800bec8:	ab0e      	add	r3, sp, #56	; 0x38
 800beca:	f10a 0a18 	add.w	sl, sl, #24
 800bece:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bed2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800bed6:	e720      	b.n	800bd1a <__kernel_rem_pio2+0x2a2>
 800bed8:	4630      	mov	r0, r6
 800beda:	4639      	mov	r1, r7
 800bedc:	f7f4 fe3c 	bl	8000b58 <__aeabi_d2iz>
 800bee0:	ab0e      	add	r3, sp, #56	; 0x38
 800bee2:	4625      	mov	r5, r4
 800bee4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bee8:	e717      	b.n	800bd1a <__kernel_rem_pio2+0x2a2>
 800beea:	ab0e      	add	r3, sp, #56	; 0x38
 800beec:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800bef0:	f7f4 fb18 	bl	8000524 <__aeabi_i2d>
 800bef4:	4632      	mov	r2, r6
 800bef6:	463b      	mov	r3, r7
 800bef8:	f7f4 fb7e 	bl	80005f8 <__aeabi_dmul>
 800befc:	4b84      	ldr	r3, [pc, #528]	; (800c110 <__kernel_rem_pio2+0x698>)
 800befe:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800bf02:	2200      	movs	r2, #0
 800bf04:	4630      	mov	r0, r6
 800bf06:	4639      	mov	r1, r7
 800bf08:	f7f4 fb76 	bl	80005f8 <__aeabi_dmul>
 800bf0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf10:	4606      	mov	r6, r0
 800bf12:	460f      	mov	r7, r1
 800bf14:	e70f      	b.n	800bd36 <__kernel_rem_pio2+0x2be>
 800bf16:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800bf1a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800bf1e:	f7f4 fb6b 	bl	80005f8 <__aeabi_dmul>
 800bf22:	4602      	mov	r2, r0
 800bf24:	460b      	mov	r3, r1
 800bf26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf2a:	f7f4 f9af 	bl	800028c <__adddf3>
 800bf2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf32:	f108 0801 	add.w	r8, r8, #1
 800bf36:	9b02      	ldr	r3, [sp, #8]
 800bf38:	4598      	cmp	r8, r3
 800bf3a:	dc01      	bgt.n	800bf40 <__kernel_rem_pio2+0x4c8>
 800bf3c:	45b8      	cmp	r8, r7
 800bf3e:	ddea      	ble.n	800bf16 <__kernel_rem_pio2+0x49e>
 800bf40:	ed9d 7b06 	vldr	d7, [sp, #24]
 800bf44:	ab4a      	add	r3, sp, #296	; 0x128
 800bf46:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bf4a:	ed87 7b00 	vstr	d7, [r7]
 800bf4e:	3e01      	subs	r6, #1
 800bf50:	e6f8      	b.n	800bd44 <__kernel_rem_pio2+0x2cc>
 800bf52:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bf54:	2b02      	cmp	r3, #2
 800bf56:	dc0b      	bgt.n	800bf70 <__kernel_rem_pio2+0x4f8>
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	dc35      	bgt.n	800bfc8 <__kernel_rem_pio2+0x550>
 800bf5c:	d059      	beq.n	800c012 <__kernel_rem_pio2+0x59a>
 800bf5e:	9b04      	ldr	r3, [sp, #16]
 800bf60:	f003 0007 	and.w	r0, r3, #7
 800bf64:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800bf68:	ecbd 8b02 	vpop	{d8}
 800bf6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf70:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bf72:	2b03      	cmp	r3, #3
 800bf74:	d1f3      	bne.n	800bf5e <__kernel_rem_pio2+0x4e6>
 800bf76:	ab4a      	add	r3, sp, #296	; 0x128
 800bf78:	4423      	add	r3, r4
 800bf7a:	9306      	str	r3, [sp, #24]
 800bf7c:	461c      	mov	r4, r3
 800bf7e:	469a      	mov	sl, r3
 800bf80:	9502      	str	r5, [sp, #8]
 800bf82:	9b02      	ldr	r3, [sp, #8]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f1aa 0a08 	sub.w	sl, sl, #8
 800bf8a:	dc6b      	bgt.n	800c064 <__kernel_rem_pio2+0x5ec>
 800bf8c:	46aa      	mov	sl, r5
 800bf8e:	f1ba 0f01 	cmp.w	sl, #1
 800bf92:	f1a4 0408 	sub.w	r4, r4, #8
 800bf96:	f300 8085 	bgt.w	800c0a4 <__kernel_rem_pio2+0x62c>
 800bf9a:	9c06      	ldr	r4, [sp, #24]
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	3408      	adds	r4, #8
 800bfa0:	2100      	movs	r1, #0
 800bfa2:	2d01      	cmp	r5, #1
 800bfa4:	f300 809d 	bgt.w	800c0e2 <__kernel_rem_pio2+0x66a>
 800bfa8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800bfac:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800bfb0:	f1bb 0f00 	cmp.w	fp, #0
 800bfb4:	f040 809b 	bne.w	800c0ee <__kernel_rem_pio2+0x676>
 800bfb8:	9b01      	ldr	r3, [sp, #4]
 800bfba:	e9c3 5600 	strd	r5, r6, [r3]
 800bfbe:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800bfc2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800bfc6:	e7ca      	b.n	800bf5e <__kernel_rem_pio2+0x4e6>
 800bfc8:	3408      	adds	r4, #8
 800bfca:	ab4a      	add	r3, sp, #296	; 0x128
 800bfcc:	441c      	add	r4, r3
 800bfce:	462e      	mov	r6, r5
 800bfd0:	2000      	movs	r0, #0
 800bfd2:	2100      	movs	r1, #0
 800bfd4:	2e00      	cmp	r6, #0
 800bfd6:	da36      	bge.n	800c046 <__kernel_rem_pio2+0x5ce>
 800bfd8:	f1bb 0f00 	cmp.w	fp, #0
 800bfdc:	d039      	beq.n	800c052 <__kernel_rem_pio2+0x5da>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bfe4:	9c01      	ldr	r4, [sp, #4]
 800bfe6:	e9c4 2300 	strd	r2, r3, [r4]
 800bfea:	4602      	mov	r2, r0
 800bfec:	460b      	mov	r3, r1
 800bfee:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800bff2:	f7f4 f949 	bl	8000288 <__aeabi_dsub>
 800bff6:	ae4c      	add	r6, sp, #304	; 0x130
 800bff8:	2401      	movs	r4, #1
 800bffa:	42a5      	cmp	r5, r4
 800bffc:	da2c      	bge.n	800c058 <__kernel_rem_pio2+0x5e0>
 800bffe:	f1bb 0f00 	cmp.w	fp, #0
 800c002:	d002      	beq.n	800c00a <__kernel_rem_pio2+0x592>
 800c004:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c008:	4619      	mov	r1, r3
 800c00a:	9b01      	ldr	r3, [sp, #4]
 800c00c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c010:	e7a5      	b.n	800bf5e <__kernel_rem_pio2+0x4e6>
 800c012:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c016:	eb0d 0403 	add.w	r4, sp, r3
 800c01a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c01e:	2000      	movs	r0, #0
 800c020:	2100      	movs	r1, #0
 800c022:	2d00      	cmp	r5, #0
 800c024:	da09      	bge.n	800c03a <__kernel_rem_pio2+0x5c2>
 800c026:	f1bb 0f00 	cmp.w	fp, #0
 800c02a:	d002      	beq.n	800c032 <__kernel_rem_pio2+0x5ba>
 800c02c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c030:	4619      	mov	r1, r3
 800c032:	9b01      	ldr	r3, [sp, #4]
 800c034:	e9c3 0100 	strd	r0, r1, [r3]
 800c038:	e791      	b.n	800bf5e <__kernel_rem_pio2+0x4e6>
 800c03a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c03e:	f7f4 f925 	bl	800028c <__adddf3>
 800c042:	3d01      	subs	r5, #1
 800c044:	e7ed      	b.n	800c022 <__kernel_rem_pio2+0x5aa>
 800c046:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c04a:	f7f4 f91f 	bl	800028c <__adddf3>
 800c04e:	3e01      	subs	r6, #1
 800c050:	e7c0      	b.n	800bfd4 <__kernel_rem_pio2+0x55c>
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	e7c5      	b.n	800bfe4 <__kernel_rem_pio2+0x56c>
 800c058:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c05c:	f7f4 f916 	bl	800028c <__adddf3>
 800c060:	3401      	adds	r4, #1
 800c062:	e7ca      	b.n	800bffa <__kernel_rem_pio2+0x582>
 800c064:	e9da 8900 	ldrd	r8, r9, [sl]
 800c068:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c06c:	9b02      	ldr	r3, [sp, #8]
 800c06e:	3b01      	subs	r3, #1
 800c070:	9302      	str	r3, [sp, #8]
 800c072:	4632      	mov	r2, r6
 800c074:	463b      	mov	r3, r7
 800c076:	4640      	mov	r0, r8
 800c078:	4649      	mov	r1, r9
 800c07a:	f7f4 f907 	bl	800028c <__adddf3>
 800c07e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c082:	4602      	mov	r2, r0
 800c084:	460b      	mov	r3, r1
 800c086:	4640      	mov	r0, r8
 800c088:	4649      	mov	r1, r9
 800c08a:	f7f4 f8fd 	bl	8000288 <__aeabi_dsub>
 800c08e:	4632      	mov	r2, r6
 800c090:	463b      	mov	r3, r7
 800c092:	f7f4 f8fb 	bl	800028c <__adddf3>
 800c096:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c09a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c09e:	ed8a 7b00 	vstr	d7, [sl]
 800c0a2:	e76e      	b.n	800bf82 <__kernel_rem_pio2+0x50a>
 800c0a4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c0a8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c0ac:	4640      	mov	r0, r8
 800c0ae:	4632      	mov	r2, r6
 800c0b0:	463b      	mov	r3, r7
 800c0b2:	4649      	mov	r1, r9
 800c0b4:	f7f4 f8ea 	bl	800028c <__adddf3>
 800c0b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0bc:	4602      	mov	r2, r0
 800c0be:	460b      	mov	r3, r1
 800c0c0:	4640      	mov	r0, r8
 800c0c2:	4649      	mov	r1, r9
 800c0c4:	f7f4 f8e0 	bl	8000288 <__aeabi_dsub>
 800c0c8:	4632      	mov	r2, r6
 800c0ca:	463b      	mov	r3, r7
 800c0cc:	f7f4 f8de 	bl	800028c <__adddf3>
 800c0d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c0d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c0d8:	ed84 7b00 	vstr	d7, [r4]
 800c0dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c0e0:	e755      	b.n	800bf8e <__kernel_rem_pio2+0x516>
 800c0e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c0e6:	f7f4 f8d1 	bl	800028c <__adddf3>
 800c0ea:	3d01      	subs	r5, #1
 800c0ec:	e759      	b.n	800bfa2 <__kernel_rem_pio2+0x52a>
 800c0ee:	9b01      	ldr	r3, [sp, #4]
 800c0f0:	9a01      	ldr	r2, [sp, #4]
 800c0f2:	601d      	str	r5, [r3, #0]
 800c0f4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c0f8:	605c      	str	r4, [r3, #4]
 800c0fa:	609f      	str	r7, [r3, #8]
 800c0fc:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c100:	60d3      	str	r3, [r2, #12]
 800c102:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c106:	6110      	str	r0, [r2, #16]
 800c108:	6153      	str	r3, [r2, #20]
 800c10a:	e728      	b.n	800bf5e <__kernel_rem_pio2+0x4e6>
 800c10c:	41700000 	.word	0x41700000
 800c110:	3e700000 	.word	0x3e700000
 800c114:	00000000 	.word	0x00000000

0800c118 <__kernel_sin>:
 800c118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c11c:	ed2d 8b04 	vpush	{d8-d9}
 800c120:	eeb0 8a41 	vmov.f32	s16, s2
 800c124:	eef0 8a61 	vmov.f32	s17, s3
 800c128:	ec55 4b10 	vmov	r4, r5, d0
 800c12c:	b083      	sub	sp, #12
 800c12e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c132:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c136:	9001      	str	r0, [sp, #4]
 800c138:	da06      	bge.n	800c148 <__kernel_sin+0x30>
 800c13a:	ee10 0a10 	vmov	r0, s0
 800c13e:	4629      	mov	r1, r5
 800c140:	f7f4 fd0a 	bl	8000b58 <__aeabi_d2iz>
 800c144:	2800      	cmp	r0, #0
 800c146:	d051      	beq.n	800c1ec <__kernel_sin+0xd4>
 800c148:	4622      	mov	r2, r4
 800c14a:	462b      	mov	r3, r5
 800c14c:	4620      	mov	r0, r4
 800c14e:	4629      	mov	r1, r5
 800c150:	f7f4 fa52 	bl	80005f8 <__aeabi_dmul>
 800c154:	4682      	mov	sl, r0
 800c156:	468b      	mov	fp, r1
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	4620      	mov	r0, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	f7f4 fa4a 	bl	80005f8 <__aeabi_dmul>
 800c164:	a341      	add	r3, pc, #260	; (adr r3, 800c26c <__kernel_sin+0x154>)
 800c166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16a:	4680      	mov	r8, r0
 800c16c:	4689      	mov	r9, r1
 800c16e:	4650      	mov	r0, sl
 800c170:	4659      	mov	r1, fp
 800c172:	f7f4 fa41 	bl	80005f8 <__aeabi_dmul>
 800c176:	a33f      	add	r3, pc, #252	; (adr r3, 800c274 <__kernel_sin+0x15c>)
 800c178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17c:	f7f4 f884 	bl	8000288 <__aeabi_dsub>
 800c180:	4652      	mov	r2, sl
 800c182:	465b      	mov	r3, fp
 800c184:	f7f4 fa38 	bl	80005f8 <__aeabi_dmul>
 800c188:	a33c      	add	r3, pc, #240	; (adr r3, 800c27c <__kernel_sin+0x164>)
 800c18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c18e:	f7f4 f87d 	bl	800028c <__adddf3>
 800c192:	4652      	mov	r2, sl
 800c194:	465b      	mov	r3, fp
 800c196:	f7f4 fa2f 	bl	80005f8 <__aeabi_dmul>
 800c19a:	a33a      	add	r3, pc, #232	; (adr r3, 800c284 <__kernel_sin+0x16c>)
 800c19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a0:	f7f4 f872 	bl	8000288 <__aeabi_dsub>
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	f7f4 fa26 	bl	80005f8 <__aeabi_dmul>
 800c1ac:	a337      	add	r3, pc, #220	; (adr r3, 800c28c <__kernel_sin+0x174>)
 800c1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b2:	f7f4 f86b 	bl	800028c <__adddf3>
 800c1b6:	9b01      	ldr	r3, [sp, #4]
 800c1b8:	4606      	mov	r6, r0
 800c1ba:	460f      	mov	r7, r1
 800c1bc:	b9eb      	cbnz	r3, 800c1fa <__kernel_sin+0xe2>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	4650      	mov	r0, sl
 800c1c4:	4659      	mov	r1, fp
 800c1c6:	f7f4 fa17 	bl	80005f8 <__aeabi_dmul>
 800c1ca:	a325      	add	r3, pc, #148	; (adr r3, 800c260 <__kernel_sin+0x148>)
 800c1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d0:	f7f4 f85a 	bl	8000288 <__aeabi_dsub>
 800c1d4:	4642      	mov	r2, r8
 800c1d6:	464b      	mov	r3, r9
 800c1d8:	f7f4 fa0e 	bl	80005f8 <__aeabi_dmul>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	4629      	mov	r1, r5
 800c1e4:	f7f4 f852 	bl	800028c <__adddf3>
 800c1e8:	4604      	mov	r4, r0
 800c1ea:	460d      	mov	r5, r1
 800c1ec:	ec45 4b10 	vmov	d0, r4, r5
 800c1f0:	b003      	add	sp, #12
 800c1f2:	ecbd 8b04 	vpop	{d8-d9}
 800c1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1fa:	4b1b      	ldr	r3, [pc, #108]	; (800c268 <__kernel_sin+0x150>)
 800c1fc:	ec51 0b18 	vmov	r0, r1, d8
 800c200:	2200      	movs	r2, #0
 800c202:	f7f4 f9f9 	bl	80005f8 <__aeabi_dmul>
 800c206:	4632      	mov	r2, r6
 800c208:	ec41 0b19 	vmov	d9, r0, r1
 800c20c:	463b      	mov	r3, r7
 800c20e:	4640      	mov	r0, r8
 800c210:	4649      	mov	r1, r9
 800c212:	f7f4 f9f1 	bl	80005f8 <__aeabi_dmul>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	ec51 0b19 	vmov	r0, r1, d9
 800c21e:	f7f4 f833 	bl	8000288 <__aeabi_dsub>
 800c222:	4652      	mov	r2, sl
 800c224:	465b      	mov	r3, fp
 800c226:	f7f4 f9e7 	bl	80005f8 <__aeabi_dmul>
 800c22a:	ec53 2b18 	vmov	r2, r3, d8
 800c22e:	f7f4 f82b 	bl	8000288 <__aeabi_dsub>
 800c232:	a30b      	add	r3, pc, #44	; (adr r3, 800c260 <__kernel_sin+0x148>)
 800c234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c238:	4606      	mov	r6, r0
 800c23a:	460f      	mov	r7, r1
 800c23c:	4640      	mov	r0, r8
 800c23e:	4649      	mov	r1, r9
 800c240:	f7f4 f9da 	bl	80005f8 <__aeabi_dmul>
 800c244:	4602      	mov	r2, r0
 800c246:	460b      	mov	r3, r1
 800c248:	4630      	mov	r0, r6
 800c24a:	4639      	mov	r1, r7
 800c24c:	f7f4 f81e 	bl	800028c <__adddf3>
 800c250:	4602      	mov	r2, r0
 800c252:	460b      	mov	r3, r1
 800c254:	4620      	mov	r0, r4
 800c256:	4629      	mov	r1, r5
 800c258:	f7f4 f816 	bl	8000288 <__aeabi_dsub>
 800c25c:	e7c4      	b.n	800c1e8 <__kernel_sin+0xd0>
 800c25e:	bf00      	nop
 800c260:	55555549 	.word	0x55555549
 800c264:	3fc55555 	.word	0x3fc55555
 800c268:	3fe00000 	.word	0x3fe00000
 800c26c:	5acfd57c 	.word	0x5acfd57c
 800c270:	3de5d93a 	.word	0x3de5d93a
 800c274:	8a2b9ceb 	.word	0x8a2b9ceb
 800c278:	3e5ae5e6 	.word	0x3e5ae5e6
 800c27c:	57b1fe7d 	.word	0x57b1fe7d
 800c280:	3ec71de3 	.word	0x3ec71de3
 800c284:	19c161d5 	.word	0x19c161d5
 800c288:	3f2a01a0 	.word	0x3f2a01a0
 800c28c:	1110f8a6 	.word	0x1110f8a6
 800c290:	3f811111 	.word	0x3f811111

0800c294 <with_errno>:
 800c294:	b570      	push	{r4, r5, r6, lr}
 800c296:	4604      	mov	r4, r0
 800c298:	460d      	mov	r5, r1
 800c29a:	4616      	mov	r6, r2
 800c29c:	f7fd fd76 	bl	8009d8c <__errno>
 800c2a0:	4629      	mov	r1, r5
 800c2a2:	6006      	str	r6, [r0, #0]
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}

0800c2a8 <xflow>:
 800c2a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c2aa:	4614      	mov	r4, r2
 800c2ac:	461d      	mov	r5, r3
 800c2ae:	b108      	cbz	r0, 800c2b4 <xflow+0xc>
 800c2b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c2b4:	e9cd 2300 	strd	r2, r3, [sp]
 800c2b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2bc:	4620      	mov	r0, r4
 800c2be:	4629      	mov	r1, r5
 800c2c0:	f7f4 f99a 	bl	80005f8 <__aeabi_dmul>
 800c2c4:	2222      	movs	r2, #34	; 0x22
 800c2c6:	b003      	add	sp, #12
 800c2c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c2cc:	f7ff bfe2 	b.w	800c294 <with_errno>

0800c2d0 <__math_uflow>:
 800c2d0:	b508      	push	{r3, lr}
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c2d8:	f7ff ffe6 	bl	800c2a8 <xflow>
 800c2dc:	ec41 0b10 	vmov	d0, r0, r1
 800c2e0:	bd08      	pop	{r3, pc}

0800c2e2 <__math_oflow>:
 800c2e2:	b508      	push	{r3, lr}
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c2ea:	f7ff ffdd 	bl	800c2a8 <xflow>
 800c2ee:	ec41 0b10 	vmov	d0, r0, r1
 800c2f2:	bd08      	pop	{r3, pc}

0800c2f4 <fabs>:
 800c2f4:	ec51 0b10 	vmov	r0, r1, d0
 800c2f8:	ee10 2a10 	vmov	r2, s0
 800c2fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c300:	ec43 2b10 	vmov	d0, r2, r3
 800c304:	4770      	bx	lr

0800c306 <finite>:
 800c306:	b082      	sub	sp, #8
 800c308:	ed8d 0b00 	vstr	d0, [sp]
 800c30c:	9801      	ldr	r0, [sp, #4]
 800c30e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c312:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c316:	0fc0      	lsrs	r0, r0, #31
 800c318:	b002      	add	sp, #8
 800c31a:	4770      	bx	lr
 800c31c:	0000      	movs	r0, r0
	...

0800c320 <floor>:
 800c320:	ec51 0b10 	vmov	r0, r1, d0
 800c324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c328:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c32c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c330:	2e13      	cmp	r6, #19
 800c332:	ee10 5a10 	vmov	r5, s0
 800c336:	ee10 8a10 	vmov	r8, s0
 800c33a:	460c      	mov	r4, r1
 800c33c:	dc32      	bgt.n	800c3a4 <floor+0x84>
 800c33e:	2e00      	cmp	r6, #0
 800c340:	da14      	bge.n	800c36c <floor+0x4c>
 800c342:	a333      	add	r3, pc, #204	; (adr r3, 800c410 <floor+0xf0>)
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	f7f3 ffa0 	bl	800028c <__adddf3>
 800c34c:	2200      	movs	r2, #0
 800c34e:	2300      	movs	r3, #0
 800c350:	f7f4 fbe2 	bl	8000b18 <__aeabi_dcmpgt>
 800c354:	b138      	cbz	r0, 800c366 <floor+0x46>
 800c356:	2c00      	cmp	r4, #0
 800c358:	da57      	bge.n	800c40a <floor+0xea>
 800c35a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c35e:	431d      	orrs	r5, r3
 800c360:	d001      	beq.n	800c366 <floor+0x46>
 800c362:	4c2d      	ldr	r4, [pc, #180]	; (800c418 <floor+0xf8>)
 800c364:	2500      	movs	r5, #0
 800c366:	4621      	mov	r1, r4
 800c368:	4628      	mov	r0, r5
 800c36a:	e025      	b.n	800c3b8 <floor+0x98>
 800c36c:	4f2b      	ldr	r7, [pc, #172]	; (800c41c <floor+0xfc>)
 800c36e:	4137      	asrs	r7, r6
 800c370:	ea01 0307 	and.w	r3, r1, r7
 800c374:	4303      	orrs	r3, r0
 800c376:	d01f      	beq.n	800c3b8 <floor+0x98>
 800c378:	a325      	add	r3, pc, #148	; (adr r3, 800c410 <floor+0xf0>)
 800c37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37e:	f7f3 ff85 	bl	800028c <__adddf3>
 800c382:	2200      	movs	r2, #0
 800c384:	2300      	movs	r3, #0
 800c386:	f7f4 fbc7 	bl	8000b18 <__aeabi_dcmpgt>
 800c38a:	2800      	cmp	r0, #0
 800c38c:	d0eb      	beq.n	800c366 <floor+0x46>
 800c38e:	2c00      	cmp	r4, #0
 800c390:	bfbe      	ittt	lt
 800c392:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c396:	fa43 f606 	asrlt.w	r6, r3, r6
 800c39a:	19a4      	addlt	r4, r4, r6
 800c39c:	ea24 0407 	bic.w	r4, r4, r7
 800c3a0:	2500      	movs	r5, #0
 800c3a2:	e7e0      	b.n	800c366 <floor+0x46>
 800c3a4:	2e33      	cmp	r6, #51	; 0x33
 800c3a6:	dd0b      	ble.n	800c3c0 <floor+0xa0>
 800c3a8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c3ac:	d104      	bne.n	800c3b8 <floor+0x98>
 800c3ae:	ee10 2a10 	vmov	r2, s0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	f7f3 ff6a 	bl	800028c <__adddf3>
 800c3b8:	ec41 0b10 	vmov	d0, r0, r1
 800c3bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c3c4:	f04f 33ff 	mov.w	r3, #4294967295
 800c3c8:	fa23 f707 	lsr.w	r7, r3, r7
 800c3cc:	4207      	tst	r7, r0
 800c3ce:	d0f3      	beq.n	800c3b8 <floor+0x98>
 800c3d0:	a30f      	add	r3, pc, #60	; (adr r3, 800c410 <floor+0xf0>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7f3 ff59 	bl	800028c <__adddf3>
 800c3da:	2200      	movs	r2, #0
 800c3dc:	2300      	movs	r3, #0
 800c3de:	f7f4 fb9b 	bl	8000b18 <__aeabi_dcmpgt>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	d0bf      	beq.n	800c366 <floor+0x46>
 800c3e6:	2c00      	cmp	r4, #0
 800c3e8:	da02      	bge.n	800c3f0 <floor+0xd0>
 800c3ea:	2e14      	cmp	r6, #20
 800c3ec:	d103      	bne.n	800c3f6 <floor+0xd6>
 800c3ee:	3401      	adds	r4, #1
 800c3f0:	ea25 0507 	bic.w	r5, r5, r7
 800c3f4:	e7b7      	b.n	800c366 <floor+0x46>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c3fc:	fa03 f606 	lsl.w	r6, r3, r6
 800c400:	4435      	add	r5, r6
 800c402:	4545      	cmp	r5, r8
 800c404:	bf38      	it	cc
 800c406:	18e4      	addcc	r4, r4, r3
 800c408:	e7f2      	b.n	800c3f0 <floor+0xd0>
 800c40a:	2500      	movs	r5, #0
 800c40c:	462c      	mov	r4, r5
 800c40e:	e7aa      	b.n	800c366 <floor+0x46>
 800c410:	8800759c 	.word	0x8800759c
 800c414:	7e37e43c 	.word	0x7e37e43c
 800c418:	bff00000 	.word	0xbff00000
 800c41c:	000fffff 	.word	0x000fffff

0800c420 <scalbn>:
 800c420:	b570      	push	{r4, r5, r6, lr}
 800c422:	ec55 4b10 	vmov	r4, r5, d0
 800c426:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c42a:	4606      	mov	r6, r0
 800c42c:	462b      	mov	r3, r5
 800c42e:	b99a      	cbnz	r2, 800c458 <scalbn+0x38>
 800c430:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c434:	4323      	orrs	r3, r4
 800c436:	d036      	beq.n	800c4a6 <scalbn+0x86>
 800c438:	4b39      	ldr	r3, [pc, #228]	; (800c520 <scalbn+0x100>)
 800c43a:	4629      	mov	r1, r5
 800c43c:	ee10 0a10 	vmov	r0, s0
 800c440:	2200      	movs	r2, #0
 800c442:	f7f4 f8d9 	bl	80005f8 <__aeabi_dmul>
 800c446:	4b37      	ldr	r3, [pc, #220]	; (800c524 <scalbn+0x104>)
 800c448:	429e      	cmp	r6, r3
 800c44a:	4604      	mov	r4, r0
 800c44c:	460d      	mov	r5, r1
 800c44e:	da10      	bge.n	800c472 <scalbn+0x52>
 800c450:	a32b      	add	r3, pc, #172	; (adr r3, 800c500 <scalbn+0xe0>)
 800c452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c456:	e03a      	b.n	800c4ce <scalbn+0xae>
 800c458:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c45c:	428a      	cmp	r2, r1
 800c45e:	d10c      	bne.n	800c47a <scalbn+0x5a>
 800c460:	ee10 2a10 	vmov	r2, s0
 800c464:	4620      	mov	r0, r4
 800c466:	4629      	mov	r1, r5
 800c468:	f7f3 ff10 	bl	800028c <__adddf3>
 800c46c:	4604      	mov	r4, r0
 800c46e:	460d      	mov	r5, r1
 800c470:	e019      	b.n	800c4a6 <scalbn+0x86>
 800c472:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c476:	460b      	mov	r3, r1
 800c478:	3a36      	subs	r2, #54	; 0x36
 800c47a:	4432      	add	r2, r6
 800c47c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c480:	428a      	cmp	r2, r1
 800c482:	dd08      	ble.n	800c496 <scalbn+0x76>
 800c484:	2d00      	cmp	r5, #0
 800c486:	a120      	add	r1, pc, #128	; (adr r1, 800c508 <scalbn+0xe8>)
 800c488:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c48c:	da1c      	bge.n	800c4c8 <scalbn+0xa8>
 800c48e:	a120      	add	r1, pc, #128	; (adr r1, 800c510 <scalbn+0xf0>)
 800c490:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c494:	e018      	b.n	800c4c8 <scalbn+0xa8>
 800c496:	2a00      	cmp	r2, #0
 800c498:	dd08      	ble.n	800c4ac <scalbn+0x8c>
 800c49a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c49e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c4a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c4a6:	ec45 4b10 	vmov	d0, r4, r5
 800c4aa:	bd70      	pop	{r4, r5, r6, pc}
 800c4ac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c4b0:	da19      	bge.n	800c4e6 <scalbn+0xc6>
 800c4b2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c4b6:	429e      	cmp	r6, r3
 800c4b8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c4bc:	dd0a      	ble.n	800c4d4 <scalbn+0xb4>
 800c4be:	a112      	add	r1, pc, #72	; (adr r1, 800c508 <scalbn+0xe8>)
 800c4c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1e2      	bne.n	800c48e <scalbn+0x6e>
 800c4c8:	a30f      	add	r3, pc, #60	; (adr r3, 800c508 <scalbn+0xe8>)
 800c4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ce:	f7f4 f893 	bl	80005f8 <__aeabi_dmul>
 800c4d2:	e7cb      	b.n	800c46c <scalbn+0x4c>
 800c4d4:	a10a      	add	r1, pc, #40	; (adr r1, 800c500 <scalbn+0xe0>)
 800c4d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0b8      	beq.n	800c450 <scalbn+0x30>
 800c4de:	a10e      	add	r1, pc, #56	; (adr r1, 800c518 <scalbn+0xf8>)
 800c4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4e4:	e7b4      	b.n	800c450 <scalbn+0x30>
 800c4e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c4ea:	3236      	adds	r2, #54	; 0x36
 800c4ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c4f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	4b0c      	ldr	r3, [pc, #48]	; (800c528 <scalbn+0x108>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	e7e8      	b.n	800c4ce <scalbn+0xae>
 800c4fc:	f3af 8000 	nop.w
 800c500:	c2f8f359 	.word	0xc2f8f359
 800c504:	01a56e1f 	.word	0x01a56e1f
 800c508:	8800759c 	.word	0x8800759c
 800c50c:	7e37e43c 	.word	0x7e37e43c
 800c510:	8800759c 	.word	0x8800759c
 800c514:	fe37e43c 	.word	0xfe37e43c
 800c518:	c2f8f359 	.word	0xc2f8f359
 800c51c:	81a56e1f 	.word	0x81a56e1f
 800c520:	43500000 	.word	0x43500000
 800c524:	ffff3cb0 	.word	0xffff3cb0
 800c528:	3c900000 	.word	0x3c900000

0800c52c <_init>:
 800c52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c52e:	bf00      	nop
 800c530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c532:	bc08      	pop	{r3}
 800c534:	469e      	mov	lr, r3
 800c536:	4770      	bx	lr

0800c538 <_fini>:
 800c538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c53a:	bf00      	nop
 800c53c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c53e:	bc08      	pop	{r3}
 800c540:	469e      	mov	lr, r3
 800c542:	4770      	bx	lr
