<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0157)http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=/netahtml/srchnum.htm&r=1&f=G&l=50&s1=6766345.WKU.&OS=PN/6766345&RS=PN/6766345 -->
<HTML><HEAD><TITLE>United States Patent: 6,766,345</TITLE>
<META http-equiv=Content-Type content="text/html; charset=gb2312">
<META content="MSHTML 6.00.2800.1505" name=GENERATOR></HEAD>
<BODY bgColor=#ffffff><A name=top></A>
<CENTER><IMG 
alt="[US Patent &amp; Trademark Office, Patent Full Text and Image Database]" 
src="United States Patent 6,766,345.files/patfthdr.gif"> <BR><!-- <IMG border=0 src=/netaicon/PTO/titlebar.gif><br> -->
<TABLE>
  <TBODY>
  <TR>
    <TD align=middle><A href="http://www.uspto.gov/patft/index.html"><IMG 
      alt=[Home] src="United States Patent 6,766,345.files/home.gif" border=0 
      valign="middle"></A> <A 
      href="http://patft.uspto.gov/netahtml/search-bool.html"><IMG 
      alt="[Boolean Search]" 
      src="United States Patent 6,766,345.files/boolean.gif" border=0 
      valign="middle"></A> <A 
      href="http://patft.uspto.gov/netahtml/search-adv.htm"><IMG 
      alt="[Manual Search]" 
      src="United States Patent 6,766,345.files/manual.gif" border=0 
      valign="middle"></A> <A 
      href="http://patft.uspto.gov/netahtml/srchnum.htm"><IMG 
      alt="[Number Search]" 
      src="United States Patent 6,766,345.files/number.gif" border=0 
      valign="middle"></A> <A 
      href="http://www.uspto.gov/patft/help/help.htm"><IMG alt=[Help] 
      src="United States Patent 6,766,345.files/help.gif" border=0 
      valign="middle"></A> </TD></TR>
  <TR>
    <TD align=middle><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PALL&amp;p=1&amp;u=/netahtml/srchnum.htm&amp;r=1&amp;f=G&amp;l=50&amp;s1=6766345.WKU.&amp;OS=PN/6766345&amp;RS=PN/6766345#bottom"><IMG 
      alt=[Bottom] src="United States Patent 6,766,345.files/bottom.gif" 
      border=0 valign="middle"></A> </TD></TR>
  <TR>
    <TD align=middle><A 
      href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//164.195.100.11/netacgi/nph-Parser?Sect1%3DPTO1%26Sect2%3DHITOFF%26d%3DPALL%26p%3D1%26u%3D%2Fnetahtml%2Fsrchnum.htm%26r%3D1%26f%3DG%26l%3D50%26s1%3D6766345.WKU.%26OS%3DPN%2F6766345&amp;backLabel1=Back%20to%20Document%3A%206,766,345"><IMG 
      alt="[View Shopping Cart]" 
      src="United States Patent 6,766,345.files/cart.gif" border=0 
      valign="middle"></A> <A 
      href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/AddToShoppingCart?docNumber=6,766,345&amp;backUrl1=http%3A//164.195.100.11/netacgi/nph-Parser?Sect1%3DPTO1%26Sect2%3DHITOFF%26d%3DPALL%26p%3D1%26u%3D%2Fnetahtml%2Fsrchnum.htm%26r%3D1%26f%3DG%26l%3D50%26s1%3D6766345.WKU.%26OS%3DPN%2F6766345&amp;backLabel1=Back%20to%20Document%3A%206,766,345"><IMG 
      alt="[Add to Shopping Cart]" 
      src="United States Patent 6,766,345.files/order.gif" border=0 
      valign="middle"></A> </TD></TR>
  <TR>
    <TD align=middle><A 
      href="http://patimg1.uspto.gov/.piw?Docid=06766345&amp;homeurl=http%3A%2F%2Fpatft.uspto.gov%2Fnetacgi%2Fnph-Parser%3FSect1%3DPTO1%2526Sect2%3DHITOFF%2526d%3DPALL%2526p%3D1%2526u%3D%2Fnetahtml%2Fsrchnum.htm%2526r%3D1%2526f%3DG%2526l%3D50%2526s1%3D6766345.WKU.%2526OS%3DPN%2F6766345%2526RS%3DPN%2F6766345&amp;PageNum=&amp;Rtype=&amp;SectionNum=&amp;idkey=27755668E000"><IMG 
      alt=[Image] src="United States Patent 6,766,345.files/image.gif" border=0 
      valign="middle"></A> <!-- <A HREF=""><img border=0 src="/netaicon/PTO/patbib.gif" valign=middle></A>
<BR><FONT SIZE=4 COLOR="#CC3300">F</FONT><FONT SIZE=2 COLOR="#CC3300">ULL </FONT><FONT SIZE=4 COLOR="#CC3300">T</FONT><FONT SIZE=2 COLOR="#CC3300">EXT </FONT><FONT SIZE=4 COLOR="#CC3300">F</FONT><FONT SIZE=2 COLOR="#CC3300">ORMAT</FONT></STRONG> --></TD></TR></TBODY></TABLE></CENTER>
<TABLE width="100%">
  <TBODY>
  <TR>
    <TD align=left width="50%">&nbsp;</TD>
    <TD vAlign=bottom align=right width="50%"><FONT size=-1>( 
      <STRONG>1</STRONG></FONT> <FONT size=-2>of</FONT> <STRONG><FONT 
      size=-1>1</STRONG> )</FONT></TD></TR></TBODY></TABLE>
<HR>

<TABLE width="100%">
  <TBODY>
  <TR>
    <TD align=left width="50%"><B>United States Patent </B></TD>
    <TD align=right width="50%"><B><B><I>6,766,345</I></B> </B></TD></TR>
  <TR>
    <TD align=left width="50%"><B>Stein , &nbsp; et al.</B> <!-- 2: Stein; Yosef
,Primo; Haim
,Kablotsky; Joshua A.
,
<br>Stein, ;, , ,  --></TD>
    <TD align=right width="50%"><B>July 20, 2004 </B></TD></TR></TBODY></TABLE>
<HR>
<FONT size=+1>Galois field multiplier system </FONT><BR><BR>
<CENTER><B>Abstract</B></CENTER>
<P>A Galois field multiplier system includes a multiplier circuit for 
multiplying two polynomials with coefficients over a Galois field to obtain 
their product; a Galois field linear transformer circuit responsive to the 
multiplier circuit for predicting the modulo remainder of the polynomial product 
for an irreducible polynomial; and a storage circuit for supplying to the Galois 
field linear transformer circuit a set of coefficients for predicting the modulo 
remainder for predetermined irreducible polynomial. </P>
<HR>

<TABLE width="100%">
  <TBODY>
  <TR>
    <TD vAlign=top align=left width="10%">Inventors: </TD>
    <TD align=left width="90%"><B>Stein; Yosef</B> (Sharon, MA); <B>Primo; 
      Haim</B> (Tikwa, IL); <B>Kablotsky; Joshua A.</B> (Sharon, MA) </TD></TR>
  <TR>
    <TD vAlign=top align=left width="10%">Assignee: </TD>
    <TD align=left width="90%"><B>Analog Devices, Inc.</B> (Norwood, MA) 
</TD></TR>
  <TR>
    <TD vAlign=top noWrap align=left width="10%">Appl. No.: </TD>
    <TD align=left width="90%"><B>060699</B></TD></TR>
  <TR>
    <TD vAlign=top align=left width="10%">Filed: </TD>
    <TD align=left width="90%"><B>January 30, 2002</B></TD></TR></TBODY></TABLE>
<P>
<TABLE width="100%">
  <TBODY>
  <TR>
    <TD vAlign=top align=left width="40%"><B>Current U.S. Class:</B></TD>
    <TD vAlign=top align=right width="60%"><B>708/492</B> </TD></TR>
  <TR>
    <TD vAlign=top align=left width="40%"><B>Intern'l Class: </B></TD>
    <TD vAlign=top align=right width="60%">G06F 007/00</TD></TR>
  <TR>
    <TD vAlign=top align=left width="40%"><B>Field of Search: </B></TD>
    <TD vAlign=top align=right width="60%">708/491,492 </TD></TR></TBODY></TABLE>
<HR>

<CENTER><B>References Cited <A 
href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=0&amp;f=S&amp;l=50&amp;d=CR04&amp;Query=ref/6,766,345">[Referenced 
By]</A></B></CENTER>
<HR>

<CENTER><B>U.S. Patent Documents</B></CENTER>
<TABLE width="100%">
  <TBODY>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F3303477">3303477</A></TD>
    <TD width="25%">Feb., 1967</TD>
    <TD align=left width="25%">Voigt. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F3805037">3805037</A></TD>
    <TD width="25%">Apr., 1974</TD>
    <TD align=left width="25%">Ellison. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F4722050">4722050</A></TD>
    <TD width="25%">Jan., 1988</TD>
    <TD align=left width="25%">Lee et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F4847801">4847801</A></TD>
    <TD width="25%">Jul., 1989</TD>
    <TD align=left width="25%">Tong. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F4852098">4852098</A></TD>
    <TD width="25%">Jul., 1989</TD>
    <TD align=left width="25%">Brechard et al.</TD>
    <TD align=right width="25%">714/782. </TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F4918638">4918638</A></TD>
    <TD width="25%">Apr., 1990</TD>
    <TD align=left width="25%">Matsumoto et al.</TD>
    <TD align=right width="25%">708/492. </TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5095525">5095525</A></TD>
    <TD width="25%">Mar., 1992</TD>
    <TD align=left width="25%">Almgren et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5214763">5214763</A></TD>
    <TD width="25%">May., 1993</TD>
    <TD align=left width="25%">Blaner et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5379243">5379243</A></TD>
    <TD width="25%">Jan., 1995</TD>
    <TD align=left width="25%">Greenberger et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5386523">5386523</A></TD>
    <TD width="25%">Jan., 1995</TD>
    <TD align=left width="25%">Crook et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5446850">5446850</A></TD>
    <TD width="25%">Aug., 1995</TD>
    <TD align=left width="25%">Jeremiah et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5689452">5689452</A></TD>
    <TD width="25%">Nov., 1997</TD>
    <TD align=left width="25%">Cameron. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5832290">5832290</A></TD>
    <TD width="25%">Nov., 1998</TD>
    <TD align=left width="25%">Gostin et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F5996057">5996057</A></TD>
    <TD width="25%">Nov., 1999</TD>
    <TD align=left width="25%">Scales, III et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6049815">6049815</A></TD>
    <TD width="25%">Apr., 2000</TD>
    <TD align=left width="25%">Lambert et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6199086">6199086</A></TD>
    <TD width="25%">Mar., 2001</TD>
    <TD align=left width="25%">Dworkin et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6199087">6199087</A></TD>
    <TD width="25%">Mar., 2001</TD>
    <TD align=left width="25%">Blake et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6223320">6223320</A></TD>
    <TD width="25%">Apr., 2001</TD>
    <TD align=left width="25%">Dubey et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6230179">6230179</A></TD>
    <TD width="25%">May., 2001</TD>
    <TD align=left width="25%">Dworkin et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6246768">6246768</A></TD>
    <TD width="25%">Jun., 2001</TD>
    <TD align=left width="25%">Kim. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6349318">6349318</A></TD>
    <TD width="25%">Feb., 2002</TD>
    <TD align=left width="25%">Vanstone et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6434662">6434662</A></TD>
    <TD width="25%">Aug., 2002</TD>
    <TD align=left width="25%">Greene et al.</TD>
    <TD align=right width="25%">711/108. </TD></TR>
  <TR>
    <TD width="25%"><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-bool.html&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;RefSrch=yes&amp;Query=PN%2F6587864">6587864</A></TD>
    <TD width="25%">Jul., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20020041685'.PGNR.&amp;OS=DN/20020041685&amp;RS=DN/20020041685">2002/0041685</A></TD>
    <TD width="25%">Apr., 2002</TD>
    <TD align=left width="25%">McLoone et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20020147825'.PGNR.&amp;OS=DN/20020147825&amp;RS=DN/20020147825">2002/0147825</A></TD>
    <TD width="25%">Oct., 2002</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030103626'.PGNR.&amp;OS=DN/20030103626&amp;RS=DN/20030103626">2003/0103626</A></TD>
    <TD width="25%">Jun., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030110196'.PGNR.&amp;OS=DN/20030110196&amp;RS=DN/20030110196">2003/0110196</A></TD>
    <TD width="25%">Jun., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030115234'.PGNR.&amp;OS=DN/20030115234&amp;RS=DN/20030115234">2003/0115234</A></TD>
    <TD width="25%">Jun., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030133568'.PGNR.&amp;OS=DN/20030133568&amp;RS=DN/20030133568">2003/0133568</A></TD>
    <TD width="25%">Jul., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030140211'.PGNR.&amp;OS=DN/20030140211&amp;RS=DN/20030140211">2003/0140211</A></TD>
    <TD width="25%">Jul., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030140212'.PGNR.&amp;OS=DN/20030140212&amp;RS=DN/20030140212">2003/0140212</A></TD>
    <TD width="25%">Jul., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030140213'.PGNR.&amp;OS=DN/20030140213&amp;RS=DN/20030140213">2003/0140213</A></TD>
    <TD width="25%">Jul., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD IDTH="25%"><A 
      href="http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PG01&amp;p=1&amp;u=%2Fnetahtml%2FPTO%2Fsrchnum.html&amp;r=1&amp;f=G&amp;l=1&amp;s1='20030149857'.PGNR.&amp;OS=DN/20030149857&amp;RS=DN/20030149857">2003/0149857</A></TD>
    <TD width="25%">Aug., 2003</TD>
    <TD align=left width="25%">Stein et al. </TD>
    <TD align=right width="25%"></TD></TR>
  <TR>
    <TD align=middle colSpan=4><B>Foreign Patent Documents</B></TD></TR>
  <TR>
    <TD width="25%">1 246 389</TD>
    <TD width="25%">Oct., 2002</TD>
    <TD align=left width="25%">EP. </TD>
    <TD align=right width="25%"></TD></TR></TBODY></TABLE><BR>
<TABLE width="90%"><BR>
  <CENTER><B>Other References</B></CENTER>
  <TBODY>
  <TR>
    <TD align=left><BR>Viktor Fischer, Realization of the Round 2 AES 
      Candidates Using Altera FPGA, (Jan. 26, 2001) 
      &lt;http://csrc.nist.gov/CryptoToolkit/aes/roun2/conf3/papers/24-vfischer. 
      pdf&gt; (Micronic--Kosice, Slovakia). <BR>Maire McLoone and J.V. McCanny, 
      High Performance Single-Chip FPGA Rijndael Algorithm Implementations, CHES 
      2001 PROC, LNCS 2162, 65-76 (.cedilla..K. Ko.cedilla. et al. eds. May 16, 
      2001). <BR>Elixent, Changing the Electronic Landscape (2001) 
      &lt;http://www.elixent.com&gt; (elixent--Bristol, UK). <BR>Elixent 
      Application Note JPEG Codec (Dec. 9, 2002) 
      &lt;http://www.elixent.com/assets/jpeg-coder.pdf&gt; (elixent--Bristol, 
      UK). <BR>U.S. patent application Ser. No. 10/440,330, Stein et al., filed 
      May 16, 2003. <BR>U.S. patent application Ser. No. 10/395,620, Stein et 
      al., filed Mar. 24, 2003. <BR>V. Baumgarte et al., PACT XPP--A 
      Self-Reconfigurable Data Processing Architecture (Jun. 2001) 
      &lt;http://www.pactcorp.com/xneu/download/ersa01.pdf&gt;(PACT XPP--Santa 
      Clara, CA). <BR>PACT Informationstechnologie GmbH, The XPP White Paper 
      Release 2.1 (Mar. 27, 2002) 
      &lt;http://www.pactcorp.com/xneu/download/xpp_white_paper.pdf&gt;(PACT 
      XPP--Santa Clara, CA). </TD></TR></TBODY></TABLE><BR><I>Primary Examiner:</I> 
Ngo; Chuong Dinh <BR><I>Attorney, Agent or Firm:</I> Iandiorio &amp; Teska <BR>
<HR>

<CENTER><B><I>Parent Case Text</B></I></CENTER>
<HR>
<BR><BR>RELATED APPLICATIONS <BR><BR>This application claims priority from U.S. 
Provisional Application Serial No. 60/334,662, filed on Nov. 30, 2001 to Stein 
et al., entitled GF2-ALU. This application also claims priority from U.S. 
Provisional Application Serial No. 60/334,510, entitled PARALLEL GALOIS FIELD 
MULTIPLIER filed Nov. 30, 2001 to Stein et al. 
<HR>

<CENTER><B><I>Claims</B></I></CENTER>
<HR>
<BR><BR>What is claimed is: <BR><BR>1. A Galois field multiplier system 
comprising: <BR><BR>a multiplier circuit for multiplying two polynomials with 
coefficients over a Galois field to obtain their product; <BR><BR>a Galois field 
linear transformer circuit having a plurality of cells and responsive to said 
multiplier circuit for predicting the modulo remainder of the polynomial product 
for an irreducible polynomial; and <BR><BR>a storage circuit configured to 
independently program each of said cells for supplying to said Galois field 
linear transformer circuit a set of coefficients for predicting the modulo 
remainder for a predetermined irreducible polynomial. <BR><BR>2. The Galois 
field multiplier system of claim 1 in which said Galois field linear transformer 
circuit divides said polynomial product by said irreducible polynomial to obtain 
said modulo remainder. <BR><BR>3. The Galois field multiplier system of claim 1 
in which said multiplier circuit includes and AND logic circuit for each term of 
said polynomial product to effect a Galois multiplier. <BR><BR>4. The Galois 
field multiplier system of claim 1 in which said multiplier circuit includes an 
exclusive OR logic circuit for each pair of terms in said polynomial product to 
effect a Galois summation. <BR><BR>5. The Galois field multiplier system of 
claim 1 in which said Galois field linear transformer circuit includes a matrix 
responsive to a number of input bits in one or more bit streams and having a 
plurality of outputs for providing the Galois field linear transformation of 
those bits; said matrix including a plurality of cells, each cell including an 
exclusive OR logic circuit, an AND logic circuit having an output connected to 
the exclusive OR logic circuit and an input connected to one of said input bits, 
said storage circuit providing said set of coefficients for setting the matrix 
to obtain a multicycle Galois field linear transformation of the inputs in a 
single cycle. <BR><BR>6. The Galois field multiplier system of claim 1 in which 
said Galois field linear transformer includes a plurality of Galois field 
transformer units and said storage circuit supplies said coefficients in 
parallel to said Galois field transformer units. <BR><BR>7. The Galois field 
multiplier system of claim 1 in which said Galois field linear transformer 
includes a plurality of Galois field transformer units and said storage circuit 
includes a plurality of storage units one associated with each of said Galois 
field linear transformer units. 
<HR>

<CENTER><B><I>Description</B></I></CENTER>
<HR>
<BR><BR>FIELD OF THE INVENTION <BR><BR>This invention relates to a Galois field 
multiplier system. <BR><BR>BACKGROUND OF THE INVENTION <BR><BR>Multiplication of 
polynomials with coefficients in Galois fields (GF) is widely used in 
communication systems for Reed Solomon (RS) coding and in advanced encryption 
standards (AES). Galois field multiplication is difficult and time consuming for 
traditional digital signal processors (DSP) to perform. DSP's are optimized for 
finite impulse response (FIR) filtering and other multiply accumulate (MAC) 
intensive operations, but do not efficiently process Galois field types of 
operations. One approach uses straight forward polynomial multiplication and 
division over the Galois field using linear feedback shift registers (LFSR's) 
which process one bit at a time. This is a very slow process. For example, in 
broadband communication for AES types of applications, where the bit rate is up 
to 40 megabits per second, there will be up to 5 million GF multiplications per 
second (MPS) and each multiplication may require many e.g. 60-100 operations. 
Another approach uses look-up tables to perform the Galois field multiplication. 
Typically, this approach requires 10-20 or more cycles which for 5 mps results 
in a somewhat lower but still very large number of operations e.g. 
20.times.5=100 mps or more. Reed-Solomon codes have been widely accepted as the 
preferred error control coding scheme for broadband networks. A programmable 
implementation of a Reed-Solomon encoder and decoder is an attractive solution 
as it offers the system designer the unique flexibility to trade-off the data 
bandwidth and the error correcting capability that is desired based on the 
condition of the channel. The first step in Reed-Solomon decoding is the 
computing of the syndromes. The syndromes can be formally defined as Si=R mod G 
where i=(0,1 . . . 15). The received code word may be expressed in polynomial 
form as R.sub.i =r.sub.o X.sup.N-1 +r.sub.1 X.sup.N-2 + . . . r.sub.N-1 where 
the length of the received word is N. It can be seen that computing the syndrome 
amounts to polynomial evaluation over Galois field at the roots as defined by 
the j'.sup.th power of the i'.sup.th root of the generator polynomial. For each 
received word in the Reed-Solomon Algorithm there are sixteen syndromes to be 
calculated which raise the operations by a factor of sixteen to 1.6 
GIGA-operations per second-not practical on current microprocessors. Using the 
straight forward multiplication instead of the look-up tables raises the 
operation rate to 6.4 GIGA-operations per second. The need for Galois field 
multiplications is increasing dramatically with the expansion of the 
communications field and the imposition of encryption requirements on the 
communication data. This further complicates the matter because each 
domain-error checking, encryption-needs Galois field multiplication over a 
different Galois field which requires different sets of look-up tables. 
<BR><BR>BRIEF SUMMARY OF THE INVENTION <BR><BR>It is therefore an object of this 
invention to provide a new and improved Galois field multiplier system. 
<BR><BR>It is a her object of this invention to provide such a new and improved 
Galois field multiplier system which is much faster than current look-up tables 
and linear feedback shift registers (LFSR) implementations. <BR><BR>It is a 
further object of this invention to provide such a new and improved Galois field 
multiplier system which reduces the amount of storage required. <BR><BR>It is a 
further object of this invention to provide such a new and improved Galois field 
multiplier system which dramatically reduces the number of required operations 
per second. <BR><BR>It is a further object of this invention to provide such a 
new and improved Galois field multiplier system which can reduce the required 
operation to a fraction of a cycle. <BR><BR>The invention results from the 
realization that a Galois field multiplication can be effected by doing more 
then one Galois field multiplication in a cycle in two steps: first, the 
multiplication of the two polynomials with coefficients over a Galois field to 
obtain their product, and second, the division of their product by a 
predetermined irreducible polynomial to obtain the modulo remainder and the 
further realization that such a Galois field multiplication can be achieved with 
a system that has a Galois field linear transformer circuit which responds to 
the multiplication product to predict the modulo remainder and a storage circuit 
which supplies to the Galois field linear transformer circuit a set of 
coefficients for predicting the modulo remainder for a predetermined irreducible 
polynomial. <BR><BR>This invention features a Galois field multiplier system 
including a multiplier circuit for multiplying two polynomials with coefficients 
over a Galois field to obtain their product and a Galois field linear 
transformer circuit responsive to the multiplier circuit for predicting the 
modulo remainder of the polynomial product for an irreducible polynomial. A 
storage circuit supplies to the Galois field linear transformer circuit a set of 
coefficients for predicting the modulo remainder for a predetermined irreducible 
polynomial. <BR><BR>In a preferred embodiment, the Galois field linear 
transformer circuit may divide the polynomial product by the irreducible 
polynomial to obtain the modulo remainder. The multiplier circuit may include an 
AND-logic circuit for each term of the polynomial product to effect the Galois 
multiplication. The mulitplier circuit may include an exclusive Or-logic circuit 
for each pair of terms in the polynomial product to effect the Galois summation. 
The Galois field linear transformer circuit may include a Galois field linear 
transformer including a matrix responsive to a number of input bits in one or 
more bit streams and having a plurality of outputs for providing the Galois 
field linear transformation of those bits. The matrix may include a plurality of 
cells, each cell including an exclusive OR-logic circuit and an AND-logic 
circuit having an output connected to the exclusive OR-logic circuit and an 
input connected to one of the input bits. The Galois field linear transformer 
circuit may include a plurality of Galois field transformer units and the 
storage circuit may supply the coefficients in parallel to the Galois field 
transformer units. The Galois field linear transformer circuit may include a 
plurality of storage units, one associated with each of the Galois field linear 
transformer units. Wherein the storage circuit provides an input to the 
AND-logic circuit for setting the matrix to obtain a multi-cycle Galois field 
linear transformation of the inputs in a single cycle. <BR><BR>BRIEF DESCRIPTION 
OF THE DRAWINGS <BR><BR>Other objects, features and advantages will occur to 
those skilled in the art from the following description of a preferred 
embodiment and the accompanying drawings, in which: <BR><BR>FIG. 1 is a 
schematic block diagram of a Galois field multiplier system according to this 
invention; <BR><BR>FIG. 1A is a schematic diagram of Galois field linear 
transformer unit of FIG. 1 showing the programming of its cells and those of the 
associated storage cells to achieve the predicted result; <BR><BR>FIG. 2 is a 
schematic diagram of a polynomial multiplier cell that multiplies polynomials 
with coefficients in GF(2.sup.n) for the multiplier circuit of FIG. 1; 
<BR><BR>FIG. 3 is a schematic diagram of a storage device for the storage 
circuit of FIG. 1; <BR><BR>FIG. 4 is a schematic diagram of a cell of the Galois 
field linear transformer circuit of FIG. 1; <BR><BR>FIG. 4A is a schematic 
diagram of an alternative construction of a Galois field linear transformer unit 
cell which performs logical AND functions without a specific AND gate; 
<BR><BR>FIG. 5 is a schematic diagram of a Galois field multiplier system 
according to this invention associated with a digital signal processor (DSP); 
and <BR><BR>FIG. 6 is a schematic block diagram of a Galois field multiplier 
system according to this invention integrally formed with GF arithmetic logic 
unit. <BR><BR>PREFERRED EMBODIMENT <BR><BR>A Galois field GF(n) is a set of 
elements on which two binary operations can be performed. Addition and 
multiplication must satisfy the commutative, associative and distributive laws. 
A field with a finite number of elements is a finite field. An example of a 
binary field is the set {0,1} under modulo 2 addition and modulo 2 
multiplication and is denoted GF(2). The modulo 2 addition and multiplication 
operations are defined by the tables shown in the following figure. The first 
row and the first column indicate the inputs to the Galois field adder and 
multiplier. For e.g. 1+1=0 and 1*1=1. <PRE>                     Modulo 2 Addition (XOR)
                +               0               1
                0               0               1
                1               1               0
                  Modulo 2 Multiplication (AND)
                *               0               1
                0               0               0
                1               0               1
</PRE><BR><BR>In general, if p is any prime number then it can be shown that 
GF(p) is a finite field with p elements and that GF(p.sup.m) is an extension 
field with p.sup.m elements. In addition, the various elements of the field can 
be generated as various powers of one field element, .alpha., by raising it to 
different powers. For example GF(256) has 256 elements which can all be 
generated by raising the primitive element, .alpha., to the 256 different 
powers. <BR><BR>In addition, polynomials whose coefficients are binary belong to 
GF(2). A polynomial over GF(2) of degree m is said to be irreducible if it is 
not divisible by any polynomial over GF(2) of degree less than m but greater 
than zero. The polynomial F(X)=X.sup.2 +X+1 is an irreducible polynomial as it 
is not divisible by either X or X+1. An irreducible polynomial of degree m which 
divides X.sup.2m-1 +1, is known as a primitive polynomial. For a given m, there 
may be more than one primitive polynomial. An example of a primitive polynomial 
for m=8, which is often used in most communication standards is F(X)=x.sup.8 
+x.sup.4 +x.sup.3 +x.sup.2 +x+1. <BR><BR>Galois field addition is easy to 
implement in software, as it is the same as modulo addition. For example, if 29 
and 16 are two elements in GF(2.sup.8) then their addition is done simply as an 
XOR operation as follows: 29(11101).sym.16(10000)=13(01101). <BR><BR>Galois 
field multiplication on the other hand is a bit more complicated as shown by the 
following example, which computes all the elements of GF(2.sup.4), by repeated 
multiplication of the primitive element .alpha.. To generate the field elements 
for GF(2.sup.4) a primitive polynomial G(x) of degree m=4 is chosen as follows 
G(x)=X.sup.4 +X+1. In order to make the multiplication be modulo so that the 
results of the multiplication are still elements of the field, any element that 
has the fifth bit set is brought into a 4-bit result using the following 
identity F(.alpha.)=.alpha..sup.4 +.alpha.+1=0. This identity is used repeatedly 
to form the different elements of the field, by setting .alpha..sup.4 
=1+.alpha.. Thus the elements of the field can be enumerated as follows: 
<BR><BR>{0, 1, .alpha., .alpha..sup.2, .alpha..sup.3,1+.alpha., 
.alpha.+.alpha..sup.2, .alpha..sup.2 +.alpha..sup.3, 1+.alpha.+.alpha..sup.3, . 
. . 1+.alpha..sup.3 } <BR><BR>since .alpha. is the primitive element for 
GF(2.sup.4) it can be set to 2 to generate the field elements of GF(2.sup.4) as 
{0,1,2,3,4,8,3,6,7,12,11 . . . 9}. <BR><BR>It can be seen that Galois field 
polynomial multiplication can be implemented in two basic steps. The first is a 
calculation of the polynomial product c(x)=a(x)*b(x) which is algebraically 
expanded, and like powers are collected (addition corresponds to an XOR 
operation between the corresponding terms) to give c(x). <BR><BR>For example 
c(x)=(a.sub.3 x.sup.3 +a.sub.2 x.sup.2 +a.sub.1 x.sup.1 +a.sub.0)*(b.sub.3 
x.sup.3 +b.sub.2 x.sup.3 +b.sub.1 x.sup.1 +b.sub.0) C(x)=c.sub.6 x.sup.6 
+c.sub.5 x.sup.5 +c.sub.4 x.sup.4 +c.sub.3 x.sup.3 +c.sub.2 x.sup.2 +c.sub.1 
x.sup.1 +c.sub.0 where: <BR><BR>Chart I <BR><BR>c.sub.0 =a.sub.0 *b.sub.0 
<BR><BR>c.sub.1 =a.sub.1 *b.sub.0.sym.a.sub.0 *b.sub.1 <BR><BR>c.sub.2 =a.sub.2 
*b.sub.0.sym.a.sub.1 *b.sub.1.sym.a.sub.0 *b.sub.2 <BR><BR>c.sub.3 =a.sub.3 
*b.sub.0.sym.a.sub.2 *b.sub.1.sym.a.sub.1 *b.sub.2.sym.a.sub.0 *b.sub.3 
<BR><BR>c.sub.4 =a.sub.3 *b.sub.1.sym.a.sub.2 *b.sub.2.sym.a.sub.1 *b.sub.3 
<BR><BR>c.sub.5 =a.sub.3 *b.sub.2.sym.a.sub.2 *b.sub.3 <BR><BR>c.sub.6 =a.sub.3 
*b.sub.3 <BR><BR>The second is the calculation of d(x)=c(x) modulo p(x). 
<BR><BR>To illustrate, multiplications are performed with the multiplication of 
polynomials modulo an irreducible polynomial. For example: (if m(x)=x.sup.8 
+x.sup.4 +x.sup.3 +x+1) <BR><BR>{57}*{83}={c1} because, ##EQU1## <BR><BR>An 
improved Galois field multiplier system 10, FIG. 1 foreclosing on this approach 
includes a multiplier circuit 12 for multiplying two polynomials x.sub.0 
-x.sub.7 in R1 register 14 with the polynomials y.sub.0 -y.sub.7 in R0 register 
16 with coefficients over a Galois field to obtain their product. Multiplier 
circuit 12 actually includes a plurality of multiplier cells 12a, 12b, 12c . . . 
12n. <BR><BR>Each term includes an AND function as represented by an * and each 
pair of terms are combined with a logical exclusive OR as indicated by a .sym.. 
This product as represented in Chart I is submitted to a Galois field linear 
transformer circuit 18 which may include a number of Galois field linear 
transformer units 18a, 18b, 18c, . . . 18n each composed of 15.times.8 cells 35, 
which respond to the product produced by the multiplier circuit 12 to predict 
the modulo remainder of the polynomial product for a predetermined irreducible 
polynomial. The x.sub.0, y.sub.0 multiplication is performed in unit 18a, the 
x.sub.1, y.sub.1 in unit 18b, the x.sub.2, y.sub.2 in unit 18c, and the x.sub.n, 
y.sub.n in unit 18n. The operation of this unique Galois field linear 
transformer circuit and each of its transformer units is explained in U.S. 
Patent Application to Stein et al. entitled GALOIS FIELD LINEAR TRANSFORMER 
which is incorporated herein in its entirety by this reference. Each of the 
Galois field linear transformer units predicts the modulo remainder by dividing 
the polynomial product by an irreducible polynomial. That irreducible polynomial 
maybe, for example, anyone of those shown in Chart II. <BR><BR>Chart II 
<BR><BR>:GF(2.sup.1) <BR><BR>0x3 (x+1) <BR><BR>:GF(2.sup.2) <BR><BR>0x7 (x.sup.2 
+x+1) <BR><BR>:GF(2.sup.3) <BR><BR>0xB (x.sup.3 +x+1) <BR><BR>0xD (x.sup.3 
+x.sup.2 +1) <BR><BR>:GF(2.sup.4) <BR><BR>0x13 (x.sup.4 +x+1) <BR><BR>0x19 
(x.sup.4 +x.sup.3 +1) <BR><BR>:GF(2.sup.5) <BR><BR>0x25 (x.sup.5 +x.sup.2 +1) 
<BR><BR>0x29 (x.sup.5 +x.sup.3 +1) <BR><BR>0x2F (x.sup.5 +x.sup.3 +x.sup.2 +x+1) 
<BR><BR>0x37 (x.sup.5 +x.sup.4 +x.sup.2 +x+1) <BR><BR>0x3B (x.sup.5 +x.sup.4 
+x.sup.3 +x+1) <BR><BR>0x3D (x.sup.5 +x.sup.4 +x.sup.3 +x.sup.2 +1) 
<BR><BR>:GF(2.sup.6) <BR><BR>0x43 (x.sup.6 +x+1) <BR><BR>0x5B (x.sup.6 +x.sup.4 
+x.sup.3 +x+1) <BR><BR>0x61 (x.sup.6 +x.sup.5 +1) <BR><BR>0x67 (x.sup.6 +x.sup.5 
+x.sup.2 +x+1) <BR><BR>0x6D (x.sup.6 +x.sup.5 +x.sup.3 +x.sup.2 +1) <BR><BR>0x73 
(x.sup.6 +x.sup.5 +x.sup.4 +x+1) <BR><BR>:GF(2.sup.7) <BR><BR>0x83 (x.sup.7 
+x+1) <BR><BR>0x89 (x.sup.7 +x.sup.3 +1) <BR><BR>0x8F (x.sup.7 +x.sup.3 +x.sup.2 
+x+1) <BR><BR>0x91 (x.sup.7 +x.sup.4 +1) <BR><BR>0x9D (x.sup.7 +x.sup.4 +x.sup.3 
+x.sup.2 +1) <BR><BR>0xA7 (x.sup.7 +x.sup.5 +x.sup.2 +x+1) <BR><BR>0xAB (x.sup.7 
+x.sup.5 +x.sup.3 +x+1) <BR><BR>0xB9 (x.sup.7 +x.sup.5 +x.sup.4 +x.sup.3 +1) 
<BR><BR>0xBF (x.sup.7 +x.sup.5 +x.sup.4 +x.sup.3 +x.sup.2 +x+1) <BR><BR>0xC1 
(x.sup.7 +x.sup.6 +1) <BR><BR>0xCB (x.sup.7 +x.sup.6 +x.sup.3 +x+1) <BR><BR>0xD3 
(x.sup.7 +x.sup.6 +x.sup.4 +x+1) <BR><BR>0xE5 (x.sup.7 +x.sup.6 +x.sup.5 
+x.sup.2 +1) <BR><BR>0xF1 (x.sup.7 +x.sup.6 +x.sup.5 +x.sup.4 +1) <BR><BR>0xF7 
(x.sup.7 +x.sup.6 +x.sup.5 +x.sup.4 +x.sup.2 +x+1) <BR><BR>0xFD (x.sup.7 
+x.sup.6 +x.sup.5 +x.sup.4 +x.sup.3 +x.sup.2 +1) <BR><BR>:GF(2.sup.8) 
<BR><BR>0x11D (x.sup.8 +x.sup.4 +x.sup.3 +x.sup.2 +1) <BR><BR>0x12B (x.sup.8 
+x.sup.5 +x.sup.3 +x+1) <BR><BR>0x12D (x.sup.8 +x.sup.5 +x.sup.3 +x.sup.2 +1) 
<BR><BR>0x14D (x.sup.8 +x.sup.6 +x.sup.3 +x.sup.2 +1) <BR><BR>0x15F (x.sup.8 
+x.sup.6 +x.sup.4 +x.sup.3 +x.sup.2 +x+1) <BR><BR>0x163 (x.sup.8 +x.sup.6 
+x.sup.5 +x+1) <BR><BR>0x165 (x.sup.8 +x.sup.6 +x.sup.5 +x.sup.2 +1) 
<BR><BR>0x169 (x.sup.8 +x.sup.6 +x.sup.5 +x.sup.3 +1) <BR><BR>0x171 (x.sup.8 
+x.sup.6 +x.sup.5 +x.sup.4 +1) <BR><BR>0x187 (x.sup.8 +x.sup.7 +x.sup.2 +x+1) 
<BR><BR>0x18D (x.sup.8 +x.sup.7 +x.sup.3 +x.sup.2 +1) <BR><BR>0x1A9 (x.sup.8 
+x.sup.7 +x.sup.5 +x.sup.3 +1) <BR><BR>0x1C3 (x.sup.8 +x.sup.7 +x.sup.6 +x+1) 
<BR><BR>0x1CF (x.sup.8 +x.sup.7 +x.sup.5 +x.sup.3 +x.sup.2 +x+1) <BR><BR>0x1E7 
(x.sup.8 +x.sup.7 +x.sup.6 +x.sup.5 +x.sup.2 +x+1) <BR><BR>0x1F5 (x.sup.8 
+x.sup.7 +x.sup.5 +x.sup.4 +x.sup.2 +1) <BR><BR>The Galois field multiplier 
presented where GF(2.sup.8) is capable of performing with all powers 2.sup.8 and 
under as shown in Chart II. For lower polynomials the coefficients at higher 
than the chosen power will be zeros, e.g., if GF(2.sup.5) is implemented 
coefficients between GF(2.sup.5) and GF(2.sup.8) will be zero. Then the 
prediction won't be made above that level. <BR><BR>For this particular example, 
the irreducible or primitive polynomial 0x11D in group GF MUL 8 has been chosen. 
A storage circuit 20 supplies to the Galois field linear transformer circuit a 
set of coefficients for predicting the modulo remainder for that particular 
primitive or irreducible polynomial. For a Galois field GF(2.sup.8) with 
primitive polynomial 0x1DD the storage circuit 20 produces the matrix setup 
values as shown in FIG. 1A where each crossing of lines, e.g., 22 represents a 
cell 35 of linear transformer units 18a, 18b, . . . 18n. Each enlarged dot 24 
indicates a cell which has been enabled by the presence of a 1 in the associated 
storage cell 26 in storage circuit 20. The programming of the storage cells 26 
of circuit 20 to provide the proper pattern of 1's to produce the prediction in 
one cycle of the modulo operation of the irreducible polynomial is shown in 
column 28. The matrix shown in FIG. 1A is an array of fifteen inputs and eight 
outputs. Eight outputs represent one byte and the fifteen inputs c.sub.0 
-c.sub.14 are one less than the modulo to keep the results within the eight bit 
field. <BR><BR>An example of the GF multiplication according to this invention 
occurs as follows: <PRE>        Before GF( ) multiplication; After GF9( ) multiplication;
        Polynomial 0x11d           Polynomial 0x11d
        ##EQU2##                   ##EQU3##
</PRE><BR><BR>Each cell 29, FIG. 2, of the polynomial multiplier circuit 12 
includes a number of AND gates 30, one for each term of the polynomial product 
and an exclusive OR gate 32 one for each pair of terms in the polynomial 
product. AND gate 30 executes the multiplication while exclusive OR gate 32 
effect the summation. Each cell 35 receives an input I from the previous cell 
and provides an output to the next cell. The first cell input is grounded. Each 
cell, 33, FIG. 3, of storage circuit 20 includes a flip-flop 34 having a data, 
D, input, a Wr, Clock, input, and a Q output, enable. Each cell of the Galois 
field linear transformer circuit and each of the one or more units of the Galois 
field linear transformer circuit includes a cell 35, FIG. 4, having an AND gate 
36 and an exclusive OR gate 38. As also explained in U.S. Patent Application 
entitled GALOIS FIELD LINEAR TRANSFORMER to Stein et al., filed Jan. 18, 2002, 
incorporated herein in its entirety by this reference, in each of the cells 29, 
33, and 35 the specific implementations shown are not a limitation of the 
invention. For example the storage device 33 need not be implemented by a 
flip-flop, any other storage device could be used. In FIGS. 2 and 4 cells 29 and 
35 respectively need AND functions and exclusive OR functions, but these may be 
performed in a number of different ways not requiring a specific XOR gate or AND 
gate as long as these are logic circuits that function in a Boolean sense like 
an XOR gate and AND gate. For example, the AND function can be achieved without 
a specific AND gate using a 2:1 input multiplexor 37, FIG. 4A which performs the 
AND function. <BR><BR>The Galois field linear transformer circuit 18 may be 
implemented as a function unit within a programmable logic device, such as a 
digital signal processor, DSP 40, FIG. 5, or a general purpose microprocessor 
realized as an integrated circuit. This function unit is operated by a processor 
instruction that provides the unit with the appropriate operands on buses 42 and 
44. The data stream to and from the unit is effected using the on-chip data 
registers 46 in a form in which the Galois field linear transformer circuit 18 
functions as a part of the arithmetic logic unit 48 itself. This combination of 
the Galois field linear transformer circuit 18 and the multiplier circuit 12 
with the arithmetic logic unit 48 allows a more versatile function where the 
Galois field multiplication system may be performed among other traditional 
operations enabling a wide range of different algorithm implementations even 
beyond error checking and encryption. The use of a single storage circuit 20 to 
set the values in each of Galois field linear transformer units 18a, 18b, . . . 
18n, is advantageous for two reasons. It saves hardware and it allows all of the 
values to be set in a single cycle at one time in one operation. This is 
particularly useful where there is a constraint on the input signal. For 
example, when the input is limited to 32 bytes/cycle in which case it would take 
a number of cycles to load each of the units 18a-18n in sequence, but 
nevertheless it is contemplated by this invention that a separate storage device 
20a, 20b, 20c, . . . 20n can be associated with each Galois field linear 
transformer unit 18a, 18b, 18c, . . . 18n if desired. Beyond being merely 
associated with an arithmetic logic unit, Galois field linear transformer 
circuit 18, FIG. 6 may actually use a portion of the arithmetic logic unit. That 
is, a portion 18'a, 18'b, 18'c, . . . 18'n may be formed by a portion 48'a, 
48'b, 48'c, . . . 48'n of the arithmetic logic circuit 48'. <BR><BR>Although 
specific features of the invention are shown in some drawings and not in others, 
this is for convenience only as each feature may be combined with any or all of 
the other features in accordance with the invention. The words "including", 
"comprising", "having", and "with" as used herein are to be interpreted broadly 
and comprehensively and are not limited to any physical interconnection. 
Moreover, any embodiments disclosed in the subject application are not to be 
taken as the only possible embodiments. <BR><BR>Other embodiments will occur to 
those skilled in the art and are within the following claims: <BR><BR>
<CENTER><B>* * * * *</B></CENTER>
<HR>

<CENTER><!-- <A HREF=""><img border=0 src="/netaicon/PTO/patbib.gif" valign=middle></A> --><A 
href="http://patimg1.uspto.gov/.piw?Docid=06766345&amp;homeurl=http%3A%2F%2Fpatft.uspto.gov%2Fnetacgi%2Fnph-Parser%3FSect1%3DPTO1%2526Sect2%3DHITOFF%2526d%3DPALL%2526p%3D1%2526u%3D%2Fnetahtml%2Fsrchnum.htm%2526r%3D1%2526f%3DG%2526l%3D50%2526s1%3D6766345.WKU.%2526OS%3DPN%2F6766345%2526RS%3DPN%2F6766345&amp;PageNum=&amp;Rtype=&amp;SectionNum=&amp;idkey=27755668E000"><IMG 
alt=[Image] src="United States Patent 6,766,345.files/image.gif" border=0 
valign="middle"></A> 
<TABLE>
  <TBODY>
  <TR>
    <TD align=middle><A 
      href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//164.195.100.11/netacgi/nph-Parser?Sect1%3DPTO1%26Sect2%3DHITOFF%26d%3DPALL%26p%3D1%26u%3D%2Fnetahtml%2Fsrchnum.htm%26r%3D1%26f%3DG%26l%3D50%26s1%3D6766345.WKU.%26OS%3DPN%2F6766345&amp;backLabel1=Back%20to%20Document%3A%206,766,345"><IMG 
      alt="[View Shopping Cart]" 
      src="United States Patent 6,766,345.files/cart.gif" border=0 
      valign="middle"></A> <A 
      href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/AddToShoppingCart?docNumber=6,766,345&amp;backUrl1=http%3A//164.195.100.11/netacgi/nph-Parser?Sect1%3DPTO1%26Sect2%3DHITOFF%26d%3DPALL%26p%3D1%26u%3D%2Fnetahtml%2Fsrchnum.htm%26r%3D1%26f%3DG%26l%3D50%26s1%3D6766345.WKU.%26OS%3DPN%2F6766345&amp;backLabel1=Back%20to%20Document%3A%206,766,345"><IMG 
      alt="[Add to Shopping Cart]" 
      src="United States Patent 6,766,345.files/order.gif" border=0 
      valign="middle"></A> </TD></TR>
  <TR>
    <TD align=middle><A 
      href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&amp;Sect2=HITOFF&amp;d=PALL&amp;p=1&amp;u=/netahtml/srchnum.htm&amp;r=1&amp;f=G&amp;l=50&amp;s1=6766345.WKU.&amp;OS=PN/6766345&amp;RS=PN/6766345#top"><IMG 
      alt=[Top] src="United States Patent 6,766,345.files/top.gif" border=0 
      valign="middle"></A> </TD></TR></TBODY></TABLE><A name=bottom></A><A 
href="http://www.uspto.gov/patft/index.html"><IMG alt=[Home] 
src="United States Patent 6,766,345.files/home.gif" border=0 
valign="middle"></A> <A 
href="http://patft.uspto.gov/netahtml/search-bool.html"><IMG 
alt="[Boolean Search]" src="United States Patent 6,766,345.files/boolean.gif" 
border=0 valign="middle"></A> <A 
href="http://patft.uspto.gov/netahtml/search-adv.htm"><IMG alt="[Manual Search]" 
src="United States Patent 6,766,345.files/manual.gif" border=0 
valign="middle"></A> <A href="http://patft.uspto.gov/netahtml/srchnum.htm"><IMG 
alt="[Number Search]" src="United States Patent 6,766,345.files/number.gif" 
border=0 valign="middle"></A> <A 
href="http://www.uspto.gov/patft/help/help.htm"><IMG alt=[Help] 
src="United States Patent 6,766,345.files/help.gif" border=0 
valign="middle"></A> </CENTER></BODY></HTML>
