# Synospys Constraint Checker(syntax only), version maplat, Build 437R, built Jul 16 2012
# Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# Written on Thu Dec 13 14:13:49 2012


##### DESIGN INFO #######################################################

Top View:                "USBAER_top_level"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                                Requested     Requested     Clock                                          Clock              
Clock                                                Frequency     Period        Type                                           Group              
---------------------------------------------------------------------------------------------------------------------------------------------------
System                                               1.0 MHz       1000.000      system                                         system_clkgroup    
clockgen|CLKOP_inferred_clock                        1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_0
USBAER_top_level|IfClockxCI                          1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_1
USBAER_top_level|PC2xSIO                             1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_2
USBAER_top_level|PC1xSIO                             1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_3
ADCStateMachineABC|ClockxC_derived_clock             1.0 MHz       1000.000      derived (from USBAER_top_level|IfClockxCI)     Inferred_clkgroup_1
ADCStateMachineABC|StateColxDP_derived_clock[17]     1.0 MHz       1000.000      derived (from USBAER_top_level|IfClockxCI)     Inferred_clkgroup_1
ADCStateMachineABC|StateColxDP_derived_clock[9]      1.0 MHz       1000.000      derived (from USBAER_top_level|IfClockxCI)     Inferred_clkgroup_1
ADCStateMachineABC|StateRowxDP_derived_clock[8]      1.0 MHz       1000.000      derived (from USBAER_top_level|IfClockxCI)     Inferred_clkgroup_1
===================================================================================================================================================
