{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Qsys_LED.qsys Qsys_LED.BAK.qsys " "Backing up file \"Qsys_LED.qsys\" to \"Qsys_LED.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1530319565518 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Qsys_LED/synthesis/Qsys_LED.v Qsys_LED.BAK.v " "Backing up file \"Qsys_LED/synthesis/Qsys_LED.v\" to \"Qsys_LED.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1530319565584 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Qsys_LED.qsys " "Started upgrading IP component Qsys with file \"Qsys_LED.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1530319565587 ""}
{ "Info" "" "" "2018.06.30.08:46:26 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.06.30.08:46:26 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1530319586150 ""}
{ "Info" "" "" "2018.06.30.08:46:26 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.06.30.08:46:26 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1530319586264 ""}
{ "Info" "Qsys_LED_generation.rpt" "" "2018.06.30.08:46:37 Info: Saving generation log to E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED" {  } {  } 0 0 "2018.06.30.08:46:37 Info: Saving generation log to E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED" 0 0 "Shell" 0 -1 1530319597674 ""}
{ "Info" "" "" "2018.06.30.08:46:37 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.06.30.08:46:37 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1530319597675 ""}
{ "Info" "" "" "2018.06.30.08:46:37 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.06.30.08:46:37 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1530319597687 ""}
{ "Info" "Qsys_LED.qsys" "" "2018.06.30.08:46:37 Info: Loading Qsys_LED" {  } {  } 0 0 "2018.06.30.08:46:37 Info: Loading Qsys_LED" 0 0 "Shell" 0 -1 1530319597809 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Reading input file" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Reading input file" 0 0 "Shell" 0 -1 1530319598031 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1530319598035 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module JTAG" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1530319598036 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding LED \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding LED \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319598037 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module LED" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module LED" 0 0 "Shell" 0 -1 1530319598039 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319598040 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module RAM" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1530319598041 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319598043 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module ROM" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module ROM" 0 0 "Shell" 0 -1 1530319598044 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1530319598045 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module SystemID" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1530319598046 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding clk \[clock_source 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding clk \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1530319598047 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module clk" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1530319598048 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding key \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding key \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319598049 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module key" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1530319598049 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1530319598050 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1530319598051 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Building connections" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Building connections" 0 0 "Shell" 0 -1 1530319598062 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Parameterizing connections" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1530319598071 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Validating" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Validating" 0 0 "Shell" 0 -1 1530319598073 ""}
{ "Info" "" "" "2018.06.30.08:46:38 Info: Done reading input file" {  } {  } 0 0 "2018.06.30.08:46:38 Info: Done reading input file" 0 0 "Shell" 0 -1 1530319598533 ""}
{ "Info" "" "" "2018.06.30.08:46:39 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.06.30.08:46:39 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1530319599436 ""}
{ "Info" "" "" "2018.06.30.08:46:39 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.06.30.08:46:39 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1530319599442 ""}
{ "Info" "" "" "2018.06.30.08:46:39 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.06.30.08:46:39 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1530319599442 ""}
{ "Info" "" "" "2018.06.30.08:46:39 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.06.30.08:46:39 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1530319599443 ""}
{ "Info" "" "" "2018.06.30.08:46:39 Info: Qsys_LED: Generating Qsys_LED \"Qsys_LED\" for SIM_VERILOG" {  } {  } 0 0 "2018.06.30.08:46:39 Info: Qsys_LED: Generating Qsys_LED \"Qsys_LED\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1530319599818 ""}
{ "Info" "" "" "2018.06.30.08:46:48 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'" {  } {  } 0 0 "2018.06.30.08:46:48 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'" 0 0 "Shell" 0 -1 1530319608558 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:48 Info: JTAG:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen//Qsys_LED_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen" {  } {  } 0 0 "2018.06.30.08:46:48 Info: JTAG:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen//Qsys_LED_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen" 0 0 "Shell" 0 -1 1530319608559 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'" {  } {  } 0 0 "2018.06.30.08:46:50 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'" 0 0 "Shell" 0 -1 1530319610441 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: JTAG: \"Qsys_LED\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 0 "2018.06.30.08:46:50 Info: JTAG: \"Qsys_LED\" instantiated altera_avalon_jtag_uart \"JTAG\"" 0 0 "Shell" 0 -1 1530319610451 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'" {  } {  } 0 0 "2018.06.30.08:46:50 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'" 0 0 "Shell" 0 -1 1530319610471 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:50 Info: LED:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen//Qsys_LED_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen" {  } {  } 0 0 "2018.06.30.08:46:50 Info: LED:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen//Qsys_LED_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen" 0 0 "Shell" 0 -1 1530319610471 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: LED: Done RTL generation for module 'Qsys_LED_LED'" {  } {  } 0 0 "2018.06.30.08:46:50 Info: LED: Done RTL generation for module 'Qsys_LED_LED'" 0 0 "Shell" 0 -1 1530319610776 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: LED: \"Qsys_LED\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 0 "2018.06.30.08:46:50 Info: LED: \"Qsys_LED\" instantiated altera_avalon_pio \"LED\"" 0 0 "Shell" 0 -1 1530319610789 ""}
{ "Info" "" "" "2018.06.30.08:46:50 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'" {  } {  } 0 0 "2018.06.30.08:46:50 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'" 0 0 "Shell" 0 -1 1530319610819 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:50 Info: RAM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen//Qsys_LED_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen" {  } {  } 0 0 "2018.06.30.08:46:50 Info: RAM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen//Qsys_LED_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen" 0 0 "Shell" 0 -1 1530319610819 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'" {  } {  } 0 0 "2018.06.30.08:46:51 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'" 0 0 "Shell" 0 -1 1530319611163 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: RAM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2018.06.30.08:46:51 Info: RAM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1530319611176 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'" {  } {  } 0 0 "2018.06.30.08:46:51 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'" 0 0 "Shell" 0 -1 1530319611242 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:51 Info: ROM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen//Qsys_LED_ROM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen" {  } {  } 0 0 "2018.06.30.08:46:51 Info: ROM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen//Qsys_LED_ROM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen" 0 0 "Shell" 0 -1 1530319611242 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'" {  } {  } 0 0 "2018.06.30.08:46:51 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'" 0 0 "Shell" 0 -1 1530319611636 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: ROM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 0 "2018.06.30.08:46:51 Info: ROM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"ROM\"" 0 0 "Shell" 0 -1 1530319611656 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: SystemID: \"Qsys_LED\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 0 "2018.06.30.08:46:51 Info: SystemID: \"Qsys_LED\" instantiated altera_avalon_sysid_qsys \"SystemID\"" 0 0 "Shell" 0 -1 1530319611726 ""}
{ "Info" "" "" "2018.06.30.08:46:51 Info: key: Starting RTL generation for module 'Qsys_LED_key'" {  } {  } 0 0 "2018.06.30.08:46:51 Info: key: Starting RTL generation for module 'Qsys_LED_key'" 0 0 "Shell" 0 -1 1530319611864 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:51 Info: key:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen//Qsys_LED_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen" {  } {  } 0 0 "2018.06.30.08:46:51 Info: key:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen//Qsys_LED_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen" 0 0 "Shell" 0 -1 1530319611865 ""}
{ "Info" "" "" "2018.06.30.08:46:52 Info: key: Done RTL generation for module 'Qsys_LED_key'" {  } {  } 0 0 "2018.06.30.08:46:52 Info: key: Done RTL generation for module 'Qsys_LED_key'" 0 0 "Shell" 0 -1 1530319612182 ""}
{ "Info" "" "" "2018.06.30.08:46:52 Info: key: \"Qsys_LED\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2018.06.30.08:46:52 Info: key: \"Qsys_LED\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1530319612182 ""}
{ "Info" "" "" "2018.06.30.08:46:52 Info: nios2: \"Qsys_LED\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 0 "2018.06.30.08:46:52 Info: nios2: \"Qsys_LED\" instantiated altera_nios2_gen2 \"nios2\"" 0 0 "Shell" 0 -1 1530319612539 ""}
{ "Info" "" "" "2018.06.30.08:46:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319615266 ""}
{ "Info" "" "" "2018.06.30.08:46:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319615531 ""}
{ "Info" "" "" "2018.06.30.08:46:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319615898 ""}
{ "Info" "" "" "2018.06.30.08:46:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319616137 ""}
{ "Info" "" "" "2018.06.30.08:46:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319616439 ""}
{ "Info" "" "" "2018.06.30.08:46:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319616649 ""}
{ "Info" "" "" "2018.06.30.08:46:56 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:46:56 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319616839 ""}
{ "Info" "" "" "2018.06.30.08:46:58 Info: mm_interconnect_0: \"Qsys_LED\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.06.30.08:46:58 Info: mm_interconnect_0: \"Qsys_LED\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1530319618579 ""}
{ "Info" "" "" "2018.06.30.08:46:58 Info: irq_mapper: \"Qsys_LED\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.06.30.08:46:58 Info: irq_mapper: \"Qsys_LED\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1530319618599 ""}
{ "Info" "" "" "2018.06.30.08:46:58 Info: rst_controller: \"Qsys_LED\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.06.30.08:46:58 Info: rst_controller: \"Qsys_LED\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1530319618679 ""}
{ "Info" "" "" "2018.06.30.08:46:58 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'" {  } {  } 0 0 "2018.06.30.08:46:58 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'" 0 0 "Shell" 0 -1 1530319618709 ""}
{ "Info" "  ]" "" "2018.06.30.08:46:58 Info: cpu:   Generation command is \[exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen//Qsys_LED_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen" {  } {  } 0 0 "2018.06.30.08:46:58 Info: cpu:   Generation command is \[exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen//Qsys_LED_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen" 0 0 "Shell" 0 -1 1530319618709 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*) Starting Nios II generation" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1530319670001 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1530319670001 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Plaintext license not found." {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1530319670002 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1530319670002 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1530319670002 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1530319670002 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1530319670003 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Testbench" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Testbench" 0 0 "Shell" 0 -1 1530319670003 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Instruction decoding" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1530319670003 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction fields" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction fields" 0 0 "Shell" 0 -1 1530319670003 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction decodes" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1530319670004 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1530319670004 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Instruction controls" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Instruction controls" 0 0 "Shell" 0 -1 1530319670004 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline frontend" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1530319670004 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline backend" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1530319670004 ""}
{ "Info" "Qsys_LED_nios2_cpu_nios2_waves.do'" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Creating 'C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Creating 'C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/" 0 0 "Shell" 0 -1 1530319670005 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1530319670005 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating encrypted RTL" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1530319670005 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1530319670005 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:49 (*) Done Nios II generation" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:49 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1530319670006 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'" 0 0 "Shell" 0 -1 1530319670006 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1530319670071 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" 0 0 "Shell" 0 -1 1530319670114 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1530319670160 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" 0 0 "Shell" 0 -1 1530319670163 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1530319670173 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1530319670192 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1530319670205 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1530319670210 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1530319670220 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1530319670230 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" 0 0 "Shell" 0 -1 1530319670300 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" 0 0 "Shell" 0 -1 1530319670303 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1530319670314 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1530319670325 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1530319670349 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1530319670380 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" 0 0 "Shell" 0 -1 1530319670382 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1530319670389 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1530319670399 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1530319670417 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" 0 0 "Shell" 0 -1 1530319670422 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1530319670439 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules" 0 0 "Shell" 0 -1 1530319670440 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1530319670806 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.06.30.08:47:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1530319670812 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: Qsys_LED: Done \"Qsys_LED\" with 32 modules, 65 files" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Qsys_LED: Done \"Qsys_LED\" with 32 modules, 65 files" 0 0 "Shell" 0 -1 1530319670813 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.06.30.08:47:50 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1530319670838 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1530319670838 ""}
{ "Info" "" "" "2018.06.30.08:47:50 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.06.30.08:47:50 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1530319670848 ""}
{ "Info" " --use-relative-paths=true" "" "2018.06.30.08:47:50 Info: sim-script-gen --spd=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:50 Info: sim-script-gen --spd=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319670848 ""}
{ "Info" " --use-relative-paths=true" "" "2018.06.30.08:47:50 Info: Doing: ip-make-simscript --spd=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:50 Info: Doing: ip-make-simscript --spd=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319670848 ""}
{ "Info" " directory:" "" "2018.06.30.08:47:52 Info: Generating the following file(s) for MODELSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Generating the following file(s) for MODELSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672798 ""}
{ "Info" "msim_setup.tcl" "" "2018.06.30.08:47:52 Info:     mentor" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     mentor" 0 0 "Shell" 0 -1 1530319672798 ""}
{ "Info" " directory:" "" "2018.06.30.08:47:52 Info: Generating the following file(s) for VCS simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Generating the following file(s) for VCS simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672798 ""}
{ "Info" "vcs_setup.sh" "" "2018.06.30.08:47:52 Info:     synopsys/vcs" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1530319672808 ""}
{ "Info" " directory:" "" "2018.06.30.08:47:52 Info: Generating the following file(s) for VCSMX simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Generating the following file(s) for VCSMX simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672808 ""}
{ "Info" "synopsys_sim.setup" "" "2018.06.30.08:47:52 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1530319672808 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.06.30.08:47:52 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1530319672808 ""}
{ "Info" " directory:" "" "2018.06.30.08:47:52 Info: Generating the following file(s) for NCSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Generating the following file(s) for NCSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672858 ""}
{ "Info" "cds.lib" "" "2018.06.30.08:47:52 Info:     cadence" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     cadence" 0 0 "Shell" 0 -1 1530319672858 ""}
{ "Info" "hdl.var" "" "2018.06.30.08:47:52 Info:     cadence" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     cadence" 0 0 "Shell" 0 -1 1530319672868 ""}
{ "Info" "ncsim_setup.sh" "" "2018.06.30.08:47:52 Info:     cadence" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     cadence" 0 0 "Shell" 0 -1 1530319672868 ""}
{ "Info" " directory" "" "2018.06.30.08:47:52 Info:     31 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     31 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1530319672868 ""}
{ "Info" " directory:" "" "2018.06.30.08:47:52 Info: Generating the following file(s) for RIVIERA simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Generating the following file(s) for RIVIERA simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.06.30.08:47:52 Info:     aldec" {  } {  } 0 0 "2018.06.30.08:47:52 Info:     aldec" 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "." "" "2018.06.30.08:47:52 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" {  } {  } 0 0 "2018.06.30.08:47:52 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation" 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "" "" "2018.06.30.08:47:52 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.06.30.08:47:52 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "" "" "2018.06.30.08:47:52 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.06.30.08:47:52 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "" "" "2018.06.30.08:47:52 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "" "" "2018.06.30.08:47:52 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --block-symbol-file --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.06.30.08:47:52 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --block-symbol-file --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1530319672878 ""}
{ "Info" "Qsys_LED.qsys" "" "2018.06.30.08:47:52 Info: Loading Qsys_LED" {  } {  } 0 0 "2018.06.30.08:47:52 Info: Loading Qsys_LED" 0 0 "Shell" 0 -1 1530319672888 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Reading input file" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Reading input file" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module JTAG" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding LED \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding LED \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module LED" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module LED" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module RAM" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module ROM" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module ROM" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module SystemID" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding clk \[clock_source 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding clk \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module clk" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding key \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding key \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module key" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1530319673069 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Building connections" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Building connections" 0 0 "Shell" 0 -1 1530319673079 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Parameterizing connections" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1530319673079 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Validating" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Validating" 0 0 "Shell" 0 -1 1530319673079 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Done reading input file" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Done reading input file" 0 0 "Shell" 0 -1 1530319673329 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1530319673839 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.06.30.08:47:53 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1530319673839 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.06.30.08:47:53 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1530319673839 ""}
{ "Info" "" "" "2018.06.30.08:47:53 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.06.30.08:47:53 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1530319673839 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.06.30.08:47:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info:" {  } {  } 0 0 "2018.06.30.08:47:55 Info:" 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --synthesis=VERILOG --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2018.06.30.08:47:55 Info: qsys-generate E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED.qsys --synthesis=VERILOG --output-directory=E:\\DE1-SoC\\FPGA_Qsys\\Qsys_LED\\Qsys_LED\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "Qsys_LED.qsys" "" "2018.06.30.08:47:55 Info: Loading Qsys_LED" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Loading Qsys_LED" 0 0 "Shell" 0 -1 1530319675066 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Reading input file" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Reading input file" 0 0 "Shell" 0 -1 1530319675231 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding JTAG \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1530319675232 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module JTAG" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1530319675233 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding LED \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding LED \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319675233 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module LED" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module LED" 0 0 "Shell" 0 -1 1530319675233 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding RAM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319675233 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module RAM" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1530319675234 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding ROM \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1530319675234 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module ROM" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module ROM" 0 0 "Shell" 0 -1 1530319675234 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1530319675235 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module SystemID" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1530319675235 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding clk \[clock_source 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding clk \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1530319675235 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module clk" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1530319675236 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding key \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding key \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1530319675237 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module key" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1530319675237 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Adding nios2 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1530319675238 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1530319675238 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Building connections" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Building connections" 0 0 "Shell" 0 -1 1530319675239 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Parameterizing connections" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1530319675241 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Validating" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Validating" 0 0 "Shell" 0 -1 1530319675241 ""}
{ "Info" "" "" "2018.06.30.08:47:55 Info: Done reading input file" {  } {  } 0 0 "2018.06.30.08:47:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1530319675503 ""}
{ "Info" "" "" "2018.06.30.08:47:56 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.06.30.08:47:56 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1530319676491 ""}
{ "Info" "" "" "2018.06.30.08:47:56 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.06.30.08:47:56 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1530319676492 ""}
{ "Info" "" "" "2018.06.30.08:47:56 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.06.30.08:47:56 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1530319676493 ""}
{ "Info" "" "" "2018.06.30.08:47:56 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.06.30.08:47:56 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1530319676494 ""}
{ "Info" "" "" "2018.06.30.08:47:57 Info: Qsys_LED: Generating Qsys_LED \"Qsys_LED\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.06.30.08:47:57 Info: Qsys_LED: Generating Qsys_LED \"Qsys_LED\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1530319677119 ""}
{ "Info" "" "" "2018.06.30.08:48:01 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'" {  } {  } 0 0 "2018.06.30.08:48:01 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'" 0 0 "Shell" 0 -1 1530319681267 ""}
{ "Info" "Qsys_LED_JTAG_component_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:01 Info: JTAG:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/" {  } {  } 0 0 "2018.06.30.08:48:01 Info: JTAG:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/" 0 0 "Shell" 0 -1 1530319681267 ""}
{ "Info" "" "" "2018.06.30.08:48:01 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'" {  } {  } 0 0 "2018.06.30.08:48:01 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'" 0 0 "Shell" 0 -1 1530319681669 ""}
{ "Info" "" "" "2018.06.30.08:48:01 Info: JTAG: \"Qsys_LED\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 0 "2018.06.30.08:48:01 Info: JTAG: \"Qsys_LED\" instantiated altera_avalon_jtag_uart \"JTAG\"" 0 0 "Shell" 0 -1 1530319681675 ""}
{ "Info" "" "" "2018.06.30.08:48:02 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'" {  } {  } 0 0 "2018.06.30.08:48:02 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'" 0 0 "Shell" 0 -1 1530319682315 ""}
{ "Info" "Qsys_LED_LED_component_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:02 Info: LED:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/" {  } {  } 0 0 "2018.06.30.08:48:02 Info: LED:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/" 0 0 "Shell" 0 -1 1530319682316 ""}
{ "Info" "" "" "2018.06.30.08:48:02 Info: LED: Done RTL generation for module 'Qsys_LED_LED'" {  } {  } 0 0 "2018.06.30.08:48:02 Info: LED: Done RTL generation for module 'Qsys_LED_LED'" 0 0 "Shell" 0 -1 1530319682717 ""}
{ "Info" "" "" "2018.06.30.08:48:02 Info: LED: \"Qsys_LED\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 0 "2018.06.30.08:48:02 Info: LED: \"Qsys_LED\" instantiated altera_avalon_pio \"LED\"" 0 0 "Shell" 0 -1 1530319682734 ""}
{ "Info" "" "" "2018.06.30.08:48:02 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'" {  } {  } 0 0 "2018.06.30.08:48:02 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'" 0 0 "Shell" 0 -1 1530319682869 ""}
{ "Info" "Qsys_LED_RAM_component_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:02 Info: RAM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/" {  } {  } 0 0 "2018.06.30.08:48:02 Info: RAM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/" 0 0 "Shell" 0 -1 1530319682869 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'" {  } {  } 0 0 "2018.06.30.08:48:03 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'" 0 0 "Shell" 0 -1 1530319683280 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: RAM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2018.06.30.08:48:03 Info: RAM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1530319683289 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'" {  } {  } 0 0 "2018.06.30.08:48:03 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'" 0 0 "Shell" 0 -1 1530319683316 ""}
{ "Info" "Qsys_LED_ROM_component_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:03 Info: ROM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/" {  } {  } 0 0 "2018.06.30.08:48:03 Info: ROM:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/" 0 0 "Shell" 0 -1 1530319683316 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'" {  } {  } 0 0 "2018.06.30.08:48:03 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'" 0 0 "Shell" 0 -1 1530319683773 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: ROM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 0 "2018.06.30.08:48:03 Info: ROM: \"Qsys_LED\" instantiated altera_avalon_onchip_memory2 \"ROM\"" 0 0 "Shell" 0 -1 1530319683783 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: SystemID: \"Qsys_LED\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 0 "2018.06.30.08:48:03 Info: SystemID: \"Qsys_LED\" instantiated altera_avalon_sysid_qsys \"SystemID\"" 0 0 "Shell" 0 -1 1530319683789 ""}
{ "Info" "" "" "2018.06.30.08:48:03 Info: key: Starting RTL generation for module 'Qsys_LED_key'" {  } {  } 0 0 "2018.06.30.08:48:03 Info: key: Starting RTL generation for module 'Qsys_LED_key'" 0 0 "Shell" 0 -1 1530319683815 ""}
{ "Info" "Qsys_LED_key_component_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:03 Info: key:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/" {  } {  } 0 0 "2018.06.30.08:48:03 Info: key:   Generation command is \[exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/" 0 0 "Shell" 0 -1 1530319683815 ""}
{ "Info" "" "" "2018.06.30.08:48:04 Info: key: Done RTL generation for module 'Qsys_LED_key'" {  } {  } 0 0 "2018.06.30.08:48:04 Info: key: Done RTL generation for module 'Qsys_LED_key'" 0 0 "Shell" 0 -1 1530319684102 ""}
{ "Info" "" "" "2018.06.30.08:48:04 Info: key: \"Qsys_LED\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2018.06.30.08:48:04 Info: key: \"Qsys_LED\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1530319684106 ""}
{ "Info" "" "" "2018.06.30.08:48:04 Info: nios2: \"Qsys_LED\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 0 "2018.06.30.08:48:04 Info: nios2: \"Qsys_LED\" instantiated altera_nios2_gen2 \"nios2\"" 0 0 "Shell" 0 -1 1530319684427 ""}
{ "Info" "" "" "2018.06.30.08:48:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319686904 ""}
{ "Info" "" "" "2018.06.30.08:48:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319687120 ""}
{ "Info" "" "" "2018.06.30.08:48:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319687316 ""}
{ "Info" "" "" "2018.06.30.08:48:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319687530 ""}
{ "Info" "" "" "2018.06.30.08:48:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319687728 ""}
{ "Info" "" "" "2018.06.30.08:48:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319687930 ""}
{ "Info" "" "" "2018.06.30.08:48:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.06.30.08:48:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1530319688172 ""}
{ "Info" "" "" "2018.06.30.08:48:10 Info: mm_interconnect_0: \"Qsys_LED\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.06.30.08:48:10 Info: mm_interconnect_0: \"Qsys_LED\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1530319690234 ""}
{ "Info" "" "" "2018.06.30.08:48:10 Info: irq_mapper: \"Qsys_LED\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.06.30.08:48:10 Info: irq_mapper: \"Qsys_LED\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1530319690234 ""}
{ "Info" "" "" "2018.06.30.08:48:10 Info: rst_controller: \"Qsys_LED\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.06.30.08:48:10 Info: rst_controller: \"Qsys_LED\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1530319690244 ""}
{ "Info" "" "" "2018.06.30.08:48:10 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'" {  } {  } 0 0 "2018.06.30.08:48:10 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'" 0 0 "Shell" 0 -1 1530319690254 ""}
{ "Info" "Qsys_LED_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.06.30.08:48:10 Info: cpu:   Generation command is \[exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/" {  } {  } 0 0 "2018.06.30.08:48:10 Info: cpu:   Generation command is \[exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/" 0 0 "Shell" 0 -1 1530319690264 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*) Starting Nios II generation" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1530319698337 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Plaintext license not found." {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Testbench" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Testbench" 0 0 "Shell" 0 -1 1530319698338 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Instruction decoding" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1530319698339 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction fields" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction fields" 0 0 "Shell" 0 -1 1530319698339 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction decodes" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1530319698339 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1530319698339 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Instruction controls" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Instruction controls" 0 0 "Shell" 0 -1 1530319698339 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline frontend" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1530319698340 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline backend" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1530319698340 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:15 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:15 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1530319698340 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:17 (*)   Creating encrypted RTL" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:17 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1530319698340 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:18 (*) Done Nios II generation" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:18 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1530319698340 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'" 0 0 "Shell" 0 -1 1530319698341 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1530319698367 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" 0 0 "Shell" 0 -1 1530319698377 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1530319698382 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" 0 0 "Shell" 0 -1 1530319698386 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1530319698391 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1530319698394 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1530319698407 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1530319698423 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1530319698434 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1530319698446 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" 0 0 "Shell" 0 -1 1530319698450 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" {  } {  } 0 0 "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" 0 0 "Shell" 0 -1 1530319698451 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1530319698459 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1530319698468 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1530319698480 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1530319698508 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" {  } {  } 0 0 "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" 0 0 "Shell" 0 -1 1530319698509 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1530319698518 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1530319698524 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1530319698540 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" {  } {  } 0 0 "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" 0 0 "Shell" 0 -1 1530319698542 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1530319698559 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" {  } {  } 0 0 "2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules" 0 0 "Shell" 0 -1 1530319698560 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1530319698944 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.06.30.08:48:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1530319698949 ""}
{ "Info" "" "" "2018.06.30.08:48:18 Info: Qsys_LED: Done \"Qsys_LED\" with 32 modules, 53 files" {  } {  } 0 0 "2018.06.30.08:48:18 Info: Qsys_LED: Done \"Qsys_LED\" with 32 modules, 53 files" 0 0 "Shell" 0 -1 1530319698950 ""}
{ "Info" "" "" "2018.06.30.08:48:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.06.30.08:48:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1530319699270 ""}
{ "Info" "" "" "2018.06.30.08:48:19 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.06.30.08:48:19 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1530319699270 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Qsys_LED.qsys " "Completed upgrading IP component Qsys with file \"Qsys_LED.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1530319700157 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1530319700701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530319700701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 08:48:20 2018 " "Processing ended: Sat Jun 30 08:48:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530319700701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:37 " "Elapsed time: 00:02:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530319700701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530319700701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1530319700701 ""}
