# Hi there, I'm a Hardware Engineer! ğŸ‘‹

<div align="center">
  
[![Typing SVG](https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=2E8B57&width=435&lines=VLSI+Design+%26+Hardware+Engineering;AI-Hardware+Integration+Enthusiast;Electronics+%26+Telecom+Engineering)](https://git.io/typing-svg)

</div>

## ğŸš€ About Me

I'm Apratim Phadke an **Electronics and Telecommunication Engineering student** at, passionate about pushing the boundaries of hardware design and AI integration. My journey spans from low-level hardware description languages to cutting-edge machine learning applications in chip design.

- ğŸ”¬ **Current Focus**: VLSI Design, AI-Hardware Integration, and Open Source EDA Tools
- ğŸ¯ **Career Goal**: Bridging the gap between traditional hardware design and modern AI acceleration
- ğŸŒ± **Learning**: Advanced VLSI techniques, Neural Network Architectures, ARM SoC Design
- ğŸ’¡ **Research Interest**: Neural network-inspired processor architectures and on-chip LLM implementations
- ğŸ“ **Location**: Pune, India
- ğŸ“ **Role**: IEEE VIIT Student Branch General Manager

## ğŸ› ï¸ Technical Arsenal

### ğŸ’» Programming Languages
![Verilog](https://img.shields.io/badge/Verilog-FF6B6B?style=for-the-badge&logo=v&logoColor=white)
![System Verilog](https://img.shields.io/badge/System_Verilog-FF6B6B?style=for-the-badge&logo=v&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Assembly](https://img.shields.io/badge/Assembly-525252?style=for-the-badge&logo=assemblyscript&logoColor=white)
![HDL](https://img.shields.io/badge/HDL-4CAF50?style=for-the-badge&logo=hardware&logoColor=white)

### ğŸ”§ VLSI & EDA Tools
![Vivado](https://img.shields.io/badge/Xilinx_Vivado-FF1744?style=for-the-badge&logo=xilinx&logoColor=white)
![Magic VLSI](https://img.shields.io/badge/Magic_VLSI-9C27B0?style=for-the-badge&logo=magic&logoColor=white)
![OpenROAD](https://img.shields.io/badge/OpenROAD-FF9800?style=for-the-badge&logo=road&logoColor=white)
![OpenLANE](https://img.shields.io/badge/OpenLANE-2196F3?style=for-the-badge&logo=lane&logoColor=white)
![Icarus Verilog](https://img.shields.io/badge/Icarus_Verilog-607D8B?style=for-the-badge&logo=verilog&logoColor=white)
![GTKWave](https://img.shields.io/badge/GTKWave-4CAF50?style=for-the-badge&logo=wave&logoColor=white)
![Yosys](https://img.shields.io/badge/Yosys-795548?style=for-the-badge&logo=synthesis&logoColor=white)

### ğŸ–¥ï¸ Development Environment
![Ubuntu](https://img.shields.io/badge/Ubuntu-E95420?style=for-the-badge&logo=ubuntu&logoColor=white)
![VS Code](https://img.shields.io/badge/VS_Code-007ACC?style=for-the-badge&logo=visual-studio-code&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)

### ğŸ¤– AI/ML Stack
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)
![scikit-learn](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge&logo=scikit-learn&logoColor=white)
![Google Colab](https://img.shields.io/badge/Google_Colab-F9AB00?style=for-the-badge&logo=google-colab&logoColor=white)

## ğŸ—ï¸ Featured Projects & Achievements

### ğŸ”¥ VLSI Design Projects
- **8-bit Microprocessor (fetch-decode-execute)**: Complete microprocessor architecture including instruction fetch, decode, and execute stages.
- **CPU Instruction Pipeline (5-stage)**: Fully implemented instruction pipeline enabling parallel execution for improved processor performance.
- **SDRAM Controller (Modelled)**: RTL-level SDRAM memory interface handling read/write operations and timing protocols.
- **AXI-lite Interconnect (basic version)**: Basic AXI-lite compliant bus interconnect supporting memory-mapped communication between modules.
- **AES Encryption (S-box only)**: Hardware implementation of the S-box block for rapid and secure AES cryptographic operations.

### ğŸ¤– AI-Hardware Integration
- **ğŸ§  Neural Network Processor Architecture**: Research on NN-inspired microprocessor pipeline structures
- **ğŸ”¬ On-chip LLM Research**: Investigating feasibility of large language models on custom silicon

### ğŸ“ Academic Excellence
- **ğŸ“š IEEE VIIT Student Branch**: General Manager position 
- **ğŸ† Hackathon Participation**: Active participant in competitive programming events
- **ğŸ“– Technical Documentation**: Comprehensive README files and project documentation

## ğŸ“ˆ Current Research & Learning

### ğŸ”¬ Research Areas
- **Automated Test Systems**: High-current short-circuit testing for MCBs
- **Renewable Energy Integration**: Hosting capacity analysis in distribution feeders
- **ARM SoC Architecture**: Advanced system-on-chip design methodologies
- **AI Accelerator Design**: Custom hardware for machine learning workloads

## ğŸŒŸ What Makes Me Unique

```verilog
module unique_engineer (
    input wire curiosity,
    input wire dedication,
    input wire innovation,
    output reg exceptional_work
);

always @(*) begin
    if (curiosity && dedication && innovation)
        exceptional_work = 1'b1;
    else
        exceptional_work = 1'b0;
end

endmodule
```

- ğŸ”„ **Dual Expertise**: Hardware design meets AI/ML applications
- ğŸŒ **Open Source Advocate**: Contributing to accessible EDA tools
- ğŸ¯ **Problem Solver**: From circuit design to system-level integration
- ğŸš€ **Future-Focused**: Preparing for next-gen computing paradigms

## ğŸ“Š GitHub Stats

<div align="center">
  
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=ApratimPhadke&show_icons=true&theme=radical&hide_border=true&include_all_commits=true&count_private=true)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=ApratimPhadke&layout=compact&theme=radical&hide_border=true)

![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=ApratimPhadke&theme=radical&hide_border=true)


</div>

## ğŸ¤ Let's Connect & Collaborate!

I'm always excited to discuss:
- ğŸ’¡ **Innovative VLSI Design Techniques**
- ğŸ¤– **AI-Hardware Integration Projects**
- ğŸ”§ **Open Source EDA Tool Development**
- ğŸ“ **Academic Research Collaborations**
- ğŸ’¼ **Industry Internship Opportunities**

### ğŸ“¬ Reach Out
- ğŸ’¼ **Industry Projects**: Open to collaboration on machine learning hardware
- ğŸ“ **Academic Research**: Available for joint research initiatives
- ğŸ› ï¸ **Open Source**: Contributing to community-driven EDA tools
- ğŸ“± **Networking**: Always happy to connect with fellow engineers

---

<div align="center">
  
**"Designing tomorrow's hardware with today's innovation"** âš¡

[![My Profile](https://visitor-badge.glitch.me/badge?page_id=yourusername.yourusername)](https://github.com/ApratimPhadke)

</div>

## ğŸ† Fun Facts

- ğŸ§ **Linux Enthusiast**: Ubuntu power user with command line proficiency
- ğŸ“¡ **IoT Explorer**: From 8051 microcontrollers to Raspberry Pi projects
- ğŸ” **Research Enthusiast**: Always diving deep into technical papers
- ğŸŒ **Community Builder**: Bridging academia and industry through IEEE
- âš¡ **Efficiency Seeker**: Automating workflows with Python and shell scripts

*Ready to push the boundaries of what's possible in hardware design and AI integration!* ğŸš€
