LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mejia_BEQ is port(
	clk, ld, clr: in std_logic;
	imm16: 		  in std_logic_vector(15 downto 0);
	RSin, RTin:   in std_logic_vector(31 downto 0);
	PCout:        out std_logic_vector(31 downto 0));
end mejia_BEQ;

architecture arch of mejia_BEQ is
	
	component mejia_offset 
		port(
			d:            IN std_logic_vector(15 downto 0);
			ld, clr, clk: IN std_logic;
			q:            OUT std_logic_vector(15 downto 0)
		);
	end component;
	
	component mejia_reg_32 
		port(
		d:            IN std_logic_vector(31 downto 0);
		ld, clr, clk: IN std_logic;
		q:            OUT std_logic_vector(31 downto 0)
		);
	end component;
	
	component Comparator2 PORT(
			dataa		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			datab		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			aeb		: OUT STD_LOGIC
		);
	end component;
	
	component mejia_extend port(
		extend_in : in std_logic_vector(31 downto 0);
		extend_out: out std_logic_vector(31 downto 0)
	);
	end component;
	
	component mejia_add1 PORT(
		dataa		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
	END component;
	
	component mejia_add2 PORT(
		dataa		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		datab		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
	END component;
	
	component mejia_mux port (
		data_Select : in  std_logic;
		data_1  : in  std_logic_vector(31 downto 0);
		data_2  : in  std_logic_vector(31 downto 0);
		data_out   : out std_logic_vector(31 downto 0)
    );
   end component;
	
	signal rs32 : std_logic_vector(31 downto 0);
	signal rt32 : std_logic_vector(31 downto 0);
	signal pc32 : std_logic_vector(31 downto 0);
	signal of16 : std_logic_vector(15 downto 0);
	signal s1 : std_logic_vector(31 downto 0);
	signal s2 : std_logic_vector(31 downto 0);
	signal s4 : std_logic_vector(31 downto 0);
	signal s5 : std_logic_vector(31 downto 0);
	signal s6 : std_logic_vector(31 downto 0);
	signal s7 : std_logic_vector(31 downto 0);
	signal s9 : std_logic_vector(31 downto 0);
	signal comp_result: std_logic;
	
	begin
	
	ADDER1: mejia_add1
		port map( dataa => pc32,
					 result => s6);
					 
	ADDER2: mejia_add2
		port map( dataa => s6,
				    datab => s5,
					 result => s7);
	
	REG_RS: mejia_reg_32 
		port map( ld => ld,
					 clr => clr,
					 clk => clk,
					 d => rs32,
					 q => s1);
	
	REG_RT: mejia_reg_32
		port map( ld => ld,
					 clr => clr,
					 clk => clk,
					 d => rt32,
					 q => s2);
					 
	REG_PC: mejia_reg_32
		port map( ld => ld,
					 clr => clr,
					 clk => clk,
					 d => s9,
					 q => pc32);
					
	REG_16: mejia_offset
		port map( ld => ld,
					 clr => clr,
					 clk => clk,
					 d => of16,
					 q => s4);
					 
	COMP_EQAUL: Comparator2
		port map( dataa => s1,
					 datab => s2,
					 aeb => comp_result);
					 
	SIGN_EXT: mejia_extend
		port map( extend_in => s4,
					 extend_out => s6);
					 
	MUX: mejia_mux
		port map( data_Select => comp_result,
					 data_1 => s6,
					 data_2 => s7,
					 data_out => s9);
					 
	rs32 <= RSin;
	rt32 <= RTin;
	of16 <= imm16;
	PCout <= pc32;

end arch;