
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.xdc
# synth_design -top dotproduct -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotproduct -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1575852
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.344 ; gain = 239.832 ; free physical = 157844 ; free virtual = 212841
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.099; parent = 2372.543; children = 254.556
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.391; parent = 3040.316; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotproduct' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.281 ; gain = 333.770 ; free physical = 157747 ; free virtual = 212745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.099; parent = 2372.543; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.359; parent = 3131.285; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.094 ; gain = 351.582 ; free physical = 157747 ; free virtual = 212745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.099; parent = 2372.543; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.172; parent = 3149.098; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.094 ; gain = 351.582 ; free physical = 157747 ; free virtual = 212745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.099; parent = 2372.543; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.172; parent = 3149.098; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3149.094 ; gain = 0.000 ; free physical = 157747 ; free virtual = 212745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.812 ; gain = 0.000 ; free physical = 157723 ; free virtual = 212721
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3312.812 ; gain = 0.000 ; free physical = 157721 ; free virtual = 212719
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.812 ; gain = 515.301 ; free physical = 157760 ; free virtual = 212758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.077; parent = 2393.516; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.875; parent = 3280.801; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.812 ; gain = 515.301 ; free physical = 157759 ; free virtual = 212758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.077; parent = 2393.516; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.875; parent = 3280.801; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.812 ; gain = 515.301 ; free physical = 157759 ; free virtual = 212757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.077; parent = 2393.516; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.875; parent = 3280.801; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3312.812 ; gain = 515.301 ; free physical = 157776 ; free virtual = 212775
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.077; parent = 2393.516; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.875; parent = 3280.801; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 199   
+---Registers : 
	               27 Bit    Registers := 202   
	               19 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 3312.812 ; gain = 515.301 ; free physical = 157941 ; free virtual = 212958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2763.304; parent = 2508.773; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.875; parent = 3280.801; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 3761.242 ; gain = 963.730 ; free physical = 157399 ; free virtual = 212416
Synthesis current peak Physical Memory [PSS] (MB): peak = 3299.573; parent = 3045.043; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4734.320; parent = 3761.246; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 3821.234 ; gain = 1023.723 ; free physical = 157358 ; free virtual = 212375
Synthesis current peak Physical Memory [PSS] (MB): peak = 3346.237; parent = 3091.707; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.312; parent = 3821.238; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157191 ; free virtual = 212206
Synthesis current peak Physical Memory [PSS] (MB): peak = 3361.507; parent = 3106.977; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157178 ; free virtual = 212194
Synthesis current peak Physical Memory [PSS] (MB): peak = 3361.507; parent = 3106.977; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157178 ; free virtual = 212194
Synthesis current peak Physical Memory [PSS] (MB): peak = 3361.507; parent = 3106.977; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157188 ; free virtual = 212205
Synthesis current peak Physical Memory [PSS] (MB): peak = 3361.584; parent = 3107.067; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157188 ; free virtual = 212205
Synthesis current peak Physical Memory [PSS] (MB): peak = 3361.618; parent = 3107.106; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157191 ; free virtual = 212208
Synthesis current peak Physical Memory [PSS] (MB): peak = 3362.451; parent = 3107.935; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157191 ; free virtual = 212208
Synthesis current peak Physical Memory [PSS] (MB): peak = 3362.451; parent = 3107.935; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotproduct  | stage7_reg[3][21] | 4      | 22    | YES          | NO                 | YES               | 22     | 0       | 
|dotproduct  | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2403|
|3     |LUT2   |  9195|
|4     |LUT4   |  5200|
|5     |LUT5   |  4000|
|6     |LUT6   | 12400|
|7     |SRL16E |    23|
|8     |FDRE   |  8006|
|9     |IBUF   |  7203|
|10    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 4912.016 ; gain = 2114.504 ; free physical = 157191 ; free virtual = 212208
Synthesis current peak Physical Memory [PSS] (MB): peak = 3362.451; parent = 3107.935; children = 254.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5885.094; parent = 4912.020; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4912.016 ; gain = 1950.785 ; free physical = 157228 ; free virtual = 212245
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 4912.023 ; gain = 2114.504 ; free physical = 157227 ; free virtual = 212245
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4912.023 ; gain = 0.000 ; free physical = 157356 ; free virtual = 212373
INFO: [Netlist 29-17] Analyzing 9607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotproduct' is not ideal for floorplanning, since the cellview 'dotproduct' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4912.023 ; gain = 0.000 ; free physical = 157439 ; free virtual = 212457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7203 instances

Synth Design complete, checksum: e83bc50b
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 4912.023 ; gain = 3207.332 ; free physical = 157692 ; free virtual = 212710
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W14_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4951.059 ; gain = 39.035 ; free physical = 157174 ; free virtual = 212191
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 17:54:16 2025...
