// Seed: 3651374049
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input logic id_8
);
  logic id_9;
  always @((1) or negedge 1);
  logic id_10;
  logic id_11;
  logic id_12;
  assign id_11 = id_4;
  logic id_13;
  type_20(
      1, id_0
  );
endmodule
