[2025-09-16 20:31:30] START suite=cs trace=cloud9_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2509471 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 22 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4850422 cumulative IPC: 4.123 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4850422 cumulative IPC: 4.123 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4850423 heartbeat IPC: 4.272 cumulative IPC: 5 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15047108 heartbeat IPC: 0.9807 cumulative IPC: 0.9807 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 27026970 heartbeat IPC: 0.8347 cumulative IPC: 0.9019 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 38860121 heartbeat IPC: 0.8451 cumulative IPC: 0.8821 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 53864861 heartbeat IPC: 0.6665 cumulative IPC: 0.8161 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 69922998 heartbeat IPC: 0.6227 cumulative IPC: 0.7684 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 78871534 heartbeat IPC: 1.118 cumulative IPC: 0.8106 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 89185173 heartbeat IPC: 0.9696 cumulative IPC: 0.83 (Simulation time: 00 hr 09 min 21 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 100109121 heartbeat IPC: 0.9154 cumulative IPC: 0.8398 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 111034726 heartbeat IPC: 0.9153 cumulative IPC: 0.8476 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 117090513 cumulative IPC: 0.854 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 117090513 cumulative IPC: 0.854 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.854 instructions: 100000000 cycles: 117090513
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.1779 Average ROB Occupancy at Mispredict: 8278
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1474
BRANCH_INDIRECT: 0.00654
BRANCH_CONDITIONAL: 0.02388
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1429429
LQ_STALL: 6876
SQ_STALL: 50988


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 159.09375
REPLAY_LOAD: 96.326904
NON_REPLAY_LOAD: 26.184153

== Total ==
ADDR_TRANS: 234186
REPLAY_LOAD: 244863
NON_REPLAY_LOAD: 950380

== Counts ==
ADDR_TRANS: 1472
REPLAY_LOAD: 2542
NON_REPLAY_LOAD: 36296

cpu0->cpu0_STLB TOTAL        ACCESS:     481807 HIT:     445528 MISS:      36279 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     481807 HIT:     445528 MISS:      36279 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 265.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1215014 HIT:     644906 MISS:     570108 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     637319 HIT:     236813 MISS:     400506 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     129964 HIT:      22590 MISS:     107374 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     384562 HIT:     383927 MISS:        635 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63169 HIT:       1576 MISS:      61593 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 108.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9231924 HIT:    9101520 MISS:     130404 MSHR_MERGE:      28549
cpu0->cpu0_L1I LOAD         ACCESS:    9231924 HIT:    9101520 MISS:     130404 MSHR_MERGE:      28549
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19886036 HIT:   18578254 MISS:    1307782 MSHR_MERGE:     579179
cpu0->cpu0_L1D LOAD         ACCESS:   12745919 HIT:   11922511 MISS:     823408 MSHR_MERGE:     287944
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7065638 HIT:    6644902 MISS:     420736 MSHR_MERGE:     290766
cpu0->cpu0_L1D TRANSLATION  ACCESS:      74479 HIT:      10841 MISS:      63638 MSHR_MERGE:        469
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7703652 HIT:    7585346 MISS:     118306 MSHR_MERGE:      56773
cpu0->cpu0_ITLB LOAD         ACCESS:    7703652 HIT:    7585346 MISS:     118306 MSHR_MERGE:      56773
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.627 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19462042 HIT:   18907001 MISS:     555041 MSHR_MERGE:     134767
cpu0->cpu0_DTLB LOAD         ACCESS:   19462042 HIT:   18907001 MISS:     555041 MSHR_MERGE:     134767
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 27.51 cycles
cpu0->LLC TOTAL        ACCESS:     886283 HIT:     424969 MISS:     461314 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     400506 HIT:      89282 MISS:     311224 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     107374 HIT:       7815 MISS:      99559 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     316810 HIT:     316330 MISS:        480 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      61593 HIT:      11542 MISS:      50051 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5893
  ROW_BUFFER_MISS:     454905
  AVG DBUS CONGESTED CYCLE: 7.885
Channel 0 WQ ROW_BUFFER_HIT:      55318
  ROW_BUFFER_MISS:     216255
  FULL:          0
Channel 0 REFRESHES ISSUED:       9757

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       184049        49117        42635        88548
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           11          243         4341        10426
  STLB miss resolved @ L2C                0           17          101          536         1755
  STLB miss resolved @ LLC                0           46          232         3854         7849
  STLB miss resolved @ MEM                0           47          761         9193        40194

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             108825         2466         5897           18          142
---------------------------------------------------------------
  STLB miss resolved @ L1D               17            3            3            6           97
  STLB miss resolved @ L2C                6            0            1            4           17
  STLB miss resolved @ LLC               16            1            0            6           27
  STLB miss resolved @ MEM               52            3            2           11          384
[2025-09-16 20:44:16] END   suite=cs trace=cloud9_phase2_core1 (rc=0)
