
*** Running vivado
    with args -log rgb_to_gray.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb_to_gray.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rgb_to_gray.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/utils_1/imports/synth_1/cdc.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/utils_1/imports/synth_1/cdc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rgb_to_gray -part xc7k160tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19264
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.035 ; gain = 408.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb_to_gray' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:4]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CE' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CINVCTRL' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'DATAIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'INC' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LD' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LDPIPEEN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7023] instance 'IDELAYE2_inst' of module 'IDELAYE2' has 12 connections declared, but only 4 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'CLKDIVP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLK' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OFB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7023] instance 'ISERDESE2_inst' of module 'ISERDESE2' has 28 connections declared, but only 19 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CE' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CINVCTRL' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'DATAIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'INC' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LD' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LDPIPEEN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7023] instance 'IDELAYE2_inst' of module 'IDELAYE2' has 12 connections declared, but only 4 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'CLKDIVP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLK' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OFB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7023] instance 'ISERDESE2_inst' of module 'ISERDESE2' has 28 connections declared, but only 19 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CE' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CINVCTRL' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'DATAIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'INC' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LD' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'LDPIPEEN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7023] instance 'IDELAYE2_inst' of module 'IDELAYE2' has 12 connections declared, but only 4 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:98]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'CLKDIVP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLK' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OCLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'OFB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
WARNING: [Synth 8-7023] instance 'ISERDESE2_inst' of module 'ISERDESE2' has 28 connections declared, but only 19 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:126]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mmcm_rx' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/mmcm_rx_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_rx' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/mmcm_rx_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:171]
INFO: [Synth 8-6157] synthesizing module 'ila_rgb_gray' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/ila_rgb_gray_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_rgb_gray' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/.Xil/Vivado-1328-DESKTOP-FG0QD84/realtime/ila_rgb_gray_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_gray' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:4]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:171]
WARNING: [Synth 8-7137] Register img_r_reg in module rgb_to_gray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:158]
WARNING: [Synth 8-7137] Register img_g_reg in module rgb_to_gray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:159]
WARNING: [Synth 8-7137] Register img_b_reg in module rgb_to_gray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:160]
WARNING: [Synth 8-7137] Register img_gray_reg in module rgb_to_gray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/sources_1/new/rgb_to_gray.sv:162]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.559 ; gain = 502.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.559 ; gain = 502.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.559 ; gain = 502.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1375.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm_rx/mmcm_rx/mmcm_rx_in_context.xdc] for cell 'mmcm_rx'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm_rx/mmcm_rx/mmcm_rx_in_context.xdc] for cell 'mmcm_rx'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'mmcm_inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'mmcm_inst'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/ila_rgb_gray/ila_rgb_gray/ila_rgb_gray_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/ila_rgb_gray/ila_rgb_gray/ila_rgb_gray_in_context.xdc] for cell 'ila'
Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/constrs_1/new/rgb_to_gray.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/constrs_1/new/rgb_to_gray.xdc:1]
Finished Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/constrs_1/new/rgb_to_gray.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/constrs_1/new/rgb_to_gray.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rgb_to_gray_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.srcs/constrs_1/new/rgb_to_gray.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rgb_to_gray_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rgb_to_gray_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1450.648 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for osc_12m. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_12m. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm          |         1|
|2     |mmcm_rx       |         1|
|3     |ila_rgb_gray  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_rgb_gray |     1|
|2     |mmcm         |     1|
|3     |mmcm_rx      |     1|
|4     |CARRY4       |    32|
|5     |IDELAYCTRL   |     1|
|6     |IDELAYE2     |     3|
|7     |ISERDESE2    |     3|
|8     |LUT1         |     7|
|9     |LUT2         |    74|
|10    |LUT3         |    29|
|11    |LUT4         |    12|
|12    |LUT5         |     6|
|13    |LUT6         |     5|
|14    |FDCE         |     8|
|15    |FDPE         |     8|
|16    |FDRE         |    24|
|17    |LDC          |     8|
|18    |IBUF         |     1|
|19    |IBUFDS       |     4|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.648 ; gain = 502.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.648 ; gain = 577.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1450.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

Synth Design complete, checksum: 7c067361
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week5/Week5/Week5.runs/synth_1/rgb_to_gray.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb_to_gray_utilization_synth.rpt -pb rgb_to_gray_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 04:21:34 2023...
