// Seed: 2663400313
program module_0 ();
  localparam id_1 = 1;
  always @(posedge id_1[-1 :-1] or posedge 1);
  always @("" or posedge 1 ? 1 : 1'b0 ? 1 : id_1);
  wire id_2;
  if (-1) begin : LABEL_0
    assign id_2 = id_2 != {1};
  end
  assign id_2 = 1;
endprogram
module module_1 #(
    parameter id_1 = 32'd60,
    parameter id_2 = 32'd4,
    parameter id_5 = 32'd28,
    parameter id_9 = 32'd27
) (
    input uwire id_0,
    input wire _id_1,
    input wand _id_2,
    output tri id_3,
    output uwire id_4
    , _id_9,
    input uwire _id_5,
    input wand id_6,
    input supply1 id_7
);
  assign id_4 = -1;
  reg [id_1 : id_5] id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always @(negedge -1, $realtime == 1'b0) begin : LABEL_0
    id_10 <= -1;
    id_10 <= -1'b0;
  end
  logic [1 : id_2  <=  id_9] id_11;
endmodule
