Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0697103d3916404b8b9b39eac82a019e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_seq_mult_RS_tb_behav xil_defaultlib.unsigned_seq_mult_RS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_seq_mult_RS
Compiling module xil_defaultlib.unsigned_seq_mult_RS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_seq_mult_RS_tb_behav
