tst r0, #8 
mvnne r1, r2 
mvneq r1, r2 
add r3, r0, r1, lsl #11 
mov r1, r2, lsr #5 
eor r0, r1, r3 
