head	1.7;
access;
symbols
	binutils-2_24-branch:1.7.0.8
	binutils-2_24-branchpoint:1.7
	binutils-2_21_1:1.6
	binutils-2_23_2:1.7
	binutils-2_23_1:1.7
	binutils-2_23:1.7
	binutils-2_23-branch:1.7.0.6
	binutils-2_23-branchpoint:1.7
	binutils-2_22_branch:1.7.0.4
	binutils-2_22:1.7
	binutils-2_22-branch:1.7.0.2
	binutils-2_22-branchpoint:1.7
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.4
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.6
	binutils-2_20:1.6
	binutils-arc-20081103-branch:1.5.0.10
	binutils-arc-20081103-branchpoint:1.5
	binutils-2_20-branch:1.6.0.2
	binutils-2_20-branchpoint:1.6
	dje-cgen-play1-branch:1.5.0.8
	dje-cgen-play1-branchpoint:1.5
	arc-20081103-branch:1.5.0.6
	arc-20081103-branchpoint:1.5
	binutils-2_19_1:1.5
	binutils-2_19:1.5
	binutils-2_19-branch:1.5.0.4
	binutils-2_19-branchpoint:1.5
	binutils-2_18:1.5
	binutils-2_18-branch:1.5.0.2
	binutils-2_18-branchpoint:1.5
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.4
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.4
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.4
	binutils-csl-wrs-linux-3_4_4-23:1.4
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.4
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.4
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.4
	binutils-2_17-branch:1.4.0.10
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.8
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.4.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.4
	binutils-2_16_1:1.4
	binutils-csl-arm-2005q1b:1.4
	binutils-2_16:1.4
	binutils-csl-arm-2005q1a:1.4
	binutils-csl-arm-2005q1-branch:1.4.0.4
	binutils-csl-arm-2005q1-branchpoint:1.4
	binutils-2_16-branch:1.4.0.2
	binutils-2_16-branchpoint:1.4
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.3
	binutils-2_15-branchpoint:1.3
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.3
	binutils-2_15-branch:1.3.0.8
	cagney_bfdfile-20040213-branch:1.3.0.6
	cagney_bfdfile-20040213-branchpoint:1.3
	cagney_bigcore-20040122-branch:1.3.0.4
	cagney_bigcore-20040122-branchpoint:1.3
	csl-arm-2003-q4:1.3
	binutils-2_14:1.3
	binutils-2_14-branch:1.3.0.2
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.2
	binutils-2_13_2:1.2
	binutils-2_13_1:1.2
	binutils-2_13:1.2
	binutils-2_13-branchpoint:1.2
	binutils-2_13-branch:1.2.0.4
	binutils-2_12_1:1.2
	binutils-2_12:1.2
	binutils-2_12-branch:1.2.0.2
	binutils-2_12-branchpoint:1.2
	cygnus_cvs_20020108_pre:1.2
	x86_64versiong3:1.1
	binutils_latest_snapshot:1.7;
locks; strict;
comment	@# @;


1.7
date	2011.01.18.13.37.39;	author nickc;	state Exp;
branches;
next	1.6;

1.6
date	2009.09.02.07.24.21;	author amodra;	state Exp;
branches;
next	1.5;

1.5
date	2006.07.24.13.49.49;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2005.03.03.01.29.54;	author amodra;	state Exp;
branches;
next	1.3;

1.3
date	2002.12.19.01.11.31;	author kazu;	state Exp;
branches;
next	1.2;

1.2
date	2001.03.08.23.24.26;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2001.02.18.23.33.04;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.7
log
@	PR gas/12390
	* doc/all.texi: Add NS32K
	* doc/as.texinfo: Remove target specific details of which
	characters act as comment initiators and statement separators into
	individual target specific files.
	* doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
	the hash character at the start of a line.
	* doc/c-arm.texi (ARM-Chars): Likewise.
	* doc/c-avr.texi (AVR-Chars): Likewise.
	* doc/c-d10v.texi (D10V-Chars): Likewise.
	* doc/c-d30v.texi (D30V-Chars):	Likewise.
	* doc/c-mmix.texi (MMIX-Chars): Likewise.
	* doc/c-s390.texi (s390 characters): Likewise.
	* doc/c-sh.texi (SH-Chars): Likewise.
	* doc/c-sh64.texi (SH64-Chars): Likewise.
	* doc/c-sparc.texi (SPARC-Chars): Likewise.
	* doc/c-tic6x.texi (TIC6X Syntax): Likewise.
	* doc/c-xtensa.texi (Xtensa Syntax): Likewise.
	* doc/c-z80.texi (Z80-Chars): Likewise.
	* doc/c-z8k.texi (Z8000-Chars): Likewise.
	* doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
	* doc/c-arc.texi (ARC-Chars): Fill in this subsection.
	* doc/c-bfin.texi (Blackfin Syntax): Document line comment and
	line separator characters.
	* doc/c-cr16.texi (CR16 Syntax): Likewise.
	* doc/c-i386.texi (i386-Chars): Likewise.
	* doc/c-i860.texi (i860-Chars):	Likewise.
	* doc/c-i960.texi (i960-Chars):	Likewise.
	* doc/c-ip2k.texi (IP2K-Chars):	Likewise.
	* doc/c-lm32.texi (LM32-Chars):	likewise.
	* doc/c-m32c.texi (M32C-Chars): Likewise.
	* doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
	* doc/c-m68k.texi (M68K-Chars): Likewise.
	* doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
	* doc/c-msp430.texi (MSP430-Chars): Likewise.
	* doc/c-mt.texi (MT-Chars): Likewise.
	* doc/c-ns32k.texi (NS32K-Chars): Likewise.
	* doc/c-pj.texi (PJ-Chars): Likewise.
	* doc/c-ppc.texi (PowerPC-Chars): Likewise.
	* doc/c-rx.texi (RX-Chars): Likewise.
	* doc/c-score.texi (SCORE-Chars): Likewise.
	* doc/c-tic54x.texi (TIC54X-Chars): Likewise.
	* doc/c-v850.texi (V850-Chars): Likewise.
	* doc/c-vax.texi (VAX-Chars): Likewise.
	* doc/c-xc16x.texi (xc16x-Chars): Likewise.
@
text
@@@c Copyright 2001, 2002, 2006 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@ifset GENERIC
@@page
@@node PDP-11-Dependent
@@chapter PDP-11 Dependent Features
@@end ifset
@@ifclear GENERIC
@@node Machine Dependencies
@@chapter PDP-11 Dependent Features
@@end ifclear

@@cindex PDP-11 support

@@menu
* PDP-11-Options::		Options
* PDP-11-Pseudos::		Assembler Directives
* PDP-11-Syntax::		DEC Syntax versus BSD Syntax
* PDP-11-Mnemonics::		Instruction Naming
* PDP-11-Synthetic::		Synthetic Instructions
@@end menu

@@node PDP-11-Options
@@section Options

@@cindex options for PDP-11

The PDP-11 version of @@code{@@value{AS}} has a rich set of machine
dependent options.

@@subsection Code Generation Options

@@table @@code
@@cindex -mpic
@@cindex -mno-pic
@@item -mpic | -mno-pic
Generate position-independent (or position-dependent) code.

The default is to generate position-independent code.
@@end table

@@subsection Instruction Set Extension Options

These options enables or disables the use of extensions over the base
line instruction set as introduced by the first PDP-11 CPU: the KA11.
Most options come in two variants: a @@code{-m}@@var{extension} that
enables @@var{extension}, and a @@code{-mno-}@@var{extension} that disables
@@var{extension}.

The default is to enable all extensions.

@@table @@code
@@cindex -mall
@@cindex -mall-extensions
@@item -mall | -mall-extensions
Enable all instruction set extensions.

@@cindex -mno-extensions
@@item -mno-extensions
Disable all instruction set extensions.

@@cindex -mcis
@@cindex -mno-cis
@@item -mcis | -mno-cis
Enable (or disable) the use of the commercial instruction set, which
consists of these instructions: @@code{ADDNI}, @@code{ADDN}, @@code{ADDPI},
@@code{ADDP}, @@code{ASHNI}, @@code{ASHN}, @@code{ASHPI}, @@code{ASHP},
@@code{CMPCI}, @@code{CMPC}, @@code{CMPNI}, @@code{CMPN}, @@code{CMPPI},
@@code{CMPP}, @@code{CVTLNI}, @@code{CVTLN}, @@code{CVTLPI}, @@code{CVTLP},
@@code{CVTNLI}, @@code{CVTNL}, @@code{CVTNPI}, @@code{CVTNP}, @@code{CVTPLI},
@@code{CVTPL}, @@code{CVTPNI}, @@code{CVTPN}, @@code{DIVPI}, @@code{DIVP},
@@code{L2DR}, @@code{L3DR}, @@code{LOCCI}, @@code{LOCC}, @@code{MATCI},
@@code{MATC}, @@code{MOVCI}, @@code{MOVC}, @@code{MOVRCI}, @@code{MOVRC},
@@code{MOVTCI}, @@code{MOVTC}, @@code{MULPI}, @@code{MULP}, @@code{SCANCI},
@@code{SCANC}, @@code{SKPCI}, @@code{SKPC}, @@code{SPANCI}, @@code{SPANC},
@@code{SUBNI}, @@code{SUBN}, @@code{SUBPI}, and @@code{SUBP}.

@@cindex -mcsm
@@cindex -mno-csm
@@item -mcsm | -mno-csm
Enable (or disable) the use of the @@code{CSM} instruction.

@@cindex -meis
@@cindex -mno-eis
@@item -meis | -mno-eis
Enable (or disable) the use of the extended instruction set, which
consists of these instructions: @@code{ASHC}, @@code{ASH}, @@code{DIV},
@@code{MARK}, @@code{MUL}, @@code{RTT}, @@code{SOB} @@code{SXT}, and
@@code{XOR}.

@@cindex -mfis
@@cindex -mno-fis
@@cindex -mkev11
@@cindex -mkev11
@@cindex -mno-kev11
@@item -mfis | -mkev11
@@itemx -mno-fis | -mno-kev11
Enable (or disable) the use of the KEV11 floating-point instructions:
@@code{FADD}, @@code{FDIV}, @@code{FMUL}, and @@code{FSUB}.

@@cindex -mfpp
@@cindex -mno-fpp
@@cindex -mfpu
@@cindex -mno-fpu
@@cindex -mfp-11
@@cindex -mno-fp-11
@@item -mfpp | -mfpu | -mfp-11
@@itemx -mno-fpp | -mno-fpu | -mno-fp-11
Enable (or disable) the use of FP-11 floating-point instructions:
@@code{ABSF}, @@code{ADDF}, @@code{CFCC}, @@code{CLRF}, @@code{CMPF},
@@code{DIVF}, @@code{LDCFF}, @@code{LDCIF}, @@code{LDEXP}, @@code{LDF},
@@code{LDFPS}, @@code{MODF}, @@code{MULF}, @@code{NEGF}, @@code{SETD},
@@code{SETF}, @@code{SETI}, @@code{SETL}, @@code{STCFF}, @@code{STCFI},
@@code{STEXP}, @@code{STF}, @@code{STFPS}, @@code{STST}, @@code{SUBF}, and
@@code{TSTF}.

@@cindex -mlimited-eis
@@cindex -mno-limited-eis
@@item -mlimited-eis | -mno-limited-eis
Enable (or disable) the use of the limited extended instruction set:
@@code{MARK}, @@code{RTT}, @@code{SOB}, @@code{SXT}, and @@code{XOR}.

The -mno-limited-eis options also implies -mno-eis.

@@cindex -mmfpt
@@cindex -mno-mfpt
@@item -mmfpt | -mno-mfpt
Enable (or disable) the use of the @@code{MFPT} instruction.

@@cindex -mmutiproc
@@cindex -mno-mutiproc
@@item -mmultiproc | -mno-multiproc
Enable (or disable) the use of multiprocessor instructions: @@code{TSTSET} and
@@code{WRTLCK}.

@@cindex -mmxps
@@cindex -mno-mxps
@@item -mmxps | -mno-mxps
Enable (or disable) the use of the @@code{MFPS} and @@code{MTPS} instructions.

@@cindex -mspl
@@cindex -mno-spl
@@item -mspl | -mno-spl
Enable (or disable) the use of the @@code{SPL} instruction.

@@cindex -mmicrocode
@@cindex -mno-microcode
Enable (or disable) the use of the microcode instructions: @@code{LDUB},
@@code{MED}, and @@code{XFC}.
@@end table

@@subsection CPU Model Options

These options enable the instruction set extensions supported by a
particular CPU, and disables all other extensions.

@@table @@code
@@cindex -mka11
@@item -mka11
KA11 CPU.  Base line instruction set only.

@@cindex -mkb11
@@item -mkb11
KB11 CPU.  Enable extended instruction set and @@code{SPL}.

@@cindex -mkd11a
@@item -mkd11a
KD11-A CPU.  Enable limited extended instruction set.

@@cindex -mkd11b
@@item -mkd11b
KD11-B CPU.  Base line instruction set only.

@@cindex -mkd11d
@@item -mkd11d
KD11-D CPU.  Base line instruction set only.

@@cindex -mkd11e
@@item -mkd11e
KD11-E CPU.  Enable extended instruction set, @@code{MFPS}, and @@code{MTPS}.

@@cindex -mkd11f
@@cindex -mkd11h
@@cindex -mkd11q
@@item -mkd11f | -mkd11h | -mkd11q
KD11-F, KD11-H, or KD11-Q CPU.  Enable limited extended instruction set,
@@code{MFPS}, and @@code{MTPS}.

@@cindex -mkd11k
@@item -mkd11k
KD11-K CPU.  Enable extended instruction set, @@code{LDUB}, @@code{MED},
@@code{MFPS}, @@code{MFPT}, @@code{MTPS}, and @@code{XFC}.

@@cindex -mkd11z
@@item -mkd11z
KD11-Z CPU.  Enable extended instruction set, @@code{CSM}, @@code{MFPS},
@@code{MFPT}, @@code{MTPS}, and @@code{SPL}.

@@cindex -mf11
@@item -mf11
F11 CPU.  Enable extended instruction set, @@code{MFPS}, @@code{MFPT}, and
@@code{MTPS}.

@@cindex -mj11
@@item -mj11
J11 CPU.  Enable extended instruction set, @@code{CSM}, @@code{MFPS},
@@code{MFPT}, @@code{MTPS}, @@code{SPL}, @@code{TSTSET}, and @@code{WRTLCK}.

@@cindex -mt11
@@item -mt11
T11 CPU.  Enable limited extended instruction set, @@code{MFPS}, and
@@code{MTPS}.
@@end table

@@subsection Machine Model Options

These options enable the instruction set extensions supported by a
particular machine model, and disables all other extensions.

@@table @@code
@@cindex -m11/03
@@item -m11/03
Same as @@code{-mkd11f}.

@@cindex -m11/04
@@item -m11/04
Same as @@code{-mkd11d}.

@@cindex -m11/05
@@cindex -m11/10
@@item -m11/05 | -m11/10
Same as @@code{-mkd11b}.

@@cindex -m11/15
@@cindex -m11/20
@@item -m11/15 | -m11/20
Same as @@code{-mka11}.

@@cindex -m11/21
@@item -m11/21
Same as @@code{-mt11}.

@@cindex -m11/23
@@cindex -m11/24
@@item -m11/23 | -m11/24
Same as @@code{-mf11}.

@@cindex -m11/34
@@item -m11/34
Same as @@code{-mkd11e}.

@@cindex -m11/34a
@@item -m11/34a
Ame as @@code{-mkd11e} @@code{-mfpp}.

@@cindex -m11/35
@@cindex -m11/40
@@item -m11/35 | -m11/40
Same as @@code{-mkd11a}.

@@cindex -m11/44
@@item -m11/44
Same as @@code{-mkd11z}.

@@cindex -m11/45
@@cindex -m11/50
@@cindex -m11/55
@@cindex -m11/70
@@item -m11/45 | -m11/50 | -m11/55 | -m11/70
Same as @@code{-mkb11}.

@@cindex -m11/53
@@cindex -m11/73
@@cindex -m11/83
@@cindex -m11/84
@@cindex -m11/93
@@cindex -m11/94
@@item -m11/53 | -m11/73 | -m11/83 | -m11/84 | -m11/93 | -m11/94
Same as @@code{-mj11}.

@@cindex -m11/60
@@item -m11/60
Same as @@code{-mkd11k}.
@@end table

@@node PDP-11-Pseudos
@@section Assembler Directives

The PDP-11 version of @@code{@@value{AS}} has a few machine
dependent assembler directives.

@@table @@code
@@item .bss
Switch to the @@code{bss} section.

@@item .even
Align the location counter to an even number.
@@end table

@@node PDP-11-Syntax
@@section PDP-11 Assembly Language Syntax

@@cindex PDP-11 syntax

@@cindex DEC syntax
@@cindex BSD syntax
@@code{@@value{AS}} supports both DEC syntax and BSD syntax.  The only
difference is that in DEC syntax, a @@code{#} character is used to denote
an immediate constants, while in BSD syntax the character for this
purpose is @@code{$}.

@@cindex PDP-11 general-purpose register syntax
general-purpose registers are named @@code{r0} through @@code{r7}.
Mnemonic alternatives for @@code{r6} and @@code{r7} are @@code{sp} and
@@code{pc}, respectively.

@@cindex PDP-11 floating-point register syntax
Floating-point registers are named @@code{ac0} through @@code{ac3}, or
alternatively @@code{fr0} through @@code{fr3}.

@@cindex PDP-11 comments
Comments are started with a @@code{#} or a @@code{/} character, and extend
to the end of the line.  (FIXME: clash with immediates?)

@@cindex PDP-11 line separator
Multiple statements on the same line can be separated by the @@samp{;} character.

@@node PDP-11-Mnemonics
@@section Instruction Naming

@@cindex PDP-11 instruction naming

Some instructions have alternative names.

@@table @@code
@@item BCC
@@code{BHIS}

@@item BCS
@@code{BLO}

@@item L2DR
@@code{L2D}

@@item L3DR
@@code{L3D}

@@item SYS
@@code{TRAP}
@@end table

@@node PDP-11-Synthetic
@@section Synthetic Instructions

The @@code{JBR} and @@code{J}@@var{CC} synthetic instructions are not
supported yet.
@


1.6
log
@update copyright dates
@
text
@d326 3
@


1.5
log
@Fix spelling typos
@
text
@d1 1
a1 1
@@c Copyright 2001, 2002 Free Software Foundation, Inc.
@


1.4
log
@update copyright dates
@
text
@d314 1
a314 1
eneral-purpose registers are named @@code{r0} through @@code{r7}.
@


1.3
log
@	* doc/c-alpha.texi: Fix typos.
	* doc/c-arm.texi: Likewise.
	* doc/c-d10v.texi: Likewise.
	* doc/c-i370.texi: Likewise.
	* doc/c-i960.texi: Likewise.
	* doc/c-ia64.texi: Likewise.
	* doc/c-mmix.texi: Likewise.
	* doc/c-ns32k.texi: Likewise.
	* doc/c-pdp11.texi: Likewise.
	* doc/c-pj.texi: Likewise.
	* doc/c-sh64.texi: Likewise.
	* doc/c-sparc.texi: Likewise.
	* doc/c-tic54x.texi: Likewise.
	* doc/c-v850.texi: Likewise.
	* doc/c-vax.texi: Likewise.
	* doc/internals.texi: Likewise.
@
text
@d1 1
a1 1
@@c Copyright 2001 Free Software Foundation, Inc.
@


1.2
log
@Fix copyright notices
@
text
@d43 1
a43 1
@@subsection Instruction Set Extention Options
d66 1
a66 1
Enable (or disable) the use of the commersial instruction set, which
d99 1
a99 1
Enable (or diasble) the use of the KEV11 floating-point instructions:
@


1.1
log
@Add PDP-11 support
@
text
@d1 1
a1 1
@@c Copyright (C) 2001 Free Software Foundation, Inc.
@

