/*
 * Generated by Digital. Don't modify this file!
 * Any changes will be lost if this file is regenerated.
 */

module D_74LS138 (
  input B,
  input C,
  input A,
  input G,
  input G2A,
  input G2B,
  output [7:0] Y
);
  wire s0;
  wire s1;
  wire s2;
  wire s3;
  wire s4;
  wire s5;
  wire s6;
  wire s7;
  assign s5 = (B & C);
  assign s0 = ~ C;
  assign s1 = ~ B;
  assign s6 = ~ A;
  assign s7 = ~ (G2A | ~ G | G2B);
  assign s2 = (s0 & s1);
  assign s3 = (C & s1);
  assign s4 = (s0 & B);
  assign Y[0] = ~ (s2 & s6 & s7);
  assign Y[1] = ~ (s3 & s6 & s7);
  assign Y[2] = ~ (s4 & s6 & s7);
  assign Y[3] = ~ (s5 & s6 & s7);
  assign Y[4] = ~ (A & s2 & s7);
  assign Y[5] = ~ (s3 & A & s7);
  assign Y[6] = ~ (s4 & A & s7);
  assign Y[7] = ~ (s5 & A & s7);
endmodule
