/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [12:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [31:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[18];
  assign celloutsig_0_13z = ~celloutsig_0_9z[3];
  assign celloutsig_1_5z = celloutsig_1_2z[2] | ~(celloutsig_1_3z[0]);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_2z[1]);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_12z = celloutsig_0_9z[9] | ~(in_data[24]);
  assign celloutsig_0_15z = celloutsig_0_8z | ~(celloutsig_0_13z);
  assign celloutsig_0_16z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_4z[3]);
  assign celloutsig_0_57z = ~(celloutsig_0_19z[11] ^ celloutsig_0_18z[4]);
  assign celloutsig_0_26z = { in_data[34:29], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_25z } & { celloutsig_0_17z[3:2], celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[94:92], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z } / { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[37:25] >= { in_data[16:6], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_56z = in_data[90:85] && { celloutsig_0_17z[3:1], celloutsig_0_41z };
  assign celloutsig_1_4z = celloutsig_1_3z[12:6] && in_data[182:176];
  assign celloutsig_1_14z = { celloutsig_1_6z[1:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z } && { celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_9z[2:0] && { celloutsig_1_6z[2:1], celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_3z[8:3], celloutsig_0_21z, celloutsig_0_21z } && celloutsig_0_9z;
  assign celloutsig_1_1z = ! in_data[123:113];
  assign celloutsig_1_8z = ! { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[84:77], celloutsig_0_0z } < { celloutsig_0_3z[7:1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_3z[9] & ~(in_data[25]);
  assign celloutsig_1_10z = { celloutsig_1_3z[4:1], celloutsig_1_2z[2:1], celloutsig_1_2z[1] } % { 1'h1, in_data[151:149], celloutsig_1_2z[2:1], in_data[96] };
  assign celloutsig_0_25z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_0z } % { 1'h1, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_41z = celloutsig_0_34z[5:3] * celloutsig_0_17z[6:4];
  assign celloutsig_0_14z = { in_data[74:58], celloutsig_0_4z, celloutsig_0_2z } != { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z } | { in_data[39:9], celloutsig_0_8z };
  assign celloutsig_0_2z = ~^ in_data[87:42];
  assign celloutsig_0_34z = { celloutsig_0_26z[4:2], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_6z } >> { in_data[76:71], celloutsig_0_24z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_3z[4:2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_21z = { in_data[24], celloutsig_0_2z, celloutsig_0_13z } >> { celloutsig_0_11z[14:13], celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[59:50], celloutsig_0_1z } >> { in_data[35:30], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[11:8], celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_11z[9:7], celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z } <<< { celloutsig_0_3z[7:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_14z } <<< celloutsig_0_10z;
  assign celloutsig_1_6z = { celloutsig_1_3z[10:8], celloutsig_1_5z } ~^ { celloutsig_1_5z, celloutsig_1_2z[2:1], celloutsig_1_2z[1] };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z } ^ { in_data[154:152], celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_8z };
  assign celloutsig_1_11z = { in_data[148:140], celloutsig_1_10z, celloutsig_1_7z } ^ { in_data[111:108], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_14z } ^ celloutsig_1_3z[5:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[181:170], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_0z = ~((in_data[187] & in_data[141]) | (in_data[115] & in_data[104]));
  assign celloutsig_1_2z[2:1] = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
