// Seed: 854291045
module module_0 (
    output uwire id_0,
    output wire  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wire  id_4
);
  wire id_6;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    inout  logic id_5,
    input  logic id_6,
    input  tri   id_7
);
  id_9(
      -1
  );
  always id_5 <= id_6;
  wor id_10, id_11 = id_2, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_4,
      id_12
  );
endmodule
