VHDL code of  behavioral model of <b>AND gate</b> and its test bench code.
