<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>threed_render_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.151</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>510</Best-caseLatency>
            <Average-caseLatency>1226750</Average-caseLatency>
            <Worst-caseLatency>8696999</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.100 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.268 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>86.970 ms</Worst-caseRealTimeLatency>
            <Interval-min>511</Interval-min>
            <Interval-max>8697000</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <threed_render_mesh_i>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>110</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>8800</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>88000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>80</IterationLatency>
                <InstanceList/>
                <threed_render_mesh_j>
                    <Slack>7.30</Slack>
                    <TripCount>3</TripCount>
                    <Latency>78</Latency>
                    <AbsoluteTimeLatency>780</AbsoluteTimeLatency>
                    <IterationLatency>26</IterationLatency>
                    <InstanceList/>
                    <threed_render_mesh_k>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>240</AbsoluteTimeLatency>
                        <IterationLatency>8</IterationLatency>
                        <InstanceList/>
                    </threed_render_mesh_k>
                </threed_render_mesh_j>
            </threed_render_mesh_i>
            <threed_render_mesh_after_projection_i>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>110</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>44550</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>445500</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>405</IterationLatency>
                <InstanceList/>
            </threed_render_mesh_after_projection_i>
            <threed_render_screen_0_j>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>100</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>10200</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>102000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>102</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <threed_render_screen_0_k>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>100</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>100</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>1000</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>1</IterationLatency>
                    <InstanceList/>
                </threed_render_screen_0_k>
            </threed_render_screen_0_j>
            <threed_render_screen_1_i>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>110</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>8562730</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>85627300</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>43</min>
                        <max>77843</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <threed_render_screen_1_j>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>100</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>38</min>
                            <max>77838</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>380</min>
                            <max>778380</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>78</min>
                            <max>778</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                    <threed_render_screen_1_k>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>
                            <range>
                                <min>0</min>
                                <max>700</max>
                            </range>
                        </Latency>
                        <AbsoluteTimeLatency>
                            <range>
                                <min>0</min>
                                <max>7000</max>
                            </range>
                        </AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>7</max>
                            </range>
                        </IterationLatency>
                        <InstanceList/>
                    </threed_render_screen_1_k>
                </threed_render_screen_1_j>
            </threed_render_screen_1_i>
            <threed_render_screen_transmission_j>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>100</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>70200</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>702000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>702</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <threed_render_screen_transmission_k>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>100</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>700</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>7000</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>7</IterationLatency>
                    <InstanceList/>
                </threed_render_screen_transmission_k>
            </threed_render_screen_transmission_j>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>90</BRAM_18K>
            <DSP>136</DSP>
            <FF>26988</FF>
            <LUT>29599</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_AWVALID</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_AWREADY</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_AWADDR</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_WVALID</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_WREADY</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_WDATA</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_WSTRB</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_ARVALID</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_ARREADY</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_ARADDR</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_RVALID</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_RREADY</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_RDATA</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_RRESP</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_BVALID</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_BREADY</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_threed_render_hls_io_BRESP</name>
            <Object>threed_render_hls_io</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>threed_render_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>threed_render_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>threed_render_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>threed_render_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_rotation_matrix_initial_fu_840</InstName>
                    <ModuleName>rotation_matrix_initial</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>840</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sin_or_cos_float_s_fu_88</InstName>
                            <ModuleName>sin_or_cos_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>88</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_sin_or_cos_float_Pipeline_1_fu_268</InstName>
                                    <ModuleName>sin_or_cos_float_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>268</ID>
                                    <BindInstances>add_ln311_fu_92_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sin_or_cos_float_Pipeline_2_fu_276</InstName>
                                    <ModuleName>sin_or_cos_float_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>276</ID>
                                    <BindInstances>add_ln318_fu_147_p2 shift_1_out sub_ln1512_fu_173_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>Ex_V_fu_499_p2 add_ln214_fu_323_p2 mul_80s_24ns_80_5_1_U12 Mx_bits_V_1_fu_435_p2 Ex_V_3_fu_538_p2 sub_ln1512_fu_556_p2 mul_mul_15ns_15ns_30_4_1_U18 mul_23s_22ns_45_1_1_U16 mul_mul_15ns_15s_30_4_1_U19 mul_30s_29ns_58_2_1_U17 add_ln329_fu_998_p2 newexp_fu_1008_p2 ref_4oPi_table_100_V_U second_order_float_sin_cos_K0_V_U second_order_float_sin_cos_K1_V_U second_order_float_sin_cos_K2_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fdiv_32ns_32ns_32_16_no_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U34</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrix_mutiply_fu_905</InstName>
                    <ModuleName>matrix_mutiply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>905</ID>
                    <BindInstances>sub_ln1271_fu_338_p2 add_ln1271_fu_348_p2 sub_ln1271_1_fu_370_p2 add_ln1271_1_fu_376_p2 add_ln1271_2_fu_386_p2 mul_40s_40s_73_2_1_U41 mul_40s_40s_73_2_1_U42 ret_V_fu_446_p2 mul_40s_40s_73_2_1_U43 mul_40s_40s_73_2_1_U44 ret_V_38_fu_460_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrix_mutiply_1_fu_933</InstName>
                    <ModuleName>matrix_mutiply_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>933</ID>
                    <BindInstances>mul_40s_40s_73_2_1_U66 mul_40s_40s_73_2_1_U67 mul_40s_40s_73_2_1_U68 mul_40s_40s_73_2_1_U69 mul_40s_40s_73_2_1_U70 ret_V_36_fu_495_p2 mul_40s_40s_73_2_1_U71 mul_40s_40s_73_2_1_U72 ret_V_37_fu_509_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrix_mutiply_2_fu_976</InstName>
                    <ModuleName>matrix_mutiply_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>976</ID>
                    <BindInstances>sub_ln16_fu_333_p2 add_ln16_fu_343_p2 sub_ln16_1_fu_365_p2 add_ln13_fu_375_p2 add_ln14_fu_393_p2 mul_40s_40s_73_2_1_U104 mul_40s_34ns_73_2_1_U105 mul_40s_35ns_73_2_1_U106 ret_V_fu_276_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>man_V_1_fu_1375_p2 F2_fu_1388_p2 add_ln570_fu_1400_p2 sub_ln570_fu_1406_p2 add_ln53_1_fu_1307_p2 sub_ln60_fu_1569_p2 add_ln53_fu_1584_p2 add_ln60_fu_1594_p2 sub_ln60_1_fu_1615_p2 add_ln57_fu_1627_p2 add_ln60_1_fu_1641_p2 add_ln59_fu_1657_p2 man_V_34_fu_1717_p2 F2_11_fu_1730_p2 add_ln570_3_fu_1742_p2 sub_ln570_3_fu_1748_p2 man_V_4_fu_2230_p2 F2_1_fu_2243_p2 add_ln570_1_fu_2255_p2 sub_ln570_1_fu_2261_p2 man_V_7_fu_2299_p2 F2_2_fu_2312_p2 add_ln570_2_fu_2324_p2 sub_ln570_2_fu_2330_p2 man_V_10_fu_2385_p2 F2_3_fu_2398_p2 add_ln570_4_fu_2410_p2 sub_ln570_4_fu_2416_p2 man_V_13_fu_2454_p2 F2_4_fu_2467_p2 add_ln570_5_fu_2479_p2 sub_ln570_5_fu_2485_p2 man_V_16_fu_2523_p2 F2_5_fu_2536_p2 add_ln570_6_fu_2548_p2 sub_ln570_6_fu_2554_p2 man_V_19_fu_2609_p2 F2_6_fu_2622_p2 add_ln570_7_fu_2634_p2 sub_ln570_7_fu_2640_p2 man_V_22_fu_2695_p2 F2_7_fu_2708_p2 add_ln570_8_fu_2720_p2 sub_ln570_8_fu_2726_p2 man_V_25_fu_2781_p2 F2_8_fu_2794_p2 add_ln570_9_fu_2806_p2 sub_ln570_9_fu_2812_p2 man_V_28_fu_2867_p2 F2_9_fu_2880_p2 add_ln570_10_fu_2892_p2 sub_ln570_10_fu_2898_p2 mul_40s_34ns_73_2_1_U138 add_ln117_fu_3911_p2 mesh_after_rotation_z_V_2_0_4_fu_4174_p2 mesh_after_rotation_z_V_2_1_4_fu_4179_p2 mesh_after_rotation_z_V_2_2_4_fu_4184_p2 vector0to1_V_fu_4189_p2 vector0to1_V_3_fu_4195_p2 vector0to1_V_4_fu_4201_p2 vector0to2_V_fu_4207_p2 vector0to2_V_1_fu_4213_p2 vector0to2_V_2_fu_4219_p2 mul_40s_40s_73_2_1_U139 mul_40s_40s_73_2_1_U140 ret_V_fu_4336_p2 mul_40s_40s_73_2_1_U141 mul_40s_40s_73_2_1_U142 ret_V_1_fu_4350_p2 mul_40s_40s_73_2_1_U143 mul_40s_40s_73_2_1_U144 ret_V_2_fu_4364_p2 mul_40s_40s_80_2_1_U146 mul_40s_40s_80_2_1_U147 mul_40s_40s_80_2_1_U148 NZeros_1_fu_4489_p2 sub_ln1099_fu_4503_p2 lsb_index_fu_4552_p2 sub_ln1102_fu_4573_p2 add_ln1109_fu_4660_p2 sub_ln1110_fu_4674_p2 m_1_fu_4706_p2 fsqrt_32ns_32ns_32_16_no_dsp_1_U136 man_V_31_fu_4836_p2 F2_10_fu_4849_p2 add_ln570_11_fu_4861_p2 sub_ln570_11_fu_4867_p2 ret_V_5_fu_5027_p2 ret_V_25_fu_4300_p2 ret_V_26_fu_4313_p2 mul_42s_44ns_85_5_1_U145 sub_ln1303_fu_4517_p2 sub_ln1303_1_fu_4538_p2 add_ln181_1_fu_5054_p2 add_ln181_fu_5065_p2 add_ln189_fu_5086_p2 add_ln185_fu_5102_p2 empty_72_fu_5139_p2 empty_73_fu_5150_p2 empty_74_fu_5161_p2 empty_75_fu_5172_p2 empty_76_fu_5183_p2 empty_77_fu_5194_p2 add_ln193_fu_5210_p2 ret_V_6_fu_5259_p2 ret_V_8_fu_5272_p2 ret_V_11_fu_5286_p2 ret_V_13_fu_5300_p2 ret_V_16_fu_5310_p2 ret_V_18_fu_5320_p2 add_ln197_1_fu_5354_p2 add_ln197_2_fu_5360_p2 add_ln197_fu_5340_p2 pixel_center_y_V_fu_5391_p2 ret_V_28_fu_5404_p2 mul_41s_41s_73_2_1_U152 ret_V_30_fu_5409_p2 mul_41s_41s_73_2_1_U153 ret_V_32_fu_5414_p2 mul_41s_41s_73_2_1_U154 add_ln1649_fu_5465_p2 add_ln200_fu_5481_p2 add_ln813_4_fu_5487_p2 ret_V_27_fu_5506_p2 mul_41s_41s_73_2_1_U155 ret_V_14_fu_5545_p2 ret_V_29_fu_5511_p2 mul_41s_41s_73_2_1_U156 ret_V_19_fu_5549_p2 ret_V_31_fu_5516_p2 mul_41s_41s_73_2_1_U157 ret_V_22_fu_5553_p2 mul_8ns_8ns_16_1_1_U158 add_ln216_1_fu_5622_p2 add_ln216_fu_5633_p2 add_ln1090_fu_5643_p2 add_ln220_fu_5658_p2 tmp_V_fu_5685_p2 sub_ln1099_1_fu_5730_p2 lsb_index_1_fu_5744_p2 sub_ln1102_1_fu_5765_p2 add_ln1109_1_fu_5844_p2 sub_ln1110_1_fu_5858_p2 m_5_fu_5886_p2 mesh_V_U color_V_U deep_V_U mesh_after_projection_V_U screen_V_U deep_min_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sin_or_cos_float_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_92_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:311" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sin_or_cos_float_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 3</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>135</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>509</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_147_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="shift_1_out" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319" URAM="0" VARIABLE="shift_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_173_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sin_or_cos_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.120</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30 ~ 31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>1705</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2875</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="Ex_V_fu_499_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214" URAM="0" VARIABLE="Ex_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_323_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_5_1_U12" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_V_1_fu_435_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:813" URAM="0" VARIABLE="Mx_bits_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_V_3_fu_538_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_int_base.h:841" URAM="0" VARIABLE="Ex_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_556_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15ns_15ns_30_4_1_U18" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23s_22ns_45_1_1_U16" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15ns_15s_30_4_1_U19" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_29ns_58_2_1_U17" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_998_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329" URAM="0" VARIABLE="add_ln329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="newexp_fu_1008_p2" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329" URAM="0" VARIABLE="newexp"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_V_U" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:404" URAM="0" VARIABLE="ref_4oPi_table_100_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K0_V_U" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:16" URAM="0" VARIABLE="second_order_float_sin_cos_K0_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K1_V_U" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:17" URAM="0" VARIABLE="second_order_float_sin_cos_K1_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K2_V_U" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:18" URAM="0" VARIABLE="second_order_float_sin_cos_K2_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rotation_matrix_initial</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.120</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53 ~ 54</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2036</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3397</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U35" SOURCE="src/threed_render_hls.cpp:28" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U34" SOURCE="src/threed_render_hls.cpp:28" URAM="0" VARIABLE="x_assign"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mutiply</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>1536</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1046</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1271_fu_338_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271" URAM="0" VARIABLE="sub_ln1271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1271_fu_348_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271" URAM="0" VARIABLE="add_ln1271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1271_1_fu_370_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271" URAM="0" VARIABLE="sub_ln1271_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1271_1_fu_376_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271" URAM="0" VARIABLE="add_ln1271_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1271_2_fu_386_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271" URAM="0" VARIABLE="add_ln1271_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U41" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U42" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_446_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U43" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U44" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_38_fu_460_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mutiply_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>2374</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1387</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U66" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U67" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U68" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U69" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U70" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_36_fu_495_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U71" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U72" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_37_fu_509_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mutiply_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>81</Average-caseLatency>
                    <Worst-caseLatency>81</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.810 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.810 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>3526</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2285</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_333_p2" SOURCE="src/threed_render_hls.cpp:16" URAM="0" VARIABLE="sub_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_343_p2" SOURCE="src/threed_render_hls.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_1_fu_365_p2" SOURCE="src/threed_render_hls.cpp:16" URAM="0" VARIABLE="sub_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_375_p2" SOURCE="src/threed_render_hls.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_393_p2" SOURCE="src/threed_render_hls.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U104" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_34ns_73_2_1_U105" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_35ns_73_2_1_U106" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_276_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>threed_render_hls</Name>
            <Loops>
                <threed_render_mesh_i>
                    <threed_render_mesh_j>
                        <threed_render_mesh_k/>
                    </threed_render_mesh_j>
                </threed_render_mesh_i>
                <threed_render_mesh_after_projection_i/>
                <threed_render_screen_0_j>
                    <threed_render_screen_0_k/>
                </threed_render_screen_0_j>
                <threed_render_screen_1_i>
                    <threed_render_screen_1_j>
                        <threed_render_screen_1_k/>
                    </threed_render_screen_1_j>
                </threed_render_screen_1_i>
                <threed_render_screen_transmission_j>
                    <threed_render_screen_transmission_k/>
                </threed_render_screen_transmission_j>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.151</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>510</Best-caseLatency>
                    <Average-caseLatency>1226750</Average-caseLatency>
                    <Worst-caseLatency>8696999</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.268 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>86.970 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>511 ~ 8697000</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <threed_render_mesh_i>
                        <Name>threed_render_mesh_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>110</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 88.000 us</AbsoluteTimeLatency>
                        <IterationLatency>80</IterationLatency>
                        <PipelineDepth>80</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <threed_render_mesh_j>
                            <Name>threed_render_mesh_j</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>78</Latency>
                            <AbsoluteTimeLatency>0.780 us</AbsoluteTimeLatency>
                            <IterationLatency>26</IterationLatency>
                            <PipelineDepth>26</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <threed_render_mesh_k>
                                <Name>threed_render_mesh_k</Name>
                                <Slack>7.30</Slack>
                                <TripCount>3</TripCount>
                                <Latency>24</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </threed_render_mesh_k>
                        </threed_render_mesh_j>
                    </threed_render_mesh_i>
                    <threed_render_mesh_after_projection_i>
                        <Name>threed_render_mesh_after_projection_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>110</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 44550</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.446 ms</AbsoluteTimeLatency>
                        <IterationLatency>405</IterationLatency>
                        <PipelineDepth>405</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrix_mutiply_fu_905</Instance>
                            <Instance>grp_matrix_mutiply_1_fu_933</Instance>
                            <Instance>grp_matrix_mutiply_2_fu_976</Instance>
                        </InstanceList>
                    </threed_render_mesh_after_projection_i>
                    <threed_render_screen_0_j>
                        <Name>threed_render_screen_0_j</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 10200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.102 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>102</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 102</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <threed_render_screen_0_k>
                            <Name>threed_render_screen_0_k</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>100</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 100</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 1.000 us</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </threed_render_screen_0_k>
                    </threed_render_screen_0_j>
                    <threed_render_screen_1_i>
                        <Name>threed_render_screen_1_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>110</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8562730</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 85.627 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>43</min>
                                <max>77843</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>43 ~ 77843</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <threed_render_screen_1_j>
                            <Name>threed_render_screen_1_j</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>100</max>
                                </range>
                            </TripCount>
                            <Latency>38 ~ 77838</Latency>
                            <AbsoluteTimeLatency>0.380 us ~ 0.778 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>78</min>
                                    <max>778</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>78 ~ 778</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <threed_render_screen_1_k>
                                <Name>threed_render_screen_1_k</Name>
                                <Slack>7.30</Slack>
                                <TripCount>
                                    <range>
                                        <min>0</min>
                                        <max>100</max>
                                    </range>
                                </TripCount>
                                <Latency>0 ~ 700</Latency>
                                <AbsoluteTimeLatency>0 ns ~ 7.000 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>6</min>
                                        <max>7</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>6 ~ 7</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </threed_render_screen_1_k>
                        </threed_render_screen_1_j>
                    </threed_render_screen_1_i>
                    <threed_render_screen_transmission_j>
                        <Name>threed_render_screen_transmission_j</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 70200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.702 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>702</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 702</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <threed_render_screen_transmission_k>
                            <Name>threed_render_screen_transmission_k</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>100</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 700</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 7.000 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </threed_render_screen_transmission_k>
                    </threed_render_screen_transmission_j>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>90</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <DSP>136</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>61</UTIL_DSP>
                    <FF>26988</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>29599</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>55</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_1375_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_1388_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_1400_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_fu_1406_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_1307_p2" SOURCE="src/threed_render_hls.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_fu_1569_p2" SOURCE="src/threed_render_hls.cpp:60" URAM="0" VARIABLE="sub_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1584_p2" SOURCE="src/threed_render_hls.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_1594_p2" SOURCE="src/threed_render_hls.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_1_fu_1615_p2" SOURCE="src/threed_render_hls.cpp:60" URAM="0" VARIABLE="sub_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1627_p2" SOURCE="src/threed_render_hls.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_1641_p2" SOURCE="src/threed_render_hls.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1657_p2" SOURCE="src/threed_render_hls.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_34_fu_1717_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="sub" PRAGMA="" RTLNAME="F2_11_fu_1730_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_3_fu_1742_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_k" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_3_fu_1748_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_4_fu_2230_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_2243_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_1_fu_2255_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_1_fu_2261_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_7_fu_2299_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_2_fu_2312_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_2_fu_2324_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_2_fu_2330_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_10_fu_2385_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_3_fu_2398_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_4_fu_2410_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_4_fu_2416_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_13_fu_2454_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_4_fu_2467_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_5_fu_2479_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_5_fu_2485_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_16_fu_2523_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_5_fu_2536_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_6_fu_2548_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_6_fu_2554_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_19_fu_2609_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_6_fu_2622_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_7_fu_2634_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_7_fu_2640_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_22_fu_2695_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_7_fu_2708_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_8_fu_2720_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_8_fu_2726_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_25_fu_2781_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_8_fu_2794_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_9_fu_2806_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_9_fu_2812_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_28_fu_2867_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_9_fu_2880_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_10_fu_2892_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_10_fu_2898_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_34ns_73_2_1_U138" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_3911_p2" SOURCE="src/threed_render_hls.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="mesh_after_rotation_z_V_2_0_4_fu_4174_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="mesh_after_rotation_z_V_2_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="mesh_after_rotation_z_V_2_1_4_fu_4179_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="mesh_after_rotation_z_V_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="mesh_after_rotation_z_V_2_2_4_fu_4184_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="mesh_after_rotation_z_V_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to1_V_fu_4189_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to1_V_3_fu_4195_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to1_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to1_V_4_fu_4201_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to1_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to2_V_fu_4207_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to2_V_1_fu_4213_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to2_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="vector0to2_V_2_fu_4219_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="vector0to2_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U139" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U140" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_4336_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U141" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U142" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_1_fu_4350_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U143" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_73_2_1_U144" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_4364_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_80_2_1_U146" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_80_2_1_U147" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_80_2_1_U148" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="NZeros_1_fu_4489_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1223" URAM="0" VARIABLE="NZeros_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1099_fu_4503_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1099" URAM="0" VARIABLE="sub_ln1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_4552_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1099" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1102_fu_4573_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1102" URAM="0" VARIABLE="sub_ln1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1109_fu_4660_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1109" URAM="0" VARIABLE="add_ln1109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1110_fu_4674_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1110" URAM="0" VARIABLE="sub_ln1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="m_1_fu_4706_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1116" URAM="0" VARIABLE="m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="threed_render_mesh_after_projection_i" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U136" SOURCE="C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" URAM="0" VARIABLE="d_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_31_fu_4836_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="man_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="F2_10_fu_4849_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:564" URAM="0" VARIABLE="F2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_11_fu_4861_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="add_ln570_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln570_11_fu_4867_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:570" URAM="0" VARIABLE="sub_ln570_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_5_fu_5027_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_4300_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_26_fu_4313_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="threed_render_mesh_after_projection_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_42s_44ns_85_5_1_U145" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1303" URAM="0" VARIABLE="mul_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_fu_4517_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_mesh_after_projection_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_1_fu_4538_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_0_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_5054_p2" SOURCE="src/threed_render_hls.cpp:181" URAM="0" VARIABLE="add_ln181_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_0_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_5065_p2" SOURCE="src/threed_render_hls.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_5086_p2" SOURCE="src/threed_render_hls.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_5102_p2" SOURCE="src/threed_render_hls.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_5139_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_5150_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_5161_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_5172_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_5183_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_5194_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_5210_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_5259_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_5272_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_11_fu_5286_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_13_fu_5300_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_16_fu_5310_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_i" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_18_fu_5320_p2" SOURCE="src/threed_render_hls.cpp:193" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_5354_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="add_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_2_fu_5360_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="add_ln197_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_5340_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="add" PRAGMA="" RTLNAME="pixel_center_y_V_fu_5391_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="pixel_center_y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_28_fu_5404_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_j" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U152" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_30_fu_5409_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_j" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U153" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_j" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_32_fu_5414_p2" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_j" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U154" SOURCE="src/threed_render_hls.cpp:197" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1649_fu_5465_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1649" URAM="0" VARIABLE="add_ln1649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_5481_p2" SOURCE="src/threed_render_hls.cpp:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_5487_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_27_fu_5506_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U155" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_14_fu_5545_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_29_fu_5511_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U156" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_19_fu_5549_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_31_fu_5516_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="threed_render_screen_1_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41s_41s_73_2_1_U157" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_1_k" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_22_fu_5553_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U158" SOURCE="src/threed_render_hls.cpp:216" URAM="0" VARIABLE="mul_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_1_fu_5622_p2" SOURCE="src/threed_render_hls.cpp:216" URAM="0" VARIABLE="add_ln216_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_5633_p2" SOURCE="src/threed_render_hls.cpp:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1090_fu_5643_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1090" URAM="0" VARIABLE="add_ln1090"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_5658_p2" SOURCE="src/threed_render_hls.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_5685_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1094" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1099_1_fu_5730_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1099" URAM="0" VARIABLE="sub_ln1099_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_1_fu_5744_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1099" URAM="0" VARIABLE="lsb_index_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1102_1_fu_5765_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1102" URAM="0" VARIABLE="sub_ln1102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1109_1_fu_5844_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1109" URAM="0" VARIABLE="add_ln1109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1110_1_fu_5858_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1110" URAM="0" VARIABLE="sub_ln1110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="threed_render_screen_transmission_k" OPTYPE="add" PRAGMA="" RTLNAME="m_5_fu_5886_p2" SOURCE="E:/User/app/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1116" URAM="0" VARIABLE="m_5"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mesh_V_U" SOURCE="" URAM="0" VARIABLE="mesh_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="color_V_U" SOURCE="" URAM="0" VARIABLE="color_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="deep_V_U" SOURCE="" URAM="0" VARIABLE="deep_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mesh_after_projection_V_U" SOURCE="" URAM="0" VARIABLE="mesh_after_projection_V"/>
                <BindNode BINDTYPE="storage" BRAM="40" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="screen_V_U" SOURCE="" URAM="0" VARIABLE="screen_V"/>
                <BindNode BINDTYPE="storage" BRAM="40" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="deep_min_V_U" SOURCE="" URAM="0" VARIABLE="deep_min_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="mesh_transmission" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="mesh_transmission_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mesh_transmission_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="triangle_number" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="triangle_number" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="screen_transmission" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="screen_transmission_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="screen_transmission_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="screen_height" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="screen_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="screen_width" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="screen_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rotation_x_theta" index="5" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="rotation_x_theta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rotation_y_theta" index="6" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="rotation_y_theta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rotation_z_theta" index="7" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="rotation_z_theta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="distance_transmission" index="8" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_threed_render_hls_io" name="distance_transmission" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="mesh_transmission_1" access="W" description="Data signal of mesh_transmission" range="32">
                    <fields>
                        <field offset="0" width="32" name="mesh_transmission" access="W" description="Bit 31 to 0 of mesh_transmission"/>
                    </fields>
                </register>
                <register offset="0x14" name="mesh_transmission_2" access="W" description="Data signal of mesh_transmission" range="32">
                    <fields>
                        <field offset="0" width="32" name="mesh_transmission" access="W" description="Bit 63 to 32 of mesh_transmission"/>
                    </fields>
                </register>
                <register offset="0x1c" name="screen_transmission_1" access="W" description="Data signal of screen_transmission" range="32">
                    <fields>
                        <field offset="0" width="32" name="screen_transmission" access="W" description="Bit 31 to 0 of screen_transmission"/>
                    </fields>
                </register>
                <register offset="0x20" name="screen_transmission_2" access="W" description="Data signal of screen_transmission" range="32">
                    <fields>
                        <field offset="0" width="32" name="screen_transmission" access="W" description="Bit 63 to 32 of screen_transmission"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="mesh_transmission"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="screen_transmission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_threed_render_hls_io" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_threed_render_hls_io_" paramPrefix="C_S_AXI_THREED_RENDER_HLS_IO_">
            <ports>
                <port>s_axi_threed_render_hls_io_ARADDR</port>
                <port>s_axi_threed_render_hls_io_ARREADY</port>
                <port>s_axi_threed_render_hls_io_ARVALID</port>
                <port>s_axi_threed_render_hls_io_AWADDR</port>
                <port>s_axi_threed_render_hls_io_AWREADY</port>
                <port>s_axi_threed_render_hls_io_AWVALID</port>
                <port>s_axi_threed_render_hls_io_BREADY</port>
                <port>s_axi_threed_render_hls_io_BRESP</port>
                <port>s_axi_threed_render_hls_io_BVALID</port>
                <port>s_axi_threed_render_hls_io_RDATA</port>
                <port>s_axi_threed_render_hls_io_RREADY</port>
                <port>s_axi_threed_render_hls_io_RRESP</port>
                <port>s_axi_threed_render_hls_io_RVALID</port>
                <port>s_axi_threed_render_hls_io_WDATA</port>
                <port>s_axi_threed_render_hls_io_WREADY</port>
                <port>s_axi_threed_render_hls_io_WSTRB</port>
                <port>s_axi_threed_render_hls_io_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="triangle_number" access="W" description="Data signal of triangle_number" range="32">
                    <fields>
                        <field offset="0" width="8" name="triangle_number" access="W" description="Bit 7 to 0 of triangle_number"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="screen_height" access="W" description="Data signal of screen_height" range="32">
                    <fields>
                        <field offset="0" width="8" name="screen_height" access="W" description="Bit 7 to 0 of screen_height"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="screen_width" access="W" description="Data signal of screen_width" range="32">
                    <fields>
                        <field offset="0" width="8" name="screen_width" access="W" description="Bit 7 to 0 of screen_width"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="rotation_x_theta" access="W" description="Data signal of rotation_x_theta" range="32">
                    <fields>
                        <field offset="0" width="32" name="rotation_x_theta" access="W" description="Bit 31 to 0 of rotation_x_theta"/>
                    </fields>
                </register>
                <register offset="0x30" name="rotation_y_theta" access="W" description="Data signal of rotation_y_theta" range="32">
                    <fields>
                        <field offset="0" width="32" name="rotation_y_theta" access="W" description="Bit 31 to 0 of rotation_y_theta"/>
                    </fields>
                </register>
                <register offset="0x38" name="rotation_z_theta" access="W" description="Data signal of rotation_z_theta" range="32">
                    <fields>
                        <field offset="0" width="32" name="rotation_z_theta" access="W" description="Bit 31 to 0 of rotation_z_theta"/>
                    </fields>
                </register>
                <register offset="0x40" name="distance_transmission" access="W" description="Data signal of distance_transmission" range="32">
                    <fields>
                        <field offset="0" width="32" name="distance_transmission" access="W" description="Bit 31 to 0 of distance_transmission"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="triangle_number"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="screen_height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="screen_width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="rotation_x_theta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="rotation_y_theta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="rotation_z_theta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="distance_transmission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_threed_render_hls_io:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mesh_transmission"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mesh_transmission"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="screen_transmission"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="screen_transmission"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                    <column name="s_axi_threed_render_hls_io">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">mesh_transmission_1, 0x10, 32, W, Data signal of mesh_transmission, </column>
                    <column name="s_axi_control">mesh_transmission_2, 0x14, 32, W, Data signal of mesh_transmission, </column>
                    <column name="s_axi_control">screen_transmission_1, 0x1c, 32, W, Data signal of screen_transmission, </column>
                    <column name="s_axi_control">screen_transmission_2, 0x20, 32, W, Data signal of screen_transmission, </column>
                    <column name="s_axi_threed_render_hls_io">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_threed_render_hls_io">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_threed_render_hls_io">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_threed_render_hls_io">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_threed_render_hls_io">triangle_number, 0x10, 32, W, Data signal of triangle_number, </column>
                    <column name="s_axi_threed_render_hls_io">screen_height, 0x18, 32, W, Data signal of screen_height, </column>
                    <column name="s_axi_threed_render_hls_io">screen_width, 0x20, 32, W, Data signal of screen_width, </column>
                    <column name="s_axi_threed_render_hls_io">rotation_x_theta, 0x28, 32, W, Data signal of rotation_x_theta, </column>
                    <column name="s_axi_threed_render_hls_io">rotation_y_theta, 0x30, 32, W, Data signal of rotation_y_theta, </column>
                    <column name="s_axi_threed_render_hls_io">rotation_z_theta, 0x38, 32, W, Data signal of rotation_z_theta, </column>
                    <column name="s_axi_threed_render_hls_io">distance_transmission, 0x40, 32, W, Data signal of distance_transmission, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="mesh_transmission">inout, float*</column>
                    <column name="triangle_number">in, unsigned char</column>
                    <column name="screen_transmission">inout, float*</column>
                    <column name="screen_height">in, unsigned char</column>
                    <column name="screen_width">in, unsigned char</column>
                    <column name="rotation_x_theta">in, float</column>
                    <column name="rotation_y_theta">in, float</column>
                    <column name="rotation_z_theta">in, float</column>
                    <column name="distance_transmission">in, float</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="mesh_transmission">m_axi_gmem, interface, , </column>
                    <column name="mesh_transmission">s_axi_control, register, offset, name=mesh_transmission_1 offset=0x10 range=32</column>
                    <column name="mesh_transmission">s_axi_control, register, offset, name=mesh_transmission_2 offset=0x14 range=32</column>
                    <column name="triangle_number">s_axi_threed_render_hls_io, register, , name=triangle_number offset=0x10 range=32</column>
                    <column name="screen_transmission">m_axi_gmem, interface, , </column>
                    <column name="screen_transmission">s_axi_control, register, offset, name=screen_transmission_1 offset=0x1c range=32</column>
                    <column name="screen_transmission">s_axi_control, register, offset, name=screen_transmission_2 offset=0x20 range=32</column>
                    <column name="screen_height">s_axi_threed_render_hls_io, register, , name=screen_height offset=0x18 range=32</column>
                    <column name="screen_width">s_axi_threed_render_hls_io, register, , name=screen_width offset=0x20 range=32</column>
                    <column name="rotation_x_theta">s_axi_threed_render_hls_io, register, , name=rotation_x_theta offset=0x28 range=32</column>
                    <column name="rotation_y_theta">s_axi_threed_render_hls_io, register, , name=rotation_y_theta offset=0x30 range=32</column>
                    <column name="rotation_z_theta">s_axi_threed_render_hls_io, register, , name=rotation_z_theta offset=0x38 range=32</column>
                    <column name="distance_transmission">s_axi_threed_render_hls_io, register, , name=distance_transmission offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">threed_render_mesh_i, read, variable, 32, src/threed_render_hls.cpp:53:5</column>
                    <column name="m_axi_gmem">threed_render_screen_transmission_k, write, variable, 32, src/threed_render_hls.cpp:220:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">screen_transmission, threed_render_screen_transmission_k, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, src/threed_render_hls.cpp:220:9</column>
                    <column name="m_axi_gmem">mesh_transmission, threed_render_mesh_k, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, src/threed_render_hls.cpp:59:13</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/threed_render_hls.cpp:9" status="valid" parentFunction="matrix_mutiply" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/threed_render_hls.cpp:23" status="valid" parentFunction="rotation_matrix_initial" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="src/threed_render_hls.cpp:24" status="valid" parentFunction="rotation_matrix_initial" variable="" isDirective="0" options="operation instances = fmul limit = 1"/>
        <Pragma type="allocation" location="src/threed_render_hls.cpp:25" status="valid" parentFunction="rotation_matrix_initial" variable="" isDirective="0" options="operation instances = fdiv limit = 1"/>
        <Pragma type="allocation" location="src/threed_render_hls.cpp:38" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="function instances = rotation_matrix_initial limit = 1"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:39" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = m_axi depth = 110 * 3 * 3 port = mesh_transmission offset = slave"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:40" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = m_axi depth = 100 *100 port = screen_transmission offset = slave"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:41" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = return"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:42" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = triangle_number"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:43" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = screen_height"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:44" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = screen_width"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:45" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = rotation_x_theta"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:46" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = rotation_y_theta"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:47" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = rotation_z_theta"/>
        <Pragma type="interface" location="src/threed_render_hls.cpp:48" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="mode = s_axilite bundle = threed_render_hls_io port = distance_transmission"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:54" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 110 min = 0"/>
        <Pragma type="pipeline" location="src/threed_render_hls.cpp:55" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:119" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 110 min = 0"/>
        <Pragma type="pipeline" location="src/threed_render_hls.cpp:120" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:182" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
        <Pragma type="pipeline" location="src/threed_render_hls.cpp:183" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:187" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:194" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 110 min = 0"/>
        <Pragma type="pipeline" location="src/threed_render_hls.cpp:195" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:198" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:202" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:217" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
        <Pragma type="pipeline" location="src/threed_render_hls.cpp:218" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="src/threed_render_hls.cpp:221" status="valid" parentFunction="threed_render_hls" variable="" isDirective="0" options="max = 100 min = 0"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

