#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar 29 14:03:34 2025
# Process ID: 4512
# Current directory: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14508 C:\Users\osher\Vivado_Projects\AXIL_LED_SW_BD\AXIL_LED_SW_BD.xpr
# Log file: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/vivado.log
# Journal file: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/AXIL_LED_SW_BD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/AXIL_LED_SW_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.582 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as AXIL_LEDS_BD C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/synth_1

INFO: [Coretcl 2-133] re-setting run 'base_ps7_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_ps7_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'base_rst_ps7_0_fclk0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_rst_ps7_0_fclk0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'base_axi_led_switch_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'base_s00_regslice_14_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'base_auto_pc_12_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_ps7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_rst_ps7_0_fclk0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axi_led_switch_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_s00_regslice_14_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_auto_pc_12_impl_1'...
save_project_as: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.305 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
file delete -force C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
open_bd_design {C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding component instance block -- xilinx.com:user:axi_led_switch:1.0 - axi_led_switch_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <base> from BD file <C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1399.242 ; gain = 123.055
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph1_M00_AXI] [get_bd_nets sw_0_1] [get_bd_nets axi_led_switch_0_led] [get_bd_cells axi_led_switch_0]
delete_bd_objs [get_bd_ports sw] [get_bd_ports led]
set_property  ip_repo_paths  c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip'.
set_property  ip_repo_paths  {c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip C:/Users/osher/Vivado_Projects/AXIL_LEDS_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/AXIL_LEDS_IP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axil_led_switch:1.0 axil_led_switch_0
endgroup
set_property location {3.5 1018 358} [get_bd_cells axil_led_switch_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph1/M00_AXI] [get_bd_intf_pins axil_led_switch_0/S_AXI]
connect_bd_net [get_bd_pins axil_led_switch_0/S_AXI_ACLK] [get_bd_pins ps7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axil_led_switch_0/S_AXI_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins axil_led_switch_0/sw] [get_bd_pins axil_led_switch_0/leds]
endgroup
regenerate_bd_layout
set_property name sw [get_bd_ports sw_0]
set_property name leds [get_bd_ports leds_0]
regenerate_bd_layout
assign_bd_address [get_bd_addr_segs {axil_led_switch_0/S_AXI/reg0 }]
Slave segment '/axil_led_switch_0/S_AXI/reg0' is being assigned into address space '/ps7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -top
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\osher\Vivado_Projects\AXIL_LEDS_BD\AXIL_LEDS_BD.srcs\sources_1\bd\base\base.bd> 
Wrote  : <C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/ui/bd_520828f1.ui> 
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/synth/base.vhd
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/sim/base.vhd
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1523.496 ; gain = 124.254
add_files -norecurse C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
generate_target all [get_files  C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd]
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\osher\Vivado_Projects\AXIL_LEDS_BD\AXIL_LEDS_BD.srcs\sources_1\bd\base\base.bd> 
Wrote  : <C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/ui/bd_520828f1.ui> 
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/synth/base.vhd
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/sim/base.vhd
VHDL Output written to : C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'base_s00_regslice_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'base_s00_regslice_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph1/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'base_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'base_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axil_led_switch_0 .
Exporting to file C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hw_handoff/base.hwh
Generated Block Design Tcl file C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hw_handoff/base_bd.tcl
Generated Hardware Definition File C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/synth/base.hwdef
catch { config_ip_cache -export [get_ips -all base_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all base_axil_led_switch_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd]
launch_runs base_ps7_0_0_synth_1 base_rst_ps7_0_fclk0_0_synth_1 base_s00_regslice_0_synth_1 base_auto_pc_0_synth_1 base_axil_led_switch_0_0_synth_1 -jobs 4
[Sat Mar 29 14:09:02 2025] Launched base_ps7_0_0_synth_1, base_rst_ps7_0_fclk0_0_synth_1, base_s00_regslice_0_synth_1, base_auto_pc_0_synth_1, base_axil_led_switch_0_0_synth_1...
Run output will be captured here:
base_ps7_0_0_synth_1: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_ps7_0_0_synth_1/runme.log
base_rst_ps7_0_fclk0_0_synth_1: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_rst_ps7_0_fclk0_0_synth_1/runme.log
base_s00_regslice_0_synth_1: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_s00_regslice_0_synth_1/runme.log
base_auto_pc_0_synth_1: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_auto_pc_0_synth_1/runme.log
base_axil_led_switch_0_0_synth_1: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/base_axil_led_switch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -directory C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files -ipstatic_source_dir C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/modelsim} {questa=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/questa} {riviera=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/riviera} {activehdl=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 29 14:11:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/synth_1/runme.log
[Sat Mar 29 14:11:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.runs/impl_1/runme.log
write_bd_tcl -force C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/base.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/base.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 14:35:35 2025...
