 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : hazard_detect
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:23:20 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U74/ZN (NOR2_X1)                         0.06       0.38 r
  U130/Z (BUF_X4)                          0.04       0.42 r
  id_ex_ctrl[0] (out)                      0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U74/ZN (NOR2_X1)                         0.06       0.38 r
  U130/Z (BUF_X4)                          0.04       0.42 r
  id_ex_ctrl[0] (out)                      0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U45/ZN (NAND2_X1)                        0.04       0.36 r
  U129/Z (BUF_X4)                          0.04       0.40 r
  pc_enable (out)                          0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U45/ZN (NAND2_X1)                        0.04       0.36 r
  U129/Z (BUF_X4)                          0.04       0.40 r
  pc_enable (out)                          0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U74/ZN (NOR2_X1)                         0.04       0.35 f
  U130/Z (BUF_X4)                          0.05       0.40 f
  id_ex_ctrl[0] (out)                      0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U74/ZN (NOR2_X1)                         0.04       0.35 f
  U130/Z (BUF_X4)                          0.05       0.40 f
  id_ex_ctrl[0] (out)                      0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U66/Z (XOR2_X1)                          0.09       0.16 r
  U64/ZN (NAND2_X1)                        0.03       0.18 f
  U60/ZN (NOR4_X1)                         0.05       0.24 r
  U59/ZN (NAND4_X1)                        0.04       0.28 f
  U48/ZN (NOR4_X1)                         0.09       0.37 r
  U46/ZN (NAND2_X1)                        0.03       0.40 f
  memWrData_sel[1] (out)                   0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U45/ZN (NAND2_X1)                        0.03       0.35 f
  U129/Z (BUF_X4)                          0.05       0.39 f
  pc_enable (out)                          0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U75/ZN (AOI21_X1)                        0.05       0.29 f
  U74/ZN (NOR2_X1)                         0.06       0.35 r
  U130/Z (BUF_X4)                          0.04       0.39 r
  id_ex_ctrl[0] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U45/ZN (NAND2_X1)                        0.03       0.34 f
  U129/Z (BUF_X4)                          0.05       0.39 f
  pc_enable (out)                          0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U74/ZN (NOR2_X1)                         0.04       0.34 f
  U130/Z (BUF_X4)                          0.05       0.39 f
  id_ex_ctrl[0] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U74/ZN (NOR2_X1)                         0.04       0.34 f
  U130/Z (BUF_X4)                          0.05       0.39 f
  id_ex_ctrl[0] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U45/ZN (NAND2_X1)                        0.03       0.34 f
  U129/Z (BUF_X4)                          0.05       0.38 f
  pc_enable (out)                          0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.38 r
  id_ex_ctrl[0] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.38 r
  id_ex_ctrl[0] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U45/ZN (NAND2_X1)                        0.03       0.33 f
  U129/Z (BUF_X4)                          0.05       0.38 f
  pc_enable (out)                          0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U74/ZN (NOR2_X1)                         0.06       0.38 r
  id_ex_ctrl[1] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U74/ZN (NOR2_X1)                         0.06       0.38 r
  id_ex_ctrl[1] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U98/ZN (NAND2_X1)                        0.03       0.31 f
  U94/ZN (NOR4_X1)                         0.07       0.38 r
  busA_sel[1] (out)                        0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.38 r
  id_ex_ctrl[0] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.38 r
  id_ex_ctrl[0] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U79/ZN (NAND2_X1)                        0.03       0.30 f
  U77/ZN (NOR4_X1)                         0.07       0.38 r
  busB_sel[1] (out)                        0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.37 r
  id_ex_ctrl[0] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  U130/Z (BUF_X4)                          0.04       0.37 r
  id_ex_ctrl[0] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U65/Z (XOR2_X1)                          0.09       0.13 r
  U64/ZN (NAND2_X1)                        0.03       0.16 f
  U60/ZN (NOR4_X1)                         0.05       0.22 r
  U59/ZN (NAND4_X1)                        0.04       0.26 f
  U48/ZN (NOR4_X1)                         0.09       0.35 r
  U46/ZN (NAND2_X1)                        0.03       0.37 f
  memWrData_sel[1] (out)                   0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U75/ZN (AOI21_X1)                        0.05       0.29 f
  U45/ZN (NAND2_X1)                        0.04       0.34 r
  U129/Z (BUF_X4)                          0.04       0.37 r
  pc_enable (out)                          0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.08       0.29 r
  U74/ZN (NOR2_X1)                         0.04       0.33 f
  U130/Z (BUF_X4)                          0.05       0.37 f
  id_ex_ctrl[0] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U66/Z (XOR2_X1)                          0.09       0.16 r
  U64/ZN (NAND2_X1)                        0.03       0.18 f
  U60/ZN (NOR4_X1)                         0.05       0.24 r
  U59/ZN (NAND4_X1)                        0.04       0.28 f
  U48/ZN (NOR4_X1)                         0.09       0.37 r
  memWrData_sel[0] (out)                   0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.08       0.29 r
  U45/ZN (NAND2_X1)                        0.03       0.32 f
  U129/Z (BUF_X4)                          0.05       0.37 f
  pc_enable (out)                          0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.33 r
  U130/Z (BUF_X4)                          0.04       0.37 r
  id_ex_ctrl[0] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.33 r
  U130/Z (BUF_X4)                          0.04       0.37 r
  id_ex_ctrl[0] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U45/ZN (NAND2_X1)                        0.04       0.36 r
  if_id_ctrl[1] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U75/ZN (AOI21_X1)                        0.05       0.32 f
  U45/ZN (NAND2_X1)                        0.04       0.36 r
  if_id_ctrl[1] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.33 r
  U129/Z (BUF_X4)                          0.04       0.36 r
  pc_enable (out)                          0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.33 r
  U129/Z (BUF_X4)                          0.04       0.36 r
  pc_enable (out)                          0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.07       0.28 r
  U74/ZN (NOR2_X1)                         0.04       0.32 f
  U130/Z (BUF_X4)                          0.05       0.36 f
  id_ex_ctrl[0] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.08       0.28 r
  U74/ZN (NOR2_X1)                         0.04       0.32 f
  U130/Z (BUF_X4)                          0.05       0.36 f
  id_ex_ctrl[0] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.07       0.28 r
  U45/ZN (NAND2_X1)                        0.03       0.31 f
  U129/Z (BUF_X4)                          0.05       0.36 f
  pc_enable (out)                          0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.08       0.28 r
  U45/ZN (NAND2_X1)                        0.03       0.31 f
  U129/Z (BUF_X4)                          0.05       0.36 f
  pc_enable (out)                          0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  U130/Z (BUF_X4)                          0.04       0.36 r
  id_ex_ctrl[0] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  U129/Z (BUF_X4)                          0.04       0.36 r
  pc_enable (out)                          0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  U129/Z (BUF_X4)                          0.04       0.36 r
  pc_enable (out)                          0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  U129/Z (BUF_X4)                          0.04       0.35 r
  pc_enable (out)                          0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  U129/Z (BUF_X4)                          0.04       0.35 r
  pc_enable (out)                          0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U74/ZN (NOR2_X1)                         0.06       0.31 r
  U130/Z (BUF_X4)                          0.04       0.35 r
  id_ex_ctrl[0] (out)                      0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U75/ZN (AOI21_X1)                        0.05       0.29 f
  U74/ZN (NOR2_X1)                         0.06       0.35 r
  id_ex_ctrl[1] (out)                      0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.31 f
  U130/Z (BUF_X4)                          0.05       0.35 f
  id_ex_ctrl[0] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.31 f
  U130/Z (BUF_X4)                          0.05       0.35 f
  id_ex_ctrl[0] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U74/ZN (NOR2_X1)                         0.04       0.35 f
  id_ex_ctrl[1] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U74/ZN (NOR2_X1)                         0.04       0.35 f
  id_ex_ctrl[1] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U65/Z (XOR2_X1)                          0.09       0.13 r
  U64/ZN (NAND2_X1)                        0.03       0.16 f
  U60/ZN (NOR4_X1)                         0.05       0.22 r
  U59/ZN (NAND4_X1)                        0.04       0.26 f
  U48/ZN (NOR4_X1)                         0.09       0.35 r
  memWrData_sel[0] (out)                   0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U75/ZN (AOI21_X1)                        0.08       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  U130/Z (BUF_X4)                          0.05       0.35 f
  id_ex_ctrl[0] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U74/ZN (NOR2_X1)                         0.06       0.31 r
  U130/Z (BUF_X4)                          0.04       0.35 r
  id_ex_ctrl[0] (out)                      0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U98/ZN (NAND2_X1)                        0.03       0.28 f
  U94/ZN (NOR4_X1)                         0.07       0.35 r
  busA_sel[1] (out)                        0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  U129/Z (BUF_X4)                          0.05       0.35 f
  pc_enable (out)                          0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  U129/Z (BUF_X4)                          0.05       0.35 f
  pc_enable (out)                          0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U45/ZN (NAND2_X1)                        0.03       0.35 f
  if_id_ctrl[1] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.31 r
  U129/Z (BUF_X4)                          0.04       0.35 r
  pc_enable (out)                          0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  U130/Z (BUF_X4)                          0.05       0.35 f
  id_ex_ctrl[0] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.31 r
  U129/Z (BUF_X4)                          0.04       0.35 r
  pc_enable (out)                          0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  U130/Z (BUF_X4)                          0.05       0.35 f
  id_ex_ctrl[0] (out)                      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.08       0.31 r
  U45/ZN (NAND2_X1)                        0.03       0.34 f
  if_id_ctrl[1] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U75/ZN (AOI21_X1)                        0.08       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  U129/Z (BUF_X4)                          0.05       0.34 f
  pc_enable (out)                          0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U75/ZN (AOI21_X1)                        0.07       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  U130/Z (BUF_X4)                          0.05       0.34 f
  id_ex_ctrl[0] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U74/ZN (NOR2_X1)                         0.04       0.34 f
  id_ex_ctrl[1] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  U129/Z (BUF_X4)                          0.05       0.34 f
  pc_enable (out)                          0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  U129/Z (BUF_X4)                          0.05       0.34 f
  pc_enable (out)                          0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  U130/Z (BUF_X4)                          0.04       0.34 r
  id_ex_ctrl[0] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U74/ZN (NOR2_X1)                         0.04       0.34 f
  id_ex_ctrl[1] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  U130/Z (BUF_X4)                          0.04       0.34 r
  id_ex_ctrl[0] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U75/ZN (AOI21_X1)                        0.07       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  U129/Z (BUF_X4)                          0.05       0.34 f
  pc_enable (out)                          0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U98/ZN (NAND2_X1)                        0.03       0.27 f
  U94/ZN (NOR4_X1)                         0.07       0.34 r
  busA_sel[1] (out)                        0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U79/ZN (NAND2_X1)                        0.03       0.27 f
  U77/ZN (NOR4_X1)                         0.07       0.34 r
  busB_sel[1] (out)                        0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U61/Z (XOR2_X1)                          0.07       0.07 f
  U60/ZN (NOR4_X1)                         0.11       0.18 r
  U59/ZN (NAND4_X1)                        0.04       0.23 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  U46/ZN (NAND2_X1)                        0.03       0.34 f
  memWrData_sel[1] (out)                   0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.06       0.06 f
  U100/ZN (NOR4_X1)                        0.12       0.18 r
  U73/ZN (NOR2_X1)                         0.04       0.22 f
  U69/ZN (NAND4_X1)                        0.05       0.26 r
  U48/ZN (NOR4_X1)                         0.04       0.30 f
  U46/ZN (NAND2_X1)                        0.04       0.34 r
  memWrData_sel[1] (out)                   0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U45/ZN (NAND2_X1)                        0.03       0.34 f
  if_id_ctrl[1] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.07       0.25 r
  U74/ZN (NOR2_X1)                         0.04       0.29 f
  U130/Z (BUF_X4)                          0.05       0.34 f
  id_ex_ctrl[0] (out)                      0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.34 r
  id_ex_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U75/ZN (AOI21_X1)                        0.05       0.29 f
  U45/ZN (NAND2_X1)                        0.04       0.34 r
  if_id_ctrl[1] (out)                      0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.34 r
  pc_enable (out)                          0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U75/ZN (AOI21_X1)                        0.08       0.25 r
  U74/ZN (NOR2_X1)                         0.04       0.29 f
  U130/Z (BUF_X4)                          0.05       0.33 f
  id_ex_ctrl[0] (out)                      0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U75/ZN (AOI21_X1)                        0.07       0.30 r
  U45/ZN (NAND2_X1)                        0.03       0.33 f
  if_id_ctrl[1] (out)                      0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  U130/Z (BUF_X4)                          0.04       0.33 r
  id_ex_ctrl[0] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  U130/Z (BUF_X4)                          0.04       0.33 r
  id_ex_ctrl[0] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  U129/Z (BUF_X4)                          0.04       0.33 r
  pc_enable (out)                          0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  U130/Z (BUF_X4)                          0.04       0.33 r
  id_ex_ctrl[0] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U98/ZN (NAND2_X1)                        0.03       0.26 f
  U94/ZN (NOR4_X1)                         0.07       0.33 r
  busA_sel[1] (out)                        0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U97/ZN (INV_X1)                          0.05       0.05 r
  U96/ZN (NAND2_X1)                        0.05       0.09 f
  U68/ZN (INV_X1)                          0.03       0.12 r
  U67/ZN (AND3_X1)                         0.06       0.18 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  U46/ZN (NAND2_X1)                        0.03       0.33 f
  memWrData_sel[1] (out)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U79/ZN (NAND2_X1)                        0.03       0.26 f
  U77/ZN (NOR4_X1)                         0.07       0.33 r
  busB_sel[1] (out)                        0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U98/ZN (NAND2_X1)                        0.03       0.26 f
  U94/ZN (NOR4_X1)                         0.07       0.33 r
  busA_sel[1] (out)                        0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.07       0.25 r
  U45/ZN (NAND2_X1)                        0.03       0.28 f
  U129/Z (BUF_X4)                          0.05       0.33 f
  pc_enable (out)                          0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U63/ZN (XNOR2_X1)                        0.07       0.09 f
  U60/ZN (NOR4_X1)                         0.08       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  U46/ZN (NAND2_X1)                        0.03       0.33 f
  memWrData_sel[1] (out)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U79/ZN (NAND2_X1)                        0.03       0.26 f
  U77/ZN (NOR4_X1)                         0.07       0.33 r
  busB_sel[1] (out)                        0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U62/Z (XOR2_X1)                          0.07       0.07 f
  U60/ZN (NOR4_X1)                         0.10       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  U46/ZN (NAND2_X1)                        0.03       0.33 f
  memWrData_sel[1] (out)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U75/ZN (AOI21_X1)                        0.08       0.25 r
  U45/ZN (NAND2_X1)                        0.03       0.28 f
  U129/Z (BUF_X4)                          0.05       0.33 f
  pc_enable (out)                          0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U45/ZN (NAND2_X1)                        0.04       0.29 r
  U129/Z (BUF_X4)                          0.04       0.33 r
  pc_enable (out)                          0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U66/Z (XOR2_X1)                          0.07       0.11 f
  U64/ZN (NAND2_X1)                        0.04       0.14 r
  U60/ZN (NOR4_X1)                         0.03       0.17 f
  U59/ZN (NAND4_X1)                        0.07       0.25 r
  U48/ZN (NOR4_X1)                         0.04       0.29 f
  U46/ZN (NAND2_X1)                        0.04       0.33 r
  memWrData_sel[1] (out)                   0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U61/Z (XOR2_X1)                          0.06       0.06 f
  U60/ZN (NOR4_X1)                         0.11       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  U46/ZN (NAND2_X1)                        0.03       0.33 f
  memWrData_sel[1] (out)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.05       0.05 f
  U100/ZN (NOR4_X1)                        0.12       0.17 r
  U73/ZN (NOR2_X1)                         0.04       0.21 f
  U69/ZN (NAND4_X1)                        0.05       0.25 r
  U48/ZN (NOR4_X1)                         0.04       0.29 f
  U46/ZN (NAND2_X1)                        0.04       0.33 r
  memWrData_sel[1] (out)                   0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.33 r
  id_ex_ctrl[1] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U74/ZN (NOR2_X1)                         0.06       0.33 r
  id_ex_ctrl[1] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  U130/Z (BUF_X4)                          0.04       0.33 r
  id_ex_ctrl[0] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  U130/Z (BUF_X4)                          0.05       0.33 f
  id_ex_ctrl[0] (out)                      0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.33 r
  if_id_ctrl[1] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.33 r
  if_id_ctrl[1] (out)                      0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.08       0.29 r
  U74/ZN (NOR2_X1)                         0.04       0.33 f
  id_ex_ctrl[1] (out)                      0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U63/ZN (XNOR2_X1)                        0.04       0.08 f
  U60/ZN (NOR4_X1)                         0.08       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  U46/ZN (NAND2_X1)                        0.03       0.32 f
  memWrData_sel[1] (out)                   0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U66/Z (XOR2_X1)                          0.05       0.08 r
  U64/ZN (NAND2_X1)                        0.03       0.11 f
  U60/ZN (NOR4_X1)                         0.05       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  U46/ZN (NAND2_X1)                        0.03       0.32 f
  memWrData_sel[1] (out)                   0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U98/ZN (NAND2_X1)                        0.03       0.25 f
  U94/ZN (NOR4_X1)                         0.07       0.32 r
  busA_sel[1] (out)                        0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U79/ZN (NAND2_X1)                        0.03       0.25 f
  U77/ZN (NOR4_X1)                         0.07       0.32 r
  busB_sel[1] (out)                        0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.32 f
  pc_enable (out)                          0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U66/Z (XOR2_X1)                          0.03       0.10 f
  U64/ZN (NAND2_X1)                        0.04       0.14 r
  U60/ZN (NOR4_X1)                         0.03       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  U46/ZN (NAND2_X1)                        0.04       0.32 r
  memWrData_sel[1] (out)                   0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.08       0.29 r
  U45/ZN (NAND2_X1)                        0.03       0.32 f
  if_id_ctrl[1] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U62/Z (XOR2_X1)                          0.06       0.06 f
  U60/ZN (NOR4_X1)                         0.10       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  U46/ZN (NAND2_X1)                        0.03       0.32 f
  memWrData_sel[1] (out)                   0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  U129/Z (BUF_X4)                          0.04       0.32 r
  pc_enable (out)                          0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  U129/Z (BUF_X4)                          0.04       0.32 r
  pc_enable (out)                          0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U65/Z (XOR2_X1)                          0.07       0.09 f
  U64/ZN (NAND2_X1)                        0.04       0.13 r
  U60/ZN (NOR4_X1)                         0.03       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  U46/ZN (NAND2_X1)                        0.04       0.32 r
  memWrData_sel[1] (out)                   0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.32 f
  pc_enable (out)                          0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  if_id_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.28 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  if_id_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U76/ZN (INV_X1)                          0.02       0.14 f
  U75/ZN (AOI21_X1)                        0.09       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U63/ZN (XNOR2_X1)                        0.08       0.12 r
  U60/ZN (NOR4_X1)                         0.04       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  U46/ZN (NAND2_X1)                        0.04       0.32 r
  memWrData_sel[1] (out)                   0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  if_id_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.32 r
  if_id_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.32 f
  pc_enable (out)                          0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U98/ZN (NAND2_X1)                        0.03       0.25 f
  U94/ZN (NOR4_X1)                         0.07       0.32 r
  busA_sel[1] (out)                        0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.32 f
  pc_enable (out)                          0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U97/ZN (INV_X1)                          0.02       0.02 f
  U96/ZN (NAND2_X1)                        0.07       0.09 r
  U68/ZN (INV_X1)                          0.02       0.11 f
  U67/ZN (AND3_X1)                         0.06       0.18 f
  U59/ZN (NAND4_X1)                        0.06       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  U46/ZN (NAND2_X1)                        0.04       0.32 r
  memWrData_sel[1] (out)                   0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  U130/Z (BUF_X4)                          0.04       0.32 r
  id_ex_ctrl[0] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U79/ZN (NAND2_X1)                        0.03       0.25 f
  U77/ZN (NOR4_X1)                         0.07       0.32 r
  busB_sel[1] (out)                        0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U74/ZN (NOR2_X1)                         0.06       0.32 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.32 f
  id_ex_ctrl[0] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.07       0.28 r
  U74/ZN (NOR2_X1)                         0.04       0.32 f
  id_ex_ctrl[1] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.08       0.28 r
  U74/ZN (NOR2_X1)                         0.04       0.32 f
  id_ex_ctrl[1] (out)                      0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U74/ZN (NOR2_X1)                         0.06       0.31 r
  id_ex_ctrl[1] (out)                      0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  U129/Z (BUF_X4)                          0.04       0.31 r
  pc_enable (out)                          0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U98/ZN (NAND2_X1)                        0.03       0.24 f
  U94/ZN (NOR4_X1)                         0.07       0.31 r
  busA_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U65/Z (XOR2_X1)                          0.07       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  U46/ZN (NAND2_X1)                        0.03       0.31 f
  memWrData_sel[1] (out)                   0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  U129/Z (BUF_X4)                          0.04       0.31 r
  pc_enable (out)                          0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  U129/Z (BUF_X4)                          0.04       0.31 r
  pc_enable (out)                          0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U76/ZN (INV_X1)                          0.02       0.14 f
  U75/ZN (AOI21_X1)                        0.09       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U98/ZN (NAND2_X1)                        0.03       0.24 f
  U94/ZN (NOR4_X1)                         0.07       0.31 r
  busA_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U98/ZN (NAND2_X1)                        0.03       0.24 f
  U94/ZN (NOR4_X1)                         0.07       0.31 r
  busA_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U61/Z (XOR2_X1)                          0.07       0.07 f
  U60/ZN (NOR4_X1)                         0.11       0.18 r
  U59/ZN (NAND4_X1)                        0.04       0.23 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  memWrData_sel[0] (out)                   0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U79/ZN (NAND2_X1)                        0.03       0.24 f
  U77/ZN (NOR4_X1)                         0.07       0.31 r
  busB_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U79/ZN (NAND2_X1)                        0.03       0.24 f
  U77/ZN (NOR4_X1)                         0.07       0.31 r
  busB_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U66/Z (XOR2_X1)                          0.07       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  U46/ZN (NAND2_X1)                        0.03       0.31 f
  memWrData_sel[1] (out)                   0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U98/ZN (NAND2_X1)                        0.03       0.24 f
  U94/ZN (NOR4_X1)                         0.07       0.31 r
  busA_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U79/ZN (NAND2_X1)                        0.03       0.24 f
  U77/ZN (NOR4_X1)                         0.07       0.31 r
  busB_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U65/Z (XOR2_X1)                          0.05       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.15 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  U46/ZN (NAND2_X1)                        0.03       0.31 f
  memWrData_sel[1] (out)                   0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U74/ZN (NOR2_X1)                         0.06       0.31 r
  id_ex_ctrl[1] (out)                      0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U75/ZN (AOI21_X1)                        0.07       0.28 r
  U45/ZN (NAND2_X1)                        0.03       0.31 f
  if_id_ctrl[1] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.08       0.28 r
  U45/ZN (NAND2_X1)                        0.03       0.31 f
  if_id_ctrl[1] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U79/ZN (NAND2_X1)                        0.03       0.24 f
  U77/ZN (NOR4_X1)                         0.07       0.31 r
  busB_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.31 r
  if_id_ctrl[1] (out)                      0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.27 f
  U45/ZN (NAND2_X1)                        0.04       0.31 r
  if_id_ctrl[1] (out)                      0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U79/ZN (NAND2_X1)                        0.04       0.28 r
  U77/ZN (NOR4_X1)                         0.03       0.31 f
  busB_sel[1] (out)                        0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  U130/Z (BUF_X4)                          0.05       0.31 f
  id_ex_ctrl[0] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U98/ZN (NAND2_X1)                        0.04       0.28 r
  U94/ZN (NOR4_X1)                         0.03       0.31 f
  busA_sel[1] (out)                        0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.31 f
  pc_enable (out)                          0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U97/ZN (INV_X1)                          0.05       0.05 r
  U96/ZN (NAND2_X1)                        0.05       0.09 f
  U68/ZN (INV_X1)                          0.03       0.12 r
  U67/ZN (AND3_X1)                         0.06       0.18 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  memWrData_sel[0] (out)                   0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U79/ZN (NAND2_X1)                        0.04       0.28 r
  U77/ZN (NOR4_X1)                         0.03       0.31 f
  busB_sel[1] (out)                        0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  U129/Z (BUF_X4)                          0.04       0.31 r
  pc_enable (out)                          0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U98/ZN (NAND2_X1)                        0.04       0.28 r
  U94/ZN (NOR4_X1)                         0.03       0.31 f
  busA_sel[1] (out)                        0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U63/ZN (XNOR2_X1)                        0.07       0.09 f
  U60/ZN (NOR4_X1)                         0.08       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  memWrData_sel[0] (out)                   0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U79/ZN (NAND2_X1)                        0.03       0.23 f
  U77/ZN (NOR4_X1)                         0.07       0.31 r
  busB_sel[1] (out)                        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U62/Z (XOR2_X1)                          0.07       0.07 f
  U60/ZN (NOR4_X1)                         0.10       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.31 r
  memWrData_sel[0] (out)                   0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.31 f
  id_ex_ctrl[1] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.31 f
  id_ex_ctrl[1] (out)                      0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.30 f
  pc_enable (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.30 f
  pc_enable (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U65/Z (XOR2_X1)                          0.03       0.08 f
  U64/ZN (NAND2_X1)                        0.04       0.12 r
  U60/ZN (NOR4_X1)                         0.03       0.15 f
  U59/ZN (NAND4_X1)                        0.07       0.22 r
  U48/ZN (NOR4_X1)                         0.04       0.27 f
  U46/ZN (NAND2_X1)                        0.04       0.30 r
  memWrData_sel[1] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  U129/Z (BUF_X4)                          0.05       0.30 f
  pc_enable (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U75/ZN (AOI21_X1)                        0.08       0.27 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  id_ex_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U61/Z (XOR2_X1)                          0.06       0.06 f
  U60/ZN (NOR4_X1)                         0.11       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.22 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  memWrData_sel[0] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  U130/Z (BUF_X4)                          0.05       0.30 f
  id_ex_ctrl[0] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.08       0.14 r
  U111/ZN (NOR3_X1)                        0.04       0.18 f
  U110/ZN (NAND4_X1)                       0.10       0.27 r
  U107/ZN (NOR3_X1)                        0.03       0.30 f
  busA_sel[0] (out)                        0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  id_ex_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  id_ex_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.08       0.14 r
  U87/ZN (NOR3_X1)                         0.04       0.18 f
  U86/ZN (NAND4_X1)                        0.10       0.27 r
  U85/ZN (NOR3_X1)                         0.03       0.30 f
  busB_sel[0] (out)                        0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  if_id_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U75/ZN (AOI21_X1)                        0.07       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  if_id_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  id_ex_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.06       0.06 f
  U100/ZN (NOR4_X1)                        0.12       0.18 r
  U73/ZN (NOR2_X1)                         0.04       0.22 f
  U69/ZN (NAND4_X1)                        0.05       0.26 r
  U48/ZN (NOR4_X1)                         0.04       0.30 f
  memWrData_sel[0] (out)                   0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U65/Z (XOR2_X1)                          0.07       0.07 f
  U64/ZN (NAND2_X1)                        0.04       0.11 r
  U60/ZN (NOR4_X1)                         0.03       0.14 f
  U59/ZN (NAND4_X1)                        0.07       0.22 r
  U48/ZN (NOR4_X1)                         0.04       0.26 f
  U46/ZN (NAND2_X1)                        0.04       0.30 r
  memWrData_sel[1] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.26 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U63/ZN (XNOR2_X1)                        0.04       0.08 f
  U60/ZN (NOR4_X1)                         0.08       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  memWrData_sel[0] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  id_ex_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U66/Z (XOR2_X1)                          0.05       0.08 r
  U64/ZN (NAND2_X1)                        0.03       0.11 f
  U60/ZN (NOR4_X1)                         0.05       0.17 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  memWrData_sel[0] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U75/ZN (AOI21_X1)                        0.08       0.27 r
  U45/ZN (NAND2_X1)                        0.03       0.30 f
  if_id_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U75/ZN (AOI21_X1)                        0.07       0.26 r
  U74/ZN (NOR2_X1)                         0.04       0.30 f
  id_ex_ctrl[1] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  U129/Z (BUF_X4)                          0.05       0.30 f
  pc_enable (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U45/ZN (NAND2_X1)                        0.04       0.30 r
  if_id_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  U129/Z (BUF_X4)                          0.04       0.30 r
  pc_enable (out)                          0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U76/ZN (INV_X1)                          0.02       0.12 f
  U75/ZN (AOI21_X1)                        0.09       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  U130/Z (BUF_X4)                          0.05       0.30 f
  id_ex_ctrl[0] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  U130/Z (BUF_X4)                          0.05       0.30 f
  id_ex_ctrl[0] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  U130/Z (BUF_X4)                          0.04       0.30 r
  id_ex_ctrl[0] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  U130/Z (BUF_X4)                          0.04       0.30 r
  id_ex_ctrl[0] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U98/ZN (NAND2_X1)                        0.03       0.23 f
  U94/ZN (NOR4_X1)                         0.07       0.30 r
  busA_sel[1] (out)                        0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U79/ZN (NAND2_X1)                        0.03       0.22 f
  U77/ZN (NOR4_X1)                         0.07       0.30 r
  busB_sel[1] (out)                        0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.30 r
  id_ex_ctrl[1] (out)                      0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  U130/Z (BUF_X4)                          0.05       0.30 f
  id_ex_ctrl[0] (out)                      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U62/Z (XOR2_X1)                          0.06       0.06 f
  U60/ZN (NOR4_X1)                         0.10       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.21 f
  U48/ZN (NOR4_X1)                         0.09       0.30 r
  memWrData_sel[0] (out)                   0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  id_ex_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  id_ex_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U66/Z (XOR2_X1)                          0.07       0.07 f
  U64/ZN (NAND2_X1)                        0.04       0.11 r
  U60/ZN (NOR4_X1)                         0.03       0.14 f
  U59/ZN (NAND4_X1)                        0.07       0.21 r
  U48/ZN (NOR4_X1)                         0.04       0.26 f
  U46/ZN (NAND2_X1)                        0.04       0.29 r
  memWrData_sel[1] (out)                   0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  if_id_ctrl[1] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  U130/Z (BUF_X4)                          0.04       0.29 r
  id_ex_ctrl[0] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  U130/Z (BUF_X4)                          0.05       0.29 f
  id_ex_ctrl[0] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U63/ZN (XNOR2_X1)                        0.05       0.05 f
  U60/ZN (NOR4_X1)                         0.08       0.14 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.27 r
  U46/ZN (NAND2_X1)                        0.03       0.29 f
  memWrData_sel[1] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.08       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  if_id_ctrl[1] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U75/ZN (AOI21_X1)                        0.05       0.25 f
  U45/ZN (NAND2_X1)                        0.04       0.29 r
  if_id_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U75/ZN (AOI21_X1)                        0.07       0.26 r
  U45/ZN (NAND2_X1)                        0.03       0.29 f
  if_id_ctrl[1] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U76/ZN (INV_X1)                          0.02       0.12 f
  U75/ZN (AOI21_X1)                        0.09       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  U129/Z (BUF_X4)                          0.05       0.29 f
  pc_enable (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  U129/Z (BUF_X4)                          0.05       0.29 f
  pc_enable (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  U130/Z (BUF_X4)                          0.05       0.29 f
  id_ex_ctrl[0] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U98/ZN (NAND2_X1)                        0.03       0.22 f
  U94/ZN (NOR4_X1)                         0.07       0.29 r
  busA_sel[1] (out)                        0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U65/Z (XOR2_X1)                          0.05       0.05 r
  U64/ZN (NAND2_X1)                        0.03       0.08 f
  U60/ZN (NOR4_X1)                         0.05       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.27 r
  U46/ZN (NAND2_X1)                        0.03       0.29 f
  memWrData_sel[1] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  U130/Z (BUF_X4)                          0.04       0.29 r
  id_ex_ctrl[0] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  U130/Z (BUF_X4)                          0.04       0.29 r
  id_ex_ctrl[0] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  U129/Z (BUF_X4)                          0.05       0.29 f
  pc_enable (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U98/ZN (NAND2_X1)                        0.03       0.22 f
  U94/ZN (NOR4_X1)                         0.07       0.29 r
  busA_sel[1] (out)                        0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U66/Z (XOR2_X1)                          0.07       0.11 f
  U64/ZN (NAND2_X1)                        0.04       0.14 r
  U60/ZN (NOR4_X1)                         0.03       0.17 f
  U59/ZN (NAND4_X1)                        0.07       0.25 r
  U48/ZN (NOR4_X1)                         0.04       0.29 f
  memWrData_sel[0] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.05       0.05 f
  U100/ZN (NOR4_X1)                        0.12       0.17 r
  U73/ZN (NOR2_X1)                         0.04       0.21 f
  U69/ZN (NAND4_X1)                        0.05       0.25 r
  U48/ZN (NOR4_X1)                         0.04       0.29 f
  memWrData_sel[0] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U79/ZN (NAND2_X1)                        0.03       0.22 f
  U77/ZN (NOR4_X1)                         0.07       0.29 r
  busB_sel[1] (out)                        0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U66/Z (XOR2_X1)                          0.05       0.05 r
  U64/ZN (NAND2_X1)                        0.03       0.08 f
  U60/ZN (NOR4_X1)                         0.05       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  U46/ZN (NAND2_X1)                        0.03       0.29 f
  memWrData_sel[1] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.07       0.25 r
  U74/ZN (NOR2_X1)                         0.04       0.29 f
  id_ex_ctrl[1] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  U129/Z (BUF_X4)                          0.05       0.29 f
  pc_enable (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U65/Z (XOR2_X1)                          0.07       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  memWrData_sel[0] (out)                   0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U61/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.11       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  U46/ZN (NAND2_X1)                        0.03       0.29 f
  memWrData_sel[1] (out)                   0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U75/ZN (AOI21_X1)                        0.08       0.25 r
  U74/ZN (NOR2_X1)                         0.04       0.29 f
  id_ex_ctrl[1] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.06       0.06 f
  U100/ZN (NOR4_X1)                        0.12       0.18 r
  U99/ZN (INV_X1)                          0.03       0.21 f
  U98/ZN (NAND2_X1)                        0.05       0.26 r
  U94/ZN (NOR4_X1)                         0.03       0.29 f
  busA_sel[1] (out)                        0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.06       0.06 f
  U100/ZN (NOR4_X1)                        0.12       0.18 r
  U99/ZN (INV_X1)                          0.03       0.21 f
  U79/ZN (NAND2_X1)                        0.05       0.26 r
  U77/ZN (NOR4_X1)                         0.03       0.29 f
  busB_sel[1] (out)                        0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  id_ex_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U66/Z (XOR2_X1)                          0.07       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.16 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  memWrData_sel[0] (out)                   0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  U130/Z (BUF_X4)                          0.05       0.29 f
  id_ex_ctrl[0] (out)                      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  U129/Z (BUF_X4)                          0.05       0.29 f
  pc_enable (out)                          0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U65/Z (XOR2_X1)                          0.05       0.07 r
  U64/ZN (NAND2_X1)                        0.03       0.10 f
  U60/ZN (NOR4_X1)                         0.05       0.15 r
  U59/ZN (NAND4_X1)                        0.04       0.20 f
  U48/ZN (NOR4_X1)                         0.09       0.29 r
  memWrData_sel[0] (out)                   0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  id_ex_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.29 r
  id_ex_ctrl[1] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  U130/Z (BUF_X4)                          0.04       0.29 r
  id_ex_ctrl[0] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  U130/Z (BUF_X4)                          0.04       0.29 r
  id_ex_ctrl[0] (out)                      0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U61/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.11       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.17 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  U46/ZN (NAND2_X1)                        0.03       0.28 f
  memWrData_sel[1] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  id_ex_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  id_ex_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U75/ZN (AOI21_X1)                        0.07       0.25 r
  U45/ZN (NAND2_X1)                        0.03       0.28 f
  if_id_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U61/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.25 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U75/ZN (AOI21_X1)                        0.08       0.25 r
  U45/ZN (NAND2_X1)                        0.03       0.28 f
  if_id_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  if_id_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.24 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  if_id_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U66/Z (XOR2_X1)                          0.03       0.10 f
  U64/ZN (NAND2_X1)                        0.04       0.14 r
  U60/ZN (NOR4_X1)                         0.03       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  memWrData_sel[0] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U63/ZN (XNOR2_X1)                        0.06       0.09 r
  U60/ZN (NOR4_X1)                         0.04       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.25 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U79/ZN (NAND2_X1)                        0.03       0.21 f
  U77/ZN (NOR4_X1)                         0.07       0.28 r
  busB_sel[1] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U62/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U79/ZN (NAND2_X1)                        0.04       0.25 r
  U77/ZN (NOR4_X1)                         0.03       0.28 f
  busB_sel[1] (out)                        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  U129/Z (BUF_X4)                          0.05       0.28 f
  pc_enable (out)                          0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U98/ZN (NAND2_X1)                        0.04       0.25 r
  U94/ZN (NOR4_X1)                         0.03       0.28 f
  busA_sel[1] (out)                        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.07       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U65/Z (XOR2_X1)                          0.07       0.09 f
  U64/ZN (NAND2_X1)                        0.04       0.13 r
  U60/ZN (NOR4_X1)                         0.03       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  memWrData_sel[0] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U98/ZN (NAND2_X1)                        0.03       0.21 f
  U94/ZN (NOR4_X1)                         0.07       0.28 r
  busA_sel[1] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U62/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.10       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.17 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  U46/ZN (NAND2_X1)                        0.03       0.28 f
  memWrData_sel[1] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U79/ZN (NAND2_X1)                        0.03       0.21 f
  U77/ZN (NOR4_X1)                         0.07       0.28 r
  busB_sel[1] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U63/ZN (XNOR2_X1)                        0.08       0.12 r
  U60/ZN (NOR4_X1)                         0.04       0.16 f
  U59/ZN (NAND4_X1)                        0.07       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  memWrData_sel[0] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U98/ZN (NAND2_X1)                        0.03       0.21 f
  U94/ZN (NOR4_X1)                         0.07       0.28 r
  busA_sel[1] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  id_ex_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U97/ZN (INV_X1)                          0.02       0.02 f
  U96/ZN (NAND2_X1)                        0.07       0.09 r
  U68/ZN (INV_X1)                          0.02       0.11 f
  U67/ZN (AND3_X1)                         0.06       0.18 f
  U59/ZN (NAND4_X1)                        0.06       0.24 r
  U48/ZN (NOR4_X1)                         0.04       0.28 f
  memWrData_sel[0] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U79/ZN (NAND2_X1)                        0.03       0.21 f
  U77/ZN (NOR4_X1)                         0.07       0.28 r
  busB_sel[1] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  id_ex_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  id_ex_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U61/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.12 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U89/ZN (XNOR2_X1)                        0.04       0.11 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U85/ZN (NOR3_X1)                         0.04       0.28 r
  busB_sel[0] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U114/ZN (INV_X1)                         0.06       0.06 r
  U113/ZN (XNOR2_X1)                       0.04       0.11 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U107/ZN (NOR3_X1)                        0.04       0.28 r
  busA_sel[0] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.05       0.05 f
  U100/ZN (NOR4_X1)                        0.12       0.17 r
  U99/ZN (INV_X1)                          0.03       0.20 f
  U98/ZN (NAND2_X1)                        0.05       0.25 r
  U94/ZN (NOR4_X1)                         0.03       0.28 f
  busA_sel[1] (out)                        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U101/ZN (OR2_X1)                         0.05       0.05 f
  U100/ZN (NOR4_X1)                        0.12       0.17 r
  U99/ZN (INV_X1)                          0.03       0.20 f
  U79/ZN (NAND2_X1)                        0.05       0.25 r
  U77/ZN (NOR4_X1)                         0.03       0.28 f
  busB_sel[1] (out)                        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_valid (in)                           0.00       0.00 f
  U96/ZN (NAND2_X1)                        0.05       0.05 r
  U68/ZN (INV_X1)                          0.02       0.07 f
  U67/ZN (AND3_X1)                         0.06       0.14 f
  U59/ZN (NAND4_X1)                        0.06       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U76/ZN (INV_X1)                          0.02       0.10 f
  U75/ZN (AOI21_X1)                        0.09       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U74/ZN (NOR2_X1)                         0.06       0.28 r
  id_ex_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U62/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.12 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  U46/ZN (NAND2_X1)                        0.04       0.28 r
  memWrData_sel[1] (out)                   0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  U129/Z (BUF_X4)                          0.05       0.28 f
  pc_enable (out)                          0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  if_id_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  U129/Z (BUF_X4)                          0.05       0.28 f
  pc_enable (out)                          0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.07       0.10 f
  U87/ZN (NOR3_X1)                         0.07       0.18 r
  U86/ZN (NAND4_X1)                        0.06       0.23 f
  U85/ZN (NOR3_X1)                         0.04       0.28 r
  busB_sel[0] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  id_ex_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  if_id_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.28 r
  if_id_ctrl[1] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U62/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.10       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.16 f
  U48/ZN (NOR4_X1)                         0.09       0.25 r
  U46/ZN (NAND2_X1)                        0.03       0.28 f
  memWrData_sel[1] (out)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.18 f
  U74/ZN (NOR2_X1)                         0.06       0.24 r
  U130/Z (BUF_X4)                          0.04       0.28 r
  id_ex_ctrl[0] (out)                      0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.07       0.10 f
  U111/ZN (NOR3_X1)                        0.07       0.18 r
  U110/ZN (NAND4_X1)                       0.06       0.23 f
  U107/ZN (NOR3_X1)                        0.04       0.28 r
  busA_sel[0] (out)                        0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.07       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  U129/Z (BUF_X4)                          0.05       0.28 f
  pc_enable (out)                          0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  U129/Z (BUF_X4)                          0.04       0.28 r
  pc_enable (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  U129/Z (BUF_X4)                          0.04       0.28 r
  pc_enable (out)                          0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  id_ex_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.28 f
  id_ex_ctrl[1] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.08       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.28 f
  id_ex_ctrl[0] (out)                      0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U98/ZN (NAND2_X1)                        0.03       0.20 f
  U94/ZN (NOR4_X1)                         0.07       0.27 r
  busA_sel[1] (out)                        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U79/ZN (NAND2_X1)                        0.03       0.20 f
  U77/ZN (NOR4_X1)                         0.07       0.27 r
  busB_sel[1] (out)                        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.08       0.12 r
  U111/ZN (NOR3_X1)                        0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.10       0.25 r
  U107/ZN (NOR3_X1)                        0.03       0.27 f
  busA_sel[0] (out)                        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  U129/Z (BUF_X4)                          0.04       0.27 r
  pc_enable (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U76/ZN (INV_X1)                          0.02       0.10 f
  U75/ZN (AOI21_X1)                        0.09       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  U129/Z (BUF_X4)                          0.05       0.27 f
  pc_enable (out)                          0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U79/ZN (NAND2_X1)                        0.03       0.20 f
  U77/ZN (NOR4_X1)                         0.07       0.27 r
  busB_sel[1] (out)                        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.27 f
  id_ex_ctrl[0] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  U130/Z (BUF_X4)                          0.05       0.27 f
  id_ex_ctrl[0] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U79/ZN (NAND2_X1)                        0.04       0.24 r
  U77/ZN (NOR4_X1)                         0.03       0.27 f
  busB_sel[1] (out)                        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  U129/Z (BUF_X4)                          0.05       0.27 f
  pc_enable (out)                          0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U76/ZN (INV_X1)                          0.02       0.14 f
  U75/ZN (AOI21_X1)                        0.09       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U98/ZN (NAND2_X1)                        0.04       0.24 r
  U94/ZN (NOR4_X1)                         0.03       0.27 f
  busA_sel[1] (out)                        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U98/ZN (NAND2_X1)                        0.04       0.24 r
  U94/ZN (NOR4_X1)                         0.03       0.27 f
  busA_sel[1] (out)                        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U74/ZN (NOR2_X1)                         0.06       0.23 r
  U130/Z (BUF_X4)                          0.04       0.27 r
  id_ex_ctrl[0] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.08       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  U129/Z (BUF_X4)                          0.05       0.27 f
  pc_enable (out)                          0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  U129/Z (BUF_X4)                          0.04       0.27 r
  pc_enable (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  U129/Z (BUF_X4)                          0.04       0.27 r
  pc_enable (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.23 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  if_id_ctrl[1] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_valid (in)                           0.00       0.00 r
  U96/ZN (NAND2_X1)                        0.03       0.03 f
  U68/ZN (INV_X1)                          0.03       0.06 r
  U67/ZN (AND3_X1)                         0.06       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.16 f
  U48/ZN (NOR4_X1)                         0.09       0.24 r
  U46/ZN (NAND2_X1)                        0.03       0.27 f
  memWrData_sel[1] (out)                   0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U63/ZN (XNOR2_X1)                        0.05       0.05 f
  U60/ZN (NOR4_X1)                         0.08       0.14 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.27 r
  memWrData_sel[0] (out)                   0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  U130/Z (BUF_X4)                          0.05       0.27 f
  id_ex_ctrl[0] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.11       0.11 r
  U73/ZN (NOR2_X1)                         0.04       0.15 f
  U69/ZN (NAND4_X1)                        0.05       0.19 r
  U48/ZN (NOR4_X1)                         0.04       0.23 f
  U46/ZN (NAND2_X1)                        0.04       0.27 r
  memWrData_sel[1] (out)                   0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  U129/Z (BUF_X4)                          0.05       0.27 f
  pc_enable (out)                          0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  if_id_ctrl[1] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  if_id_ctrl[1] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  U129/Z (BUF_X4)                          0.05       0.27 f
  pc_enable (out)                          0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.24 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  if_id_ctrl[1] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.27 r
  if_id_ctrl[1] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U76/ZN (INV_X1)                          0.02       0.14 f
  U75/ZN (AOI21_X1)                        0.09       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.27 f
  if_id_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U74/ZN (NOR2_X1)                         0.06       0.23 r
  U130/Z (BUF_X4)                          0.04       0.27 r
  id_ex_ctrl[0] (out)                      0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.08       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  U130/Z (BUF_X4)                          0.05       0.27 f
  id_ex_ctrl[0] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U65/Z (XOR2_X1)                          0.05       0.05 r
  U64/ZN (NAND2_X1)                        0.03       0.08 f
  U60/ZN (NOR4_X1)                         0.05       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.27 r
  memWrData_sel[0] (out)                   0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.27 f
  id_ex_ctrl[1] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U65/Z (XOR2_X1)                          0.03       0.08 f
  U64/ZN (NAND2_X1)                        0.04       0.12 r
  U60/ZN (NOR4_X1)                         0.03       0.15 f
  U59/ZN (NAND4_X1)                        0.07       0.22 r
  U48/ZN (NOR4_X1)                         0.04       0.27 f
  memWrData_sel[0] (out)                   0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  U130/Z (BUF_X4)                          0.05       0.27 f
  id_ex_ctrl[0] (out)                      0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  U129/Z (BUF_X4)                          0.04       0.27 r
  pc_enable (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  U129/Z (BUF_X4)                          0.04       0.27 r
  pc_enable (out)                          0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U66/Z (XOR2_X1)                          0.05       0.05 r
  U64/ZN (NAND2_X1)                        0.03       0.08 f
  U60/ZN (NOR4_X1)                         0.05       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  memWrData_sel[0] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U110/ZN (NAND4_X1)                       0.08       0.24 r
  U107/ZN (NOR3_X1)                        0.03       0.26 f
  busA_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U98/ZN (NAND2_X1)                        0.04       0.23 r
  U94/ZN (NOR4_X1)                         0.03       0.26 f
  busA_sel[1] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  U130/Z (BUF_X4)                          0.05       0.26 f
  id_ex_ctrl[0] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.08       0.08 f
  U119/ZN (OAI21_X1)                       0.05       0.13 r
  U118/ZN (INV_X1)                         0.03       0.16 f
  U86/ZN (NAND4_X1)                        0.08       0.24 r
  U85/ZN (NOR3_X1)                         0.03       0.26 f
  busB_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U61/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.11       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.18 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  memWrData_sel[0] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  U129/Z (BUF_X4)                          0.05       0.26 f
  pc_enable (out)                          0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  id_ex_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  id_ex_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  if_id_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  if_id_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  id_ex_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U65/Z (XOR2_X1)                          0.07       0.07 f
  U64/ZN (NAND2_X1)                        0.04       0.11 r
  U60/ZN (NOR4_X1)                         0.03       0.14 f
  U59/ZN (NAND4_X1)                        0.07       0.22 r
  U48/ZN (NOR4_X1)                         0.04       0.26 f
  memWrData_sel[0] (out)                   0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.08       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  U129/Z (BUF_X4)                          0.05       0.26 f
  pc_enable (out)                          0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.08       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U75/ZN (AOI21_X1)                        0.05       0.22 f
  U45/ZN (NAND2_X1)                        0.04       0.26 r
  if_id_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  U129/Z (BUF_X4)                          0.05       0.26 f
  pc_enable (out)                          0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U63/ZN (XNOR2_X1)                        0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.08       0.10 r
  U59/ZN (NAND4_X1)                        0.04       0.15 f
  U48/ZN (NOR4_X1)                         0.09       0.23 r
  U46/ZN (NAND2_X1)                        0.03       0.26 f
  memWrData_sel[1] (out)                   0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U61/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.11       0.13 r
  U59/ZN (NAND4_X1)                        0.04       0.17 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  memWrData_sel[0] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U79/ZN (NAND2_X1)                        0.04       0.23 r
  U77/ZN (NOR4_X1)                         0.03       0.26 f
  busB_sel[1] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U63/ZN (XNOR2_X1)                        0.06       0.06 r
  U60/ZN (NOR4_X1)                         0.04       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.18 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  U46/ZN (NAND2_X1)                        0.04       0.26 r
  memWrData_sel[1] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  U129/Z (BUF_X4)                          0.05       0.26 f
  pc_enable (out)                          0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  id_ex_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  id_ex_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.08       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  U130/Z (BUF_X4)                          0.05       0.26 f
  id_ex_ctrl[0] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U113/ZN (XNOR2_X1)                       0.06       0.10 r
  U111/ZN (NOR3_X1)                        0.04       0.13 f
  U110/ZN (NAND4_X1)                       0.10       0.23 r
  U107/ZN (NOR3_X1)                        0.03       0.26 f
  busA_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U66/Z (XOR2_X1)                          0.07       0.07 f
  U64/ZN (NAND2_X1)                        0.04       0.11 r
  U60/ZN (NOR4_X1)                         0.03       0.14 f
  U59/ZN (NAND4_X1)                        0.07       0.21 r
  U48/ZN (NOR4_X1)                         0.04       0.26 f
  memWrData_sel[0] (out)                   0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.18 f
  U45/ZN (NAND2_X1)                        0.04       0.22 r
  U129/Z (BUF_X4)                          0.04       0.26 r
  pc_enable (out)                          0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.23 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  U130/Z (BUF_X4)                          0.05       0.26 f
  id_ex_ctrl[0] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U114/ZN (INV_X1)                         0.03       0.03 f
  U89/ZN (XNOR2_X1)                        0.06       0.10 r
  U87/ZN (NOR3_X1)                         0.04       0.13 f
  U86/ZN (NAND4_X1)                        0.10       0.23 r
  U85/ZN (NOR3_X1)                         0.03       0.26 f
  busB_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U45/ZN (NAND2_X1)                        0.03       0.26 f
  if_id_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U110/ZN (NAND4_X1)                       0.08       0.23 r
  U107/ZN (NOR3_X1)                        0.03       0.26 f
  busA_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U61/Z (XOR2_X1)                          0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.05       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  U46/ZN (NAND2_X1)                        0.04       0.26 r
  memWrData_sel[1] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U79/ZN (NAND2_X1)                        0.04       0.23 r
  U77/ZN (NOR4_X1)                         0.03       0.26 f
  busB_sel[1] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[4] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.07       0.07 f
  U119/ZN (OAI21_X1)                       0.05       0.12 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  U86/ZN (NAND4_X1)                        0.08       0.23 r
  U85/ZN (NOR3_X1)                         0.03       0.26 f
  busB_sel[0] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  U130/Z (BUF_X4)                          0.05       0.26 f
  id_ex_ctrl[0] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U98/ZN (NAND2_X1)                        0.04       0.22 r
  U94/ZN (NOR4_X1)                         0.03       0.26 f
  busA_sel[1] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U62/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.10       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.17 f
  U48/ZN (NOR4_X1)                         0.09       0.26 r
  memWrData_sel[0] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U74/ZN (NOR2_X1)                         0.04       0.26 f
  id_ex_ctrl[1] (out)                      0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U62/Z (XOR2_X1)                          0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.05       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  U46/ZN (NAND2_X1)                        0.04       0.26 r
  memWrData_sel[1] (out)                   0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.26 r
  id_ex_ctrl[1] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.22 r
  U130/Z (BUF_X4)                          0.04       0.26 r
  id_ex_ctrl[0] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.22 r
  U130/Z (BUF_X4)                          0.04       0.26 r
  id_ex_ctrl[0] (out)                      0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U79/ZN (NAND2_X1)                        0.04       0.22 r
  U77/ZN (NOR4_X1)                         0.03       0.26 f
  busB_sel[1] (out)                        0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U98/ZN (NAND2_X1)                        0.03       0.18 f
  U94/ZN (NOR4_X1)                         0.07       0.25 r
  busA_sel[1] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.08       0.15 r
  U86/ZN (NAND4_X1)                        0.06       0.21 f
  U85/ZN (NOR3_X1)                         0.04       0.25 r
  busB_sel[0] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.07       0.07 f
  U111/ZN (NOR3_X1)                        0.08       0.15 r
  U110/ZN (NAND4_X1)                       0.06       0.21 f
  U107/ZN (NOR3_X1)                        0.04       0.25 r
  busA_sel[0] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U79/ZN (NAND2_X1)                        0.03       0.18 f
  U77/ZN (NOR4_X1)                         0.07       0.25 r
  busB_sel[1] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.08       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  U129/Z (BUF_X4)                          0.05       0.25 f
  pc_enable (out)                          0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U73/ZN (NOR2_X1)                         0.06       0.14 r
  U69/ZN (NAND4_X1)                        0.03       0.17 f
  U48/ZN (NOR4_X1)                         0.06       0.23 r
  U46/ZN (NAND2_X1)                        0.03       0.25 f
  memWrData_sel[1] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U62/Z (XOR2_X1)                          0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.10       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.16 f
  U48/ZN (NOR4_X1)                         0.09       0.25 r
  memWrData_sel[0] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  U129/Z (BUF_X4)                          0.05       0.25 f
  pc_enable (out)                          0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.21 r
  U130/Z (BUF_X4)                          0.04       0.25 r
  id_ex_ctrl[0] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.21 r
  U130/Z (BUF_X4)                          0.04       0.25 r
  id_ex_ctrl[0] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  id_ex_ctrl[1] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  id_ex_ctrl[1] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.09       0.09 r
  U73/ZN (NOR2_X1)                         0.04       0.13 f
  U69/ZN (NAND4_X1)                        0.05       0.18 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.25 r
  memWrData_sel[1] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_instr[26]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[26] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.07       0.07 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.23 r
  U46/ZN (NAND2_X1)                        0.03       0.25 f
  memWrData_sel[1] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U45/ZN (NAND2_X1)                        0.04       0.21 r
  U129/Z (BUF_X4)                          0.04       0.25 r
  pc_enable (out)                          0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.20 f
  U129/Z (BUF_X4)                          0.05       0.25 f
  pc_enable (out)                          0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U75/ZN (AOI21_X1)                        0.07       0.22 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  if_id_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U76/ZN (INV_X1)                          0.02       0.12 f
  U75/ZN (AOI21_X1)                        0.09       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  id_ex_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  id_ex_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U79/ZN (NAND2_X1)                        0.03       0.18 f
  U77/ZN (NOR4_X1)                         0.07       0.25 r
  busB_sel[1] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U65/Z (XOR2_X1)                          0.02       0.02 f
  U64/ZN (NAND2_X1)                        0.04       0.06 r
  U60/ZN (NOR4_X1)                         0.03       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.25 r
  memWrData_sel[1] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_instr[21]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[21] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.07       0.07 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.25 f
  memWrData_sel[1] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  id_ex_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U73/ZN (NOR2_X1)                         0.06       0.13 r
  U69/ZN (NAND4_X1)                        0.03       0.16 f
  U48/ZN (NOR4_X1)                         0.06       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.25 f
  memWrData_sel[1] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U110/ZN (NAND4_X1)                       0.08       0.22 r
  U107/ZN (NOR3_X1)                        0.03       0.25 f
  busA_sel[0] (out)                        0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.06       0.06 f
  U119/ZN (OAI21_X1)                       0.06       0.11 r
  U118/ZN (INV_X1)                         0.03       0.14 f
  U86/ZN (NAND4_X1)                        0.08       0.22 r
  U85/ZN (NOR3_X1)                         0.03       0.25 f
  busB_sel[0] (out)                        0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.07       0.16 r
  U74/ZN (NOR2_X1)                         0.04       0.20 f
  U130/Z (BUF_X4)                          0.05       0.25 f
  id_ex_ctrl[0] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.25 f
  id_ex_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U98/ZN (NAND2_X1)                        0.03       0.18 f
  U94/ZN (NOR4_X1)                         0.07       0.25 r
  busA_sel[1] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U61/Z (XOR2_X1)                          0.04       0.04 r
  U60/ZN (NOR4_X1)                         0.05       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.25 r
  memWrData_sel[1] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U79/ZN (NAND2_X1)                        0.03       0.18 f
  U77/ZN (NOR4_X1)                         0.07       0.25 r
  busB_sel[1] (out)                        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  id_ex_ctrl[1] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U74/ZN (NOR2_X1)                         0.06       0.25 r
  id_ex_ctrl[1] (out)                      0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U45/ZN (NAND2_X1)                        0.04       0.21 r
  U129/Z (BUF_X4)                          0.04       0.25 r
  pc_enable (out)                          0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U62/Z (XOR2_X1)                          0.04       0.04 r
  U60/ZN (NOR4_X1)                         0.05       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.25 r
  memWrData_sel[1] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U61/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.25 f
  memWrData_sel[0] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U76/ZN (INV_X1)                          0.02       0.12 f
  U75/ZN (AOI21_X1)                        0.09       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  if_id_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.25 f
  if_id_ctrl[1] (out)                      0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U63/ZN (XNOR2_X1)                        0.06       0.09 r
  U60/ZN (NOR4_X1)                         0.04       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.25 f
  memWrData_sel[0] (out)                   0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U66/Z (XOR2_X1)                          0.02       0.02 f
  U64/ZN (NAND2_X1)                        0.04       0.06 r
  U60/ZN (NOR4_X1)                         0.03       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.25 r
  memWrData_sel[1] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  id_ex_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U79/ZN (NAND2_X1)                        0.04       0.21 r
  U77/ZN (NOR4_X1)                         0.03       0.24 f
  busB_sel[1] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U62/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.13 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  memWrData_sel[0] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_valid (in)                           0.00       0.00 r
  U96/ZN (NAND2_X1)                        0.03       0.03 f
  U68/ZN (INV_X1)                          0.03       0.06 r
  U67/ZN (AND3_X1)                         0.06       0.12 r
  U59/ZN (NAND4_X1)                        0.04       0.16 f
  U48/ZN (NOR4_X1)                         0.09       0.24 r
  memWrData_sel[0] (out)                   0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  if_id_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_instr[8]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[8] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.07       0.07 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.24 f
  memWrData_sel[1] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_instr[27]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[27] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.06       0.06 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.24 f
  memWrData_sel[1] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U63/ZN (XNOR2_X1)                        0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.04       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  U46/ZN (NAND2_X1)                        0.04       0.24 r
  memWrData_sel[1] (out)                   0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.08       0.08 r
  U111/ZN (NOR3_X1)                        0.04       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.22 r
  U107/ZN (NOR3_X1)                        0.03       0.24 f
  busA_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.08       0.14 r
  U86/ZN (NAND4_X1)                        0.06       0.20 f
  U85/ZN (NOR3_X1)                         0.04       0.24 r
  busB_sel[0] (out)                        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.07       0.16 r
  U45/ZN (NAND2_X1)                        0.03       0.20 f
  U129/Z (BUF_X4)                          0.05       0.24 f
  pc_enable (out)                          0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.06       0.06 f
  U111/ZN (NOR3_X1)                        0.08       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U107/ZN (NOR3_X1)                        0.04       0.24 r
  busA_sel[0] (out)                        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.04       0.12 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U85/ZN (NOR3_X1)                         0.03       0.24 f
  busB_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  if_id_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.07       0.09 f
  U111/ZN (NOR3_X1)                        0.05       0.14 r
  U110/ZN (NAND4_X1)                       0.06       0.20 f
  U107/ZN (NOR3_X1)                        0.04       0.24 r
  busA_sel[0] (out)                        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U98/ZN (NAND2_X1)                        0.03       0.17 f
  U94/ZN (NOR4_X1)                         0.07       0.24 r
  busA_sel[1] (out)                        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.07       0.07 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.24 f
  memWrData_sel[1] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U79/ZN (NAND2_X1)                        0.03       0.17 f
  U77/ZN (NOR4_X1)                         0.07       0.24 r
  busB_sel[1] (out)                        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_instr[22]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[22] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.06       0.06 r
  U49/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  U46/ZN (NAND2_X1)                        0.03       0.24 f
  memWrData_sel[1] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U61/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.12 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  memWrData_sel[0] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_valid (in)                           0.00       0.00 f
  U96/ZN (NAND2_X1)                        0.05       0.05 r
  U68/ZN (INV_X1)                          0.02       0.07 f
  U67/ZN (AND3_X1)                         0.06       0.14 f
  U59/ZN (NAND4_X1)                        0.06       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  memWrData_sel[0] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U62/Z (XOR2_X1)                          0.08       0.08 r
  U60/ZN (NOR4_X1)                         0.05       0.12 f
  U59/ZN (NAND4_X1)                        0.07       0.20 r
  U48/ZN (NOR4_X1)                         0.04       0.24 f
  memWrData_sel[0] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  id_ex_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.08       0.21 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  if_id_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  if_id_ctrl[1] (out)                      0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.20 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  if_id_ctrl[1] (out)                      0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U116/ZN (INV_X1)                         0.02       0.02 f
  U115/ZN (XNOR2_X1)                       0.06       0.09 r
  U111/ZN (NOR3_X1)                        0.03       0.12 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U107/ZN (NOR3_X1)                        0.03       0.24 f
  busA_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U107/ZN (NOR3_X1)                        0.03       0.24 f
  busA_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.07       0.07 r
  U111/ZN (NOR3_X1)                        0.04       0.11 f
  U110/ZN (NAND4_X1)                       0.10       0.21 r
  U107/ZN (NOR3_X1)                        0.03       0.24 f
  busA_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.18 f
  U74/ZN (NOR2_X1)                         0.06       0.24 r
  id_ex_ctrl[1] (out)                      0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U120/ZN (OR2_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.06       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U85/ZN (NOR3_X1)                         0.03       0.24 f
  busB_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.07       0.07 r
  U87/ZN (NOR3_X1)                         0.04       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U85/ZN (NOR3_X1)                         0.03       0.24 f
  busB_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.24 r
  if_id_ctrl[1] (out)                      0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U110/ZN (NAND4_X1)                       0.08       0.21 r
  U107/ZN (NOR3_X1)                        0.03       0.24 f
  busA_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U121/ZN (OR3_X1)                         0.05       0.05 f
  U119/ZN (OAI21_X1)                       0.05       0.10 r
  U118/ZN (INV_X1)                         0.03       0.13 f
  U86/ZN (NAND4_X1)                        0.08       0.21 r
  U85/ZN (NOR3_X1)                         0.03       0.24 f
  busB_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U79/ZN (NAND2_X1)                        0.04       0.21 r
  U77/ZN (NOR4_X1)                         0.03       0.24 f
  busB_sel[1] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  id_ex_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.21 r
  U94/ZN (NOR4_X1)                         0.03       0.24 f
  busA_sel[1] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_instr[9]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[9] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.06       0.06 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.21 r
  U46/ZN (NAND2_X1)                        0.03       0.24 f
  memWrData_sel[1] (out)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.14 f
  U74/ZN (NOR2_X1)                         0.06       0.20 r
  U130/Z (BUF_X4)                          0.04       0.24 r
  id_ex_ctrl[0] (out)                      0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.24 f
  id_ex_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.24 f
  busA_sel[1] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.24 f
  if_id_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.21 r
  U85/ZN (NOR3_X1)                         0.03       0.24 f
  busB_sel[0] (out)                        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.07       0.20 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U63/ZN (XNOR2_X1)                        0.02       0.02 f
  U60/ZN (NOR4_X1)                         0.08       0.10 r
  U59/ZN (NAND4_X1)                        0.04       0.15 f
  U48/ZN (NOR4_X1)                         0.09       0.23 r
  memWrData_sel[0] (out)                   0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.20 r
  U129/Z (BUF_X4)                          0.04       0.23 r
  pc_enable (out)                          0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.20 r
  U129/Z (BUF_X4)                          0.04       0.23 r
  pc_enable (out)                          0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U116/ZN (INV_X1)                         0.04       0.04 r
  U115/ZN (XNOR2_X1)                       0.04       0.08 f
  U111/ZN (NOR3_X1)                        0.05       0.13 r
  U110/ZN (NAND4_X1)                       0.06       0.19 f
  U107/ZN (NOR3_X1)                        0.04       0.23 r
  busA_sel[0] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[3]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[3] (in)                         0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.06       0.06 r
  U54/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.11       0.21 r
  U46/ZN (NAND2_X1)                        0.03       0.23 f
  memWrData_sel[1] (out)                   0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  if_id_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  if_id_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  U130/Z (BUF_X4)                          0.04       0.23 r
  id_ex_ctrl[0] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U79/ZN (NAND2_X1)                        0.03       0.16 f
  U77/ZN (NOR4_X1)                         0.07       0.23 r
  busB_sel[1] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  U130/Z (BUF_X4)                          0.04       0.23 r
  id_ex_ctrl[0] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U74/ZN (NOR2_X1)                         0.06       0.23 r
  id_ex_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U76/ZN (INV_X1)                          0.02       0.10 f
  U75/ZN (AOI21_X1)                        0.09       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.19 r
  U129/Z (BUF_X4)                          0.04       0.23 r
  pc_enable (out)                          0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.19 r
  U129/Z (BUF_X4)                          0.04       0.23 r
  pc_enable (out)                          0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  if_id_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.08       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  if_id_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.08       0.08 r
  U87/ZN (NOR3_X1)                         0.03       0.11 f
  U86/ZN (NAND4_X1)                        0.10       0.20 r
  U85/ZN (NOR3_X1)                         0.03       0.23 f
  busB_sel[0] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.11       0.11 r
  U73/ZN (NOR2_X1)                         0.04       0.15 f
  U69/ZN (NAND4_X1)                        0.05       0.19 r
  U48/ZN (NOR4_X1)                         0.04       0.23 f
  memWrData_sel[0] (out)                   0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.09       0.14 r
  U86/ZN (NAND4_X1)                        0.05       0.19 f
  U85/ZN (NOR3_X1)                         0.04       0.23 r
  busB_sel[0] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U75/ZN (AOI21_X1)                        0.07       0.20 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  if_id_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U76/ZN (INV_X1)                          0.03       0.09 r
  U75/ZN (AOI21_X1)                        0.04       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  U130/Z (BUF_X4)                          0.04       0.23 r
  id_ex_ctrl[0] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.08       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  if_id_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U75/ZN (AOI21_X1)                        0.05       0.19 f
  U45/ZN (NAND2_X1)                        0.04       0.23 r
  if_id_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U79/ZN (NAND2_X1)                        0.04       0.20 r
  U77/ZN (NOR4_X1)                         0.03       0.23 f
  busB_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U98/ZN (NAND2_X1)                        0.04       0.20 r
  U94/ZN (NOR4_X1)                         0.03       0.23 f
  busA_sel[1] (out)                        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U98/ZN (NAND2_X1)                        0.03       0.16 f
  U94/ZN (NOR4_X1)                         0.07       0.23 r
  busA_sel[1] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U74/ZN (NOR2_X1)                         0.06       0.23 r
  id_ex_ctrl[1] (out)                      0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U73/ZN (NOR2_X1)                         0.06       0.14 r
  U69/ZN (NAND4_X1)                        0.03       0.17 f
  U48/ZN (NOR4_X1)                         0.06       0.23 r
  memWrData_sel[0] (out)                   0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.05       0.05 f
  U87/ZN (NOR3_X1)                         0.07       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U85/ZN (NOR3_X1)                         0.04       0.23 r
  busB_sel[0] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U76/ZN (INV_X1)                          0.02       0.10 f
  U75/ZN (AOI21_X1)                        0.09       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.23 f
  if_id_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.07       0.12 r
  U110/ZN (NAND4_X1)                       0.06       0.18 f
  U107/ZN (NOR3_X1)                        0.04       0.23 r
  busA_sel[0] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[26]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[26] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.07       0.07 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.23 r
  memWrData_sel[0] (out)                   0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.07       0.07 f
  U87/ZN (NOR3_X1)                         0.05       0.12 r
  U86/ZN (NAND4_X1)                        0.06       0.18 f
  U85/ZN (NOR3_X1)                         0.04       0.23 r
  busB_sel[0] (out)                        0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U74/ZN (NOR2_X1)                         0.04       0.23 f
  id_ex_ctrl[1] (out)                      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  if_id_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[25]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[25] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.04       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  U46/ZN (NAND2_X1)                        0.03       0.22 f
  memWrData_sel[1] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: ex_instr[21]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[21] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.07       0.07 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.08       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  if_id_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[23]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[23] (in)                        0.00       0.00 f
  U51/ZN (NOR2_X1)                         0.04       0.05 r
  U49/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  U46/ZN (NAND2_X1)                        0.03       0.22 f
  memWrData_sel[1] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U73/ZN (NOR2_X1)                         0.06       0.13 r
  U69/ZN (NAND4_X1)                        0.03       0.16 f
  U48/ZN (NOR4_X1)                         0.06       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.06       0.06 r
  U73/ZN (NOR2_X1)                         0.04       0.10 f
  U69/ZN (NAND4_X1)                        0.05       0.15 r
  U48/ZN (NOR4_X1)                         0.04       0.19 f
  U46/ZN (NAND2_X1)                        0.04       0.22 r
  memWrData_sel[1] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U98/ZN (NAND2_X1)                        0.03       0.15 f
  U94/ZN (NOR4_X1)                         0.07       0.22 r
  busA_sel[1] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U79/ZN (NAND2_X1)                        0.04       0.19 r
  U77/ZN (NOR4_X1)                         0.03       0.22 f
  busB_sel[1] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[20]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[20] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.04       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  U46/ZN (NAND2_X1)                        0.03       0.22 f
  memWrData_sel[1] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U98/ZN (NAND2_X1)                        0.04       0.19 r
  U94/ZN (NOR4_X1)                         0.03       0.22 f
  busA_sel[1] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  id_ex_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.04       0.10 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U107/ZN (NOR3_X1)                        0.03       0.22 f
  busA_sel[0] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U63/ZN (XNOR2_X1)                        0.06       0.06 r
  U60/ZN (NOR4_X1)                         0.04       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.18 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  memWrData_sel[0] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  if_id_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U99/ZN (INV_X1)                          0.04       0.12 r
  U98/ZN (NAND2_X1)                        0.03       0.15 f
  U94/ZN (NOR4_X1)                         0.07       0.22 r
  busA_sel[1] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U99/ZN (INV_X1)                          0.04       0.12 r
  U79/ZN (NAND2_X1)                        0.03       0.15 f
  U77/ZN (NOR4_X1)                         0.07       0.22 r
  busB_sel[1] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.06       0.06 r
  U87/ZN (NOR3_X1)                         0.04       0.10 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U85/ZN (NOR3_X1)                         0.03       0.22 f
  busB_sel[0] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U75/ZN (AOI21_X1)                        0.07       0.19 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  if_id_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.18 f
  U45/ZN (NAND2_X1)                        0.04       0.22 r
  if_id_ctrl[1] (out)                      0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.08       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  id_ex_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.11       0.11 r
  U99/ZN (INV_X1)                          0.03       0.14 f
  U98/ZN (NAND2_X1)                        0.05       0.19 r
  U94/ZN (NOR4_X1)                         0.03       0.22 f
  busA_sel[1] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.11       0.11 r
  U99/ZN (INV_X1)                          0.03       0.14 f
  U79/ZN (NAND2_X1)                        0.05       0.19 r
  U77/ZN (NOR4_X1)                         0.03       0.22 f
  busB_sel[1] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  id_ex_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[8]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[8] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.07       0.07 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U61/Z (XOR2_X1)                          0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.05       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  memWrData_sel[0] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[27]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[27] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.06       0.06 r
  U49/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U62/Z (XOR2_X1)                          0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.05       0.10 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.22 f
  memWrData_sel[0] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U99/ZN (INV_X1)                          0.04       0.12 r
  U98/ZN (NAND2_X1)                        0.03       0.15 f
  U94/ZN (NOR4_X1)                         0.07       0.22 r
  busA_sel[1] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U101/ZN (OR2_X1)                         0.04       0.04 r
  U100/ZN (NOR4_X1)                        0.04       0.08 f
  U99/ZN (INV_X1)                          0.04       0.12 r
  U79/ZN (NAND2_X1)                        0.03       0.15 f
  U77/ZN (NOR4_X1)                         0.07       0.22 r
  busB_sel[1] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U74/ZN (NOR2_X1)                         0.04       0.22 f
  id_ex_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[7]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[7] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.04       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  U46/ZN (NAND2_X1)                        0.03       0.22 f
  memWrData_sel[1] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.22 f
  if_id_ctrl[1] (out)                      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.07       0.07 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[22]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[22] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.06       0.06 r
  U49/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.11       0.22 r
  memWrData_sel[0] (out)                   0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.22 r
  id_ex_ctrl[1] (out)                      0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[5]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[5] (in)                         0.00       0.00 f
  U56/ZN (NOR2_X1)                         0.04       0.05 r
  U54/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  U46/ZN (NAND2_X1)                        0.03       0.22 f
  memWrData_sel[1] (out)                   0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.22 r
  id_ex_ctrl[1] (out)                      0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.06       0.06 r
  U111/ZN (NOR3_X1)                        0.03       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U107/ZN (NOR3_X1)                        0.03       0.22 f
  busA_sel[0] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.14 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  U129/Z (BUF_X4)                          0.04       0.22 r
  pc_enable (out)                          0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.06       0.06 f
  U87/ZN (NOR3_X1)                         0.05       0.11 r
  U86/ZN (NAND4_X1)                        0.06       0.17 f
  U85/ZN (NOR3_X1)                         0.04       0.22 r
  busB_sel[0] (out)                        0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U112/Z (XOR2_X1)                         0.05       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.09 f
  U110/ZN (NAND4_X1)                       0.10       0.19 r
  U107/ZN (NOR3_X1)                        0.03       0.22 f
  busA_sel[0] (out)                        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[2] (in)                            0.00       0.00 f
  U88/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.09 f
  U86/ZN (NAND4_X1)                        0.10       0.19 r
  U85/ZN (NOR3_X1)                         0.03       0.21 f
  busB_sel[0] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.04       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  U46/ZN (NAND2_X1)                        0.03       0.21 f
  memWrData_sel[1] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U45/ZN (NAND2_X1)                        0.04       0.21 r
  if_id_ctrl[1] (out)                      0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.08       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  if_id_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[19]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[19] (in)                        0.00       0.00 f
  U53/ZN (NOR2_X1)                         0.04       0.05 r
  U49/ZN (NAND4_X1)                        0.03       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  U46/ZN (NAND2_X1)                        0.03       0.21 f
  memWrData_sel[1] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_instr[24]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[24] (in)                        0.00       0.00 f
  U51/ZN (NOR2_X1)                         0.03       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  U46/ZN (NAND2_X1)                        0.03       0.21 f
  memWrData_sel[1] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  if_id_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.09       0.09 r
  U73/ZN (NOR2_X1)                         0.04       0.13 f
  U69/ZN (NAND4_X1)                        0.05       0.18 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  U129/Z (BUF_X4)                          0.04       0.21 r
  pc_enable (out)                          0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.21 r
  id_ex_ctrl[1] (out)                      0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U74/ZN (NOR2_X1)                         0.06       0.21 r
  id_ex_ctrl[1] (out)                      0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  U129/Z (BUF_X4)                          0.04       0.21 r
  pc_enable (out)                          0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U75/ZN (AOI21_X1)                        0.07       0.18 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  if_id_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U65/Z (XOR2_X1)                          0.02       0.02 f
  U64/ZN (NAND2_X1)                        0.04       0.06 r
  U60/ZN (NOR4_X1)                         0.03       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U98/ZN (NAND2_X1)                        0.03       0.14 f
  U94/ZN (NOR4_X1)                         0.07       0.21 r
  busA_sel[1] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U79/ZN (NAND2_X1)                        0.03       0.14 f
  U77/ZN (NOR4_X1)                         0.07       0.21 r
  busB_sel[1] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[9]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[9] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.06       0.06 r
  U54/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.11       0.21 r
  memWrData_sel[0] (out)                   0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.08       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  id_ex_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  id_ex_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U76/ZN (INV_X1)                          0.03       0.09 r
  U75/ZN (AOI21_X1)                        0.04       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.17 r
  U129/Z (BUF_X4)                          0.04       0.21 r
  pc_enable (out)                          0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U75/ZN (AOI21_X1)                        0.05       0.17 f
  U45/ZN (NAND2_X1)                        0.04       0.21 r
  if_id_ctrl[1] (out)                      0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U74/ZN (NOR2_X1)                         0.04       0.21 f
  id_ex_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U61/Z (XOR2_X1)                          0.04       0.04 r
  U60/ZN (NOR4_X1)                         0.05       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.17 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[3]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[3] (in)                         0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.06       0.06 r
  U54/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.11       0.21 r
  memWrData_sel[0] (out)                   0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U62/Z (XOR2_X1)                          0.04       0.04 r
  U60/ZN (NOR4_X1)                         0.05       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U98/ZN (NAND2_X1)                        0.03       0.14 f
  U94/ZN (NOR4_X1)                         0.07       0.21 r
  busA_sel[1] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[3] (in)                            0.00       0.00 f
  U90/Z (XOR2_X1)                          0.05       0.05 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U85/ZN (NOR3_X1)                         0.03       0.21 f
  busB_sel[0] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U79/ZN (NAND2_X1)                        0.03       0.14 f
  U77/ZN (NOR4_X1)                         0.07       0.21 r
  busB_sel[1] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U66/Z (XOR2_X1)                          0.02       0.02 f
  U64/ZN (NAND2_X1)                        0.04       0.06 r
  U60/ZN (NOR4_X1)                         0.03       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U85/ZN (NOR3_X1)                         0.04       0.21 r
  busB_sel[0] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.05       0.05 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.21 r
  busA_sel[0] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U79/ZN (NAND2_X1)                        0.04       0.18 r
  U77/ZN (NOR4_X1)                         0.03       0.21 f
  busB_sel[1] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[28]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[28] (in)                        0.00       0.00 f
  U58/ZN (NOR2_X1)                         0.04       0.05 r
  U54/ZN (NAND4_X1)                        0.03       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.21 f
  memWrData_sel[1] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[6]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[6] (in)                         0.00       0.00 f
  U56/ZN (NOR2_X1)                         0.03       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.21 f
  memWrData_sel[1] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U112/Z (XOR2_X1)                         0.04       0.04 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U107/ZN (NOR3_X1)                        0.03       0.21 f
  busA_sel[0] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.05       0.05 f
  U111/ZN (NOR3_X1)                        0.05       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.21 r
  busA_sel[0] (out)                        0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.08       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  if_id_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U88/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U85/ZN (NOR3_X1)                         0.03       0.21 f
  busB_sel[0] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U79/ZN (NAND2_X1)                        0.04       0.17 r
  U77/ZN (NOR4_X1)                         0.03       0.21 f
  busB_sel[1] (out)                        0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.21 f
  if_id_ctrl[1] (out)                      0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U63/ZN (XNOR2_X1)                        0.05       0.05 r
  U60/ZN (NOR4_X1)                         0.04       0.09 f
  U59/ZN (NAND4_X1)                        0.07       0.16 r
  U48/ZN (NOR4_X1)                         0.04       0.21 f
  memWrData_sel[0] (out)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U113/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.04       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.18 r
  U107/ZN (NOR3_X1)                        0.03       0.20 f
  busA_sel[0] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[1]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[1] (in)                         0.00       0.00 f
  U53/ZN (NOR2_X1)                         0.03       0.04 r
  U49/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[2]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[2] (in)                         0.00       0.00 f
  U67/ZN (AND3_X1)                         0.06       0.06 f
  U59/ZN (NAND4_X1)                        0.06       0.12 r
  U48/ZN (NOR4_X1)                         0.04       0.17 f
  U46/ZN (NAND2_X1)                        0.04       0.20 r
  memWrData_sel[1] (out)                   0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_instr[2]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[2] (in)                         0.00       0.00 r
  U67/ZN (AND3_X1)                         0.05       0.05 r
  U59/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.09       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U89/ZN (XNOR2_X1)                        0.04       0.05 r
  U87/ZN (NOR3_X1)                         0.04       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.18 r
  U85/ZN (NOR3_X1)                         0.03       0.20 f
  busB_sel[0] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U75/ZN (AOI21_X1)                        0.07       0.17 r
  U45/ZN (NAND2_X1)                        0.03       0.20 f
  if_id_ctrl[1] (out)                      0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ex_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[4] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U79/ZN (NAND2_X1)                        0.04       0.17 r
  U77/ZN (NOR4_X1)                         0.03       0.20 f
  busB_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U73/ZN (NOR2_X1)                         0.06       0.09 r
  U69/ZN (NAND4_X1)                        0.03       0.12 f
  U48/ZN (NOR4_X1)                         0.06       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U86/ZN (NAND4_X1)                        0.05       0.16 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.16 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.07 f
  U118/ZN (INV_X1)                         0.04       0.11 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[2] (in)                            0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.09       0.09 r
  U99/ZN (INV_X1)                          0.03       0.13 f
  U98/ZN (NAND2_X1)                        0.05       0.17 r
  U94/ZN (NOR4_X1)                         0.03       0.20 f
  busA_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.09       0.09 r
  U99/ZN (INV_X1)                          0.03       0.13 f
  U79/ZN (NAND2_X1)                        0.05       0.17 r
  U77/ZN (NOR4_X1)                         0.03       0.20 f
  busB_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U79/ZN (NAND2_X1)                        0.04       0.17 r
  U77/ZN (NOR4_X1)                         0.03       0.20 f
  busB_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U98/ZN (NAND2_X1)                        0.04       0.17 r
  U94/ZN (NOR4_X1)                         0.03       0.20 f
  busA_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.07       0.16 r
  U74/ZN (NOR2_X1)                         0.04       0.20 f
  id_ex_ctrl[1] (out)                      0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U73/ZN (NOR2_X1)                         0.06       0.08 r
  U69/ZN (NAND4_X1)                        0.03       0.12 f
  U48/ZN (NOR4_X1)                         0.06       0.18 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U74/ZN (NOR2_X1)                         0.06       0.16 r
  U130/Z (BUF_X4)                          0.04       0.20 r
  id_ex_ctrl[0] (out)                      0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U115/ZN (XNOR2_X1)                       0.04       0.05 r
  U111/ZN (NOR3_X1)                        0.03       0.08 f
  U110/ZN (NAND4_X1)                       0.10       0.17 r
  U107/ZN (NOR3_X1)                        0.03       0.20 f
  busA_sel[0] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.08       0.10 f
  U86/ZN (NAND4_X1)                        0.07       0.17 r
  U85/ZN (NOR3_X1)                         0.03       0.20 f
  busB_sel[0] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[25]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[25] (in)                        0.00       0.00 f
  U50/ZN (NOR3_X1)                         0.04       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  memWrData_sel[0] (out)                   0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U88/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.08       0.10 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U120/ZN (OR2_X1)                         0.03       0.04 r
  U119/ZN (OAI21_X1)                       0.03       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.16 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U112/Z (XOR2_X1)                         0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.08       0.10 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U86/ZN (NAND4_X1)                        0.05       0.15 f
  U85/ZN (NOR3_X1)                         0.04       0.20 r
  busB_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U121/ZN (OR3_X1)                         0.04       0.04 r
  U119/ZN (OAI21_X1)                       0.02       0.06 f
  U118/ZN (INV_X1)                         0.04       0.10 r
  U110/ZN (NAND4_X1)                       0.05       0.15 f
  U107/ZN (NOR3_X1)                        0.04       0.20 r
  busA_sel[0] (out)                        0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[23]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[23] (in)                        0.00       0.00 f
  U51/ZN (NOR2_X1)                         0.04       0.05 r
  U49/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  memWrData_sel[0] (out)                   0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U90/Z (XOR2_X1)                          0.04       0.04 r
  U87/ZN (NOR3_X1)                         0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.10       0.17 r
  U85/ZN (NOR3_X1)                         0.03       0.20 f
  busB_sel[0] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.20 r
  if_id_ctrl[1] (out)                      0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.20 r
  if_id_ctrl[1] (out)                      0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[17]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[17] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.07       0.07 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U58/ZN (NOR2_X1)                         0.03       0.04 r
  U54/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.11       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[20]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[20] (in)                        0.00       0.00 f
  U52/ZN (NOR3_X1)                         0.04       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.20 r
  memWrData_sel[0] (out)                   0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.14 f
  U74/ZN (NOR2_X1)                         0.06       0.20 r
  id_ex_ctrl[1] (out)                      0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U79/ZN (NAND2_X1)                        0.04       0.17 r
  U77/ZN (NOR4_X1)                         0.03       0.20 f
  busB_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U98/ZN (NAND2_X1)                        0.04       0.17 r
  U94/ZN (NOR4_X1)                         0.03       0.20 f
  busA_sel[1] (out)                        0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[0]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[0] (in)                         0.00       0.00 r
  U67/ZN (AND3_X1)                         0.04       0.05 r
  U59/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.09       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[12]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[12] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.07       0.07 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.20 f
  memWrData_sel[1] (out)                   0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U75/ZN (AOI21_X1)                        0.07       0.16 r
  U45/ZN (NAND2_X1)                        0.03       0.20 f
  if_id_ctrl[1] (out)                      0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U74/ZN (NOR2_X1)                         0.06       0.16 r
  U130/Z (BUF_X4)                          0.04       0.20 r
  id_ex_ctrl[0] (out)                      0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.02       0.02 f
  U73/ZN (NOR2_X1)                         0.06       0.08 r
  U69/ZN (NAND4_X1)                        0.03       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.19 f
  memWrData_sel[1] (out)                   0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.19 r
  if_id_ctrl[1] (out)                      0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U75/ZN (AOI21_X1)                        0.05       0.15 f
  U45/ZN (NAND2_X1)                        0.04       0.19 r
  if_id_ctrl[1] (out)                      0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  id_ex_ctrl[1] (out)                      0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  id_ex_ctrl[1] (out)                      0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.07       0.09 r
  U86/ZN (NAND4_X1)                        0.06       0.15 f
  U85/ZN (NOR3_X1)                         0.04       0.19 r
  busB_sel[0] (out)                        0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U79/ZN (NAND2_X1)                        0.04       0.16 r
  U77/ZN (NOR4_X1)                         0.03       0.19 f
  busB_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U113/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.07       0.09 r
  U110/ZN (NAND4_X1)                       0.06       0.15 f
  U107/ZN (NOR3_X1)                        0.04       0.19 r
  busA_sel[0] (out)                        0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U98/ZN (NAND2_X1)                        0.04       0.16 r
  U94/ZN (NOR4_X1)                         0.03       0.19 f
  busA_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U79/ZN (NAND2_X1)                        0.04       0.16 r
  U77/ZN (NOR4_X1)                         0.03       0.19 f
  busB_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U98/ZN (NAND2_X1)                        0.03       0.12 f
  U94/ZN (NOR4_X1)                         0.07       0.19 r
  busA_sel[1] (out)                        0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U98/ZN (NAND2_X1)                        0.04       0.16 r
  U94/ZN (NOR4_X1)                         0.03       0.19 f
  busA_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[7]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[7] (in)                         0.00       0.00 f
  U55/ZN (NOR3_X1)                         0.04       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  memWrData_sel[0] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[5]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[5] (in)                         0.00       0.00 f
  U56/ZN (NOR2_X1)                         0.04       0.05 r
  U54/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  memWrData_sel[0] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U76/ZN (INV_X1)                          0.03       0.09 r
  U75/ZN (AOI21_X1)                        0.04       0.13 f
  U74/ZN (NOR2_X1)                         0.06       0.19 r
  id_ex_ctrl[1] (out)                      0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[18]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[18] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.06       0.06 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  U46/ZN (NAND2_X1)                        0.03       0.19 f
  memWrData_sel[1] (out)                   0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U79/ZN (NAND2_X1)                        0.03       0.12 f
  U77/ZN (NOR4_X1)                         0.07       0.19 r
  busB_sel[1] (out)                        0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U57/ZN (NOR3_X1)                         0.04       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  memWrData_sel[0] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[19]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[19] (in)                        0.00       0.00 f
  U53/ZN (NOR2_X1)                         0.04       0.05 r
  U49/ZN (NAND4_X1)                        0.03       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  memWrData_sel[0] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[24]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[24] (in)                        0.00       0.00 f
  U51/ZN (NOR2_X1)                         0.03       0.04 r
  U49/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.19 r
  memWrData_sel[0] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U98/ZN (NAND2_X1)                        0.03       0.12 f
  U94/ZN (NOR4_X1)                         0.07       0.19 r
  busA_sel[1] (out)                        0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[0]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[0] (in)                         0.00       0.00 f
  U67/ZN (AND3_X1)                         0.04       0.05 f
  U59/ZN (NAND4_X1)                        0.06       0.11 r
  U48/ZN (NOR4_X1)                         0.04       0.15 f
  U46/ZN (NAND2_X1)                        0.04       0.19 r
  memWrData_sel[1] (out)                   0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_instr[13]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[13] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.06       0.06 r
  U69/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.06       0.16 r
  U46/ZN (NAND2_X1)                        0.03       0.19 f
  memWrData_sel[1] (out)                   0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U98/ZN (NAND2_X1)                        0.04       0.16 r
  U94/ZN (NOR4_X1)                         0.03       0.19 f
  busA_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U79/ZN (NAND2_X1)                        0.04       0.15 r
  U77/ZN (NOR4_X1)                         0.03       0.19 f
  busB_sel[1] (out)                        0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.06       0.06 r
  U73/ZN (NOR2_X1)                         0.04       0.10 f
  U69/ZN (NAND4_X1)                        0.05       0.15 r
  U48/ZN (NOR4_X1)                         0.04       0.19 f
  memWrData_sel[0] (out)                   0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U98/ZN (NAND2_X1)                        0.04       0.15 r
  U94/ZN (NOR4_X1)                         0.03       0.18 f
  busA_sel[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U98/ZN (NAND2_X1)                        0.04       0.15 r
  U94/ZN (NOR4_X1)                         0.03       0.18 f
  busA_sel[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[28]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[28] (in)                        0.00       0.00 f
  U58/ZN (NOR2_X1)                         0.04       0.05 r
  U54/ZN (NAND4_X1)                        0.03       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[6]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[6] (in)                         0.00       0.00 f
  U56/ZN (NOR2_X1)                         0.03       0.04 r
  U54/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U97/ZN (INV_X1)                          0.05       0.05 r
  U96/ZN (NAND2_X1)                        0.05       0.09 f
  U94/ZN (NOR4_X1)                         0.09       0.18 r
  busA_sel[1] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U97/ZN (INV_X1)                          0.05       0.05 r
  U96/ZN (NAND2_X1)                        0.05       0.09 f
  U77/ZN (NOR4_X1)                         0.09       0.18 r
  busB_sel[1] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U45/ZN (NAND2_X1)                        0.04       0.14 r
  U129/Z (BUF_X4)                          0.04       0.18 r
  pc_enable (out)                          0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[1]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[1] (in)                         0.00       0.00 f
  U53/ZN (NOR2_X1)                         0.03       0.04 r
  U49/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.11       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[2]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[2] (in)                         0.00       0.00 r
  U67/ZN (AND3_X1)                         0.05       0.05 r
  U59/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.09       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.14 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  if_id_ctrl[1] (out)                      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U73/ZN (NOR2_X1)                         0.06       0.09 r
  U69/ZN (NAND4_X1)                        0.03       0.12 f
  U48/ZN (NOR4_X1)                         0.06       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[26]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[26] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  U46/ZN (NAND2_X1)                        0.04       0.18 r
  memWrData_sel[1] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U110/ZN (NAND4_X1)                       0.08       0.15 r
  U107/ZN (NOR3_X1)                        0.03       0.18 f
  busA_sel[0] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_valid (in)                            0.00       0.00 f
  U119/ZN (OAI21_X1)                       0.04       0.04 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  U86/ZN (NAND4_X1)                        0.08       0.15 r
  U85/ZN (NOR3_X1)                         0.03       0.18 f
  busB_sel[0] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U93/ZN (INV_X1)                          0.02       0.02 f
  U92/Z (XOR2_X1)                          0.06       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U85/ZN (NOR3_X1)                         0.04       0.18 r
  busB_sel[0] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[8]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[8] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  U46/ZN (NAND2_X1)                        0.04       0.18 r
  memWrData_sel[1] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[27]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[27] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  U46/ZN (NAND2_X1)                        0.04       0.18 r
  memWrData_sel[1] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  if_id_ctrl[1] (out)                      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U98/ZN (NAND2_X1)                        0.04       0.15 r
  U94/ZN (NOR4_X1)                         0.03       0.18 f
  busA_sel[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[3] (in)                            0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U85/ZN (NOR3_X1)                         0.04       0.18 r
  busB_sel[0] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U79/ZN (NAND2_X1)                        0.04       0.15 r
  U77/ZN (NOR4_X1)                         0.03       0.18 f
  busB_sel[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[9]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[9] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  U46/ZN (NAND2_X1)                        0.04       0.18 r
  memWrData_sel[1] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U98/ZN (NAND2_X1)                        0.04       0.14 r
  U94/ZN (NOR4_X1)                         0.03       0.18 f
  busA_sel[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U75/ZN (AOI21_X1)                        0.05       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.18 r
  if_id_ctrl[1] (out)                      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U73/ZN (NOR2_X1)                         0.06       0.08 r
  U69/ZN (NAND4_X1)                        0.03       0.12 f
  U48/ZN (NOR4_X1)                         0.06       0.18 r
  memWrData_sel[0] (out)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U45/ZN (NAND2_X1)                        0.04       0.14 r
  U129/Z (BUF_X4)                          0.04       0.18 r
  pc_enable (out)                          0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U93/ZN (INV_X1)                          0.04       0.05 r
  U92/Z (XOR2_X1)                          0.03       0.08 f
  U86/ZN (NAND4_X1)                        0.07       0.15 r
  U85/ZN (NOR3_X1)                         0.03       0.18 f
  busB_sel[0] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.08       0.08 r
  U86/ZN (NAND4_X1)                        0.05       0.13 f
  U85/ZN (NOR3_X1)                         0.04       0.17 r
  busB_sel[0] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.06       0.06 r
  U99/ZN (INV_X1)                          0.03       0.10 f
  U98/ZN (NAND2_X1)                        0.05       0.14 r
  U94/ZN (NOR4_X1)                         0.03       0.17 f
  busA_sel[1] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U100/ZN (NOR4_X1)                        0.06       0.06 r
  U99/ZN (INV_X1)                          0.03       0.10 f
  U79/ZN (NAND2_X1)                        0.05       0.14 r
  U77/ZN (NOR4_X1)                         0.03       0.17 f
  busB_sel[1] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[17]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[17] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.07       0.07 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U76/ZN (INV_X1)                          0.03       0.09 r
  U75/ZN (AOI21_X1)                        0.04       0.13 f
  U45/ZN (NAND2_X1)                        0.04       0.17 r
  if_id_ctrl[1] (out)                      0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[25]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[25] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  U46/ZN (NAND2_X1)                        0.04       0.17 r
  memWrData_sel[1] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U98/ZN (NAND2_X1)                        0.03       0.10 f
  U94/ZN (NOR4_X1)                         0.07       0.17 r
  busA_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U79/ZN (NAND2_X1)                        0.03       0.10 f
  U77/ZN (NOR4_X1)                         0.07       0.17 r
  busB_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U90/Z (XOR2_X1)                          0.02       0.02 f
  U87/ZN (NOR3_X1)                         0.05       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.13 f
  U85/ZN (NOR3_X1)                         0.04       0.17 r
  busB_sel[0] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U115/ZN (XNOR2_X1)                       0.02       0.02 f
  U111/ZN (NOR3_X1)                        0.05       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.13 f
  U107/ZN (NOR3_X1)                        0.04       0.17 r
  busA_sel[0] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U58/ZN (NOR2_X1)                         0.03       0.04 r
  U54/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.11       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U107/ZN (NOR3_X1)                        0.03       0.17 f
  busA_sel[0] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U85/ZN (NOR3_X1)                         0.03       0.17 f
  busB_sel[0] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[7]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[7] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  U46/ZN (NAND2_X1)                        0.04       0.17 r
  memWrData_sel[1] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[16]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[16] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.04       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.06       0.15 r
  U46/ZN (NAND2_X1)                        0.03       0.17 f
  memWrData_sel[1] (out)                   0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[0]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[0] (in)                         0.00       0.00 r
  U67/ZN (AND3_X1)                         0.04       0.05 r
  U59/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.09       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[12]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[12] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.07       0.07 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[14]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[14] (in)                        0.00       0.00 f
  U71/ZN (NOR2_X1)                         0.04       0.05 r
  U69/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.06       0.15 r
  U46/ZN (NAND2_X1)                        0.03       0.17 f
  memWrData_sel[1] (out)                   0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.02       0.02 f
  U73/ZN (NOR2_X1)                         0.06       0.08 r
  U69/ZN (NAND4_X1)                        0.03       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U98/ZN (NAND2_X1)                        0.03       0.10 f
  U94/ZN (NOR4_X1)                         0.07       0.17 r
  busA_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.03       0.03 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U79/ZN (NAND2_X1)                        0.03       0.10 f
  U77/ZN (NOR4_X1)                         0.07       0.17 r
  busB_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[11]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[11] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.04       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.06       0.14 r
  U46/ZN (NAND2_X1)                        0.03       0.17 f
  memWrData_sel[1] (out)                   0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[3] (in)                           0.00       0.00 f
  U95/Z (XOR2_X1)                          0.07       0.07 f
  U94/ZN (NOR4_X1)                         0.09       0.17 r
  busA_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[3] (in)                           0.00       0.00 f
  U78/Z (XOR2_X1)                          0.07       0.07 f
  U77/ZN (NOR4_X1)                         0.09       0.17 r
  busB_sel[1] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.07       0.07 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U85/ZN (NOR3_X1)                         0.04       0.17 r
  busB_sel[0] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U79/ZN (NAND2_X1)                        0.04       0.14 r
  U77/ZN (NOR4_X1)                         0.03       0.17 f
  busB_sel[1] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U107/ZN (NOR3_X1)                        0.04       0.17 r
  busA_sel[0] (out)                        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U98/ZN (NAND2_X1)                        0.04       0.14 r
  U94/ZN (NOR4_X1)                         0.03       0.17 f
  busA_sel[1] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[2]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[2] (in)                         0.00       0.00 f
  U67/ZN (AND3_X1)                         0.06       0.06 f
  U59/ZN (NAND4_X1)                        0.06       0.12 r
  U48/ZN (NOR4_X1)                         0.04       0.17 f
  memWrData_sel[0] (out)                   0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.09       0.14 r
  U107/ZN (NOR3_X1)                        0.03       0.17 f
  busA_sel[0] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[17]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[17] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.13 f
  U46/ZN (NAND2_X1)                        0.04       0.17 r
  memWrData_sel[1] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 f
  U86/ZN (NAND4_X1)                        0.09       0.14 r
  U85/ZN (NOR3_X1)                         0.03       0.17 f
  busB_sel[0] (out)                        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[18]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[18] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.13 f
  U46/ZN (NAND2_X1)                        0.04       0.17 r
  memWrData_sel[1] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_instr[18]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[18] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.06       0.06 r
  U69/ZN (NAND4_X1)                        0.04       0.11 f
  U48/ZN (NOR4_X1)                         0.06       0.17 r
  memWrData_sel[0] (out)                   0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.02       0.02 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U98/ZN (NAND2_X1)                        0.03       0.09 f
  U94/ZN (NOR4_X1)                         0.07       0.16 r
  busA_sel[1] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U100/ZN (NOR4_X1)                        0.02       0.02 f
  U99/ZN (INV_X1)                          0.04       0.07 r
  U79/ZN (NAND2_X1)                        0.03       0.09 f
  U77/ZN (NOR4_X1)                         0.07       0.16 r
  busB_sel[1] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U86/ZN (NAND4_X1)                        0.05       0.12 f
  U85/ZN (NOR3_X1)                         0.04       0.16 r
  busB_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_valid (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_valid (in)                            0.00       0.00 r
  U119/ZN (OAI21_X1)                       0.03       0.03 f
  U118/ZN (INV_X1)                         0.04       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.12 f
  U107/ZN (NOR3_X1)                        0.04       0.16 r
  busA_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[23]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[23] (in)                        0.00       0.00 r
  U51/ZN (NOR2_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.06       0.06 r
  U86/ZN (NAND4_X1)                        0.06       0.12 f
  U85/ZN (NOR3_X1)                         0.04       0.16 r
  busB_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[13]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[13] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.06       0.06 r
  U69/ZN (NAND4_X1)                        0.04       0.10 f
  U48/ZN (NOR4_X1)                         0.06       0.16 r
  memWrData_sel[0] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.06       0.12 f
  U107/ZN (NOR3_X1)                        0.04       0.16 r
  busA_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[5]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[5] (in)                         0.00       0.00 r
  U56/ZN (NOR2_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[21]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[21] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U107/ZN (NOR3_X1)                        0.04       0.16 f
  busA_sel[0] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U109/ZN (INV_X1)                         0.01       0.01 f
  U108/ZN (NOR3_X1)                        0.11       0.12 r
  U85/ZN (NOR3_X1)                         0.04       0.16 f
  busB_sel[0] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U74/ZN (NOR2_X1)                         0.06       0.16 r
  id_ex_ctrl[1] (out)                      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[16]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[16] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[15]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[15] (in)                        0.00       0.00 f
  U71/ZN (NOR2_X1)                         0.03       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.06       0.14 r
  U46/ZN (NAND2_X1)                        0.03       0.16 f
  memWrData_sel[1] (out)                   0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[22]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[22] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[24]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[24] (in)                        0.00       0.00 r
  U51/ZN (NOR2_X1)                         0.01       0.01 f
  U49/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[3]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[3] (in)                         0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[6]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[6] (in)                         0.00       0.00 r
  U56/ZN (NOR2_X1)                         0.01       0.01 f
  U54/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.07       0.07 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U107/ZN (NOR3_X1)                        0.04       0.16 r
  busA_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.06       0.06 f
  U86/ZN (NAND4_X1)                        0.07       0.13 r
  U85/ZN (NOR3_X1)                         0.03       0.16 f
  busB_sel[0] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U103/ZN (XNOR2_X1)                       0.06       0.06 f
  U102/ZN (NAND4_X1)                       0.07       0.13 r
  U94/ZN (NOR4_X1)                         0.03       0.16 f
  busA_sel[1] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U81/ZN (XNOR2_X1)                        0.06       0.06 f
  U80/ZN (NAND4_X1)                        0.07       0.13 r
  U77/ZN (NOR4_X1)                         0.03       0.16 f
  busB_sel[1] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U95/Z (XOR2_X1)                          0.06       0.06 f
  U94/ZN (NOR4_X1)                         0.09       0.16 r
  busA_sel[1] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[3] (in)                           0.00       0.00 f
  U78/Z (XOR2_X1)                          0.06       0.06 f
  U77/ZN (NOR4_X1)                         0.09       0.16 r
  busB_sel[1] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: id_ex_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U74/ZN (NOR2_X1)                         0.06       0.16 r
  id_ex_ctrl[1] (out)                      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[20]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[20] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.05       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.11 f
  U85/ZN (NOR3_X1)                         0.04       0.16 r
  busB_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[0] (in)                            0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.11 f
  U107/ZN (NOR3_X1)                        0.04       0.16 r
  busA_sel[0] (out)                        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  U46/ZN (NAND2_X1)                        0.04       0.16 r
  memWrData_sel[1] (out)                   0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.06       0.06 r
  U110/ZN (NAND4_X1)                       0.05       0.11 f
  U107/ZN (NOR3_X1)                        0.04       0.15 r
  busA_sel[0] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U103/ZN (XNOR2_X1)                       0.05       0.05 f
  U102/ZN (NAND4_X1)                       0.07       0.12 r
  U94/ZN (NOR4_X1)                         0.03       0.15 f
  busA_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U81/ZN (XNOR2_X1)                        0.05       0.05 f
  U80/ZN (NAND4_X1)                        0.07       0.12 r
  U77/ZN (NOR4_X1)                         0.03       0.15 f
  busB_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.06       0.06 f
  U110/ZN (NAND4_X1)                       0.07       0.13 r
  U107/ZN (NOR3_X1)                        0.03       0.15 f
  busA_sel[0] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[10]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[10] (in)                        0.00       0.00 f
  U73/ZN (NOR2_X1)                         0.03       0.04 r
  U69/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.06       0.13 r
  U46/ZN (NAND2_X1)                        0.03       0.15 f
  memWrData_sel[1] (out)                   0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[14]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[14] (in)                        0.00       0.00 r
  U71/ZN (NOR2_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.15 r
  memWrData_sel[1] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U103/ZN (XNOR2_X1)                       0.06       0.07 r
  U102/ZN (NAND4_X1)                       0.04       0.11 f
  U94/ZN (NOR4_X1)                         0.04       0.15 r
  busA_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U81/ZN (XNOR2_X1)                        0.06       0.07 r
  U80/ZN (NAND4_X1)                        0.04       0.11 f
  U77/ZN (NOR4_X1)                         0.04       0.15 r
  busB_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U104/ZN (XNOR2_X1)                       0.07       0.07 r
  U102/ZN (NAND4_X1)                       0.04       0.11 f
  U94/ZN (NOR4_X1)                         0.04       0.15 r
  busA_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U82/ZN (XNOR2_X1)                        0.07       0.07 r
  U80/ZN (NAND4_X1)                        0.04       0.11 f
  U77/ZN (NOR4_X1)                         0.04       0.15 r
  busB_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[0]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[0] (in)                         0.00       0.00 f
  U67/ZN (AND3_X1)                         0.04       0.05 f
  U59/ZN (NAND4_X1)                        0.06       0.11 r
  U48/ZN (NOR4_X1)                         0.04       0.15 f
  memWrData_sel[0] (out)                   0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U104/ZN (XNOR2_X1)                       0.06       0.06 f
  U102/ZN (NAND4_X1)                       0.06       0.12 r
  U94/ZN (NOR4_X1)                         0.03       0.15 f
  busA_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U82/ZN (XNOR2_X1)                        0.06       0.06 f
  U80/ZN (NAND4_X1)                        0.06       0.12 r
  U77/ZN (NOR4_X1)                         0.03       0.15 f
  busB_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[12]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[12] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.15 r
  memWrData_sel[1] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[13]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[13] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.15 r
  memWrData_sel[1] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[15]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[15] (in)                        0.00       0.00 r
  U71/ZN (NOR2_X1)                         0.01       0.01 f
  U69/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.15 r
  memWrData_sel[1] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U105/ZN (XNOR2_X1)                       0.07       0.07 r
  U102/ZN (NAND4_X1)                       0.04       0.11 f
  U94/ZN (NOR4_X1)                         0.04       0.15 r
  busA_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U83/ZN (XNOR2_X1)                        0.07       0.07 r
  U80/ZN (NAND4_X1)                        0.04       0.11 f
  U77/ZN (NOR4_X1)                         0.04       0.15 r
  busB_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 f
  U110/ZN (NAND4_X1)                       0.07       0.12 r
  U107/ZN (NOR3_X1)                        0.03       0.15 f
  busA_sel[0] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_rd[1] (in)                            0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.05       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.10 f
  U107/ZN (NOR3_X1)                        0.04       0.15 r
  busA_sel[0] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U91/ZN (XNOR2_X1)                        0.04       0.05 r
  U86/ZN (NAND4_X1)                        0.06       0.10 f
  U85/ZN (NOR3_X1)                         0.04       0.15 r
  busB_sel[0] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U103/ZN (XNOR2_X1)                       0.06       0.06 r
  U102/ZN (NAND4_X1)                       0.04       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.15 r
  busA_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U81/ZN (XNOR2_X1)                        0.06       0.06 r
  U80/ZN (NAND4_X1)                        0.04       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.15 r
  busB_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U104/ZN (XNOR2_X1)                       0.06       0.06 r
  U102/ZN (NAND4_X1)                       0.04       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.15 r
  busA_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U82/ZN (XNOR2_X1)                        0.06       0.06 r
  U80/ZN (NAND4_X1)                        0.04       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.15 r
  busB_sel[1] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U117/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.06       0.10 f
  U107/ZN (NOR3_X1)                        0.04       0.15 r
  busA_sel[0] (out)                        0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[16]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[16] (in)                        0.00       0.00 f
  U70/ZN (NOR3_X1)                         0.04       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.06       0.15 r
  memWrData_sel[0] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U104/ZN (XNOR2_X1)                       0.05       0.05 f
  U102/ZN (NAND4_X1)                       0.06       0.12 r
  U94/ZN (NOR4_X1)                         0.03       0.15 f
  busA_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U82/ZN (XNOR2_X1)                        0.05       0.05 f
  U80/ZN (NAND4_X1)                        0.06       0.12 r
  U77/ZN (NOR4_X1)                         0.03       0.15 f
  busB_sel[1] (out)                        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[14]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[14] (in)                        0.00       0.00 f
  U71/ZN (NOR2_X1)                         0.04       0.05 r
  U69/ZN (NAND4_X1)                        0.04       0.09 f
  U48/ZN (NOR4_X1)                         0.06       0.15 r
  memWrData_sel[0] (out)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[11]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[11] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[19]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[19] (in)                        0.00       0.00 r
  U53/ZN (NOR2_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_instr[11]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[11] (in)                        0.00       0.00 f
  U72/ZN (NOR3_X1)                         0.04       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.06       0.14 r
  memWrData_sel[0] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U105/ZN (XNOR2_X1)                       0.06       0.06 r
  U102/ZN (NAND4_X1)                       0.04       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U83/ZN (XNOR2_X1)                        0.06       0.06 r
  U80/ZN (NAND4_X1)                        0.04       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U45/ZN (NAND2_X1)                        0.04       0.14 r
  if_id_ctrl[1] (out)                      0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[28]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[28] (in)                        0.00       0.00 r
  U58/ZN (NOR2_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.11 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U106/ZN (XNOR2_X1)                       0.07       0.07 r
  U102/ZN (NAND4_X1)                       0.03       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U84/ZN (XNOR2_X1)                        0.07       0.07 r
  U80/ZN (NAND4_X1)                        0.03       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U105/ZN (XNOR2_X1)                       0.06       0.06 f
  U102/ZN (NAND4_X1)                       0.05       0.11 r
  U94/ZN (NOR4_X1)                         0.03       0.14 f
  busA_sel[1] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U83/ZN (XNOR2_X1)                        0.06       0.06 f
  U80/ZN (NAND4_X1)                        0.05       0.11 r
  U77/ZN (NOR4_X1)                         0.03       0.14 f
  busB_sel[1] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[1]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[1] (in)                         0.00       0.00 r
  U53/ZN (NOR2_X1)                         0.01       0.01 f
  U49/ZN (NAND4_X1)                        0.04       0.05 r
  U48/ZN (NOR4_X1)                         0.05       0.10 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[4]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[4] (in)                         0.00       0.00 r
  U59/ZN (NAND4_X1)                        0.03       0.03 f
  U48/ZN (NOR4_X1)                         0.09       0.12 r
  U46/ZN (NAND2_X1)                        0.03       0.14 f
  memWrData_sel[1] (out)                   0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U107/ZN (NOR3_X1)                        0.04       0.14 f
  busA_sel[0] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[30] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.10       0.10 r
  U85/ZN (NOR3_X1)                         0.04       0.14 f
  busB_sel[0] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[26]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[26] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  memWrData_sel[0] (out)                   0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U58/ZN (NOR2_X1)                         0.01       0.01 f
  U54/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.10 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U103/ZN (XNOR2_X1)                       0.05       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[0] (in)                           0.00       0.00 f
  U81/ZN (XNOR2_X1)                        0.05       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U104/ZN (XNOR2_X1)                       0.05       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[1] (in)                           0.00       0.00 f
  U82/ZN (XNOR2_X1)                        0.05       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[8]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[8] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  memWrData_sel[0] (out)                   0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[27]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[27] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  memWrData_sel[0] (out)                   0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: if_id_ctrl[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U76/ZN (INV_X1)                          0.03       0.06 r
  U75/ZN (AOI21_X1)                        0.04       0.10 f
  U45/ZN (NAND2_X1)                        0.04       0.14 r
  if_id_ctrl[1] (out)                      0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[9]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[9] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.14 f
  memWrData_sel[0] (out)                   0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U92/Z (XOR2_X1)                          0.04       0.04 r
  U86/ZN (NAND4_X1)                        0.05       0.09 f
  U85/ZN (NOR3_X1)                         0.04       0.14 r
  busB_sel[0] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U122/ZN (XNOR2_X1)                       0.04       0.05 r
  U110/ZN (NAND4_X1)                       0.05       0.09 f
  U107/ZN (NOR3_X1)                        0.04       0.14 r
  busA_sel[0] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[4] (in)                           0.00       0.00 r
  U106/ZN (XNOR2_X1)                       0.06       0.06 r
  U102/ZN (NAND4_X1)                       0.03       0.10 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[4] (in)                           0.00       0.00 r
  U84/ZN (XNOR2_X1)                        0.06       0.06 r
  U80/ZN (NAND4_X1)                        0.03       0.10 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U105/ZN (XNOR2_X1)                       0.05       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.09 f
  U94/ZN (NOR4_X1)                         0.04       0.14 r
  busA_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[2] (in)                           0.00       0.00 f
  U83/ZN (XNOR2_X1)                        0.05       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.09 f
  U77/ZN (NOR4_X1)                         0.04       0.14 r
  busB_sel[1] (out)                        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U107/ZN (NOR3_X1)                        0.03       0.14 f
  busA_sel[0] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U105/ZN (XNOR2_X1)                       0.05       0.05 f
  U102/ZN (NAND4_X1)                       0.05       0.11 r
  U94/ZN (NOR4_X1)                         0.03       0.14 f
  busA_sel[1] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U83/ZN (XNOR2_X1)                        0.05       0.05 f
  U80/ZN (NAND4_X1)                        0.05       0.11 r
  U77/ZN (NOR4_X1)                         0.03       0.14 f
  busB_sel[1] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[10]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[10] (in)                        0.00       0.00 r
  U73/ZN (NOR2_X1)                         0.01       0.01 f
  U69/ZN (NAND4_X1)                        0.05       0.06 r
  U48/ZN (NOR4_X1)                         0.04       0.10 f
  U46/ZN (NAND2_X1)                        0.04       0.14 r
  memWrData_sel[1] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[0] (in)                            0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U85/ZN (NOR3_X1)                         0.03       0.14 f
  busB_sel[0] (out)                        0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[15]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[15] (in)                        0.00       0.00 f
  U71/ZN (NOR2_X1)                         0.03       0.04 r
  U69/ZN (NAND4_X1)                        0.04       0.08 f
  U48/ZN (NOR4_X1)                         0.06       0.14 r
  memWrData_sel[0] (out)                   0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[25]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[25] (in)                        0.00       0.00 r
  U50/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  memWrData_sel[0] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_instr[7]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[7] (in)                         0.00       0.00 r
  U55/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  memWrData_sel[0] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_memWr (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_memWr (in)                            0.00       0.00 r
  U59/ZN (NAND4_X1)                        0.02       0.02 f
  U48/ZN (NOR4_X1)                         0.09       0.11 r
  U46/ZN (NAND2_X1)                        0.03       0.13 f
  memWrData_sel[1] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U117/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.09       0.11 r
  U107/ZN (NOR3_X1)                        0.03       0.13 f
  busA_sel[0] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U91/ZN (XNOR2_X1)                        0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.09       0.11 r
  U85/ZN (NOR3_X1)                         0.03       0.13 f
  busB_sel[0] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U106/ZN (XNOR2_X1)                       0.06       0.06 f
  U102/ZN (NAND4_X1)                       0.04       0.10 r
  U94/ZN (NOR4_X1)                         0.03       0.13 f
  busA_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U84/ZN (XNOR2_X1)                        0.06       0.06 f
  U80/ZN (NAND4_X1)                        0.04       0.10 r
  U77/ZN (NOR4_X1)                         0.03       0.13 f
  busB_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U97/ZN (INV_X1)                          0.02       0.02 f
  U96/ZN (NAND2_X1)                        0.07       0.09 r
  U94/ZN (NOR4_X1)                         0.04       0.13 f
  busA_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U97/ZN (INV_X1)                          0.02       0.02 f
  U96/ZN (NAND2_X1)                        0.07       0.09 r
  U77/ZN (NOR4_X1)                         0.04       0.13 f
  busB_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U106/ZN (XNOR2_X1)                       0.05       0.05 r
  U102/ZN (NAND4_X1)                       0.03       0.09 f
  U94/ZN (NOR4_X1)                         0.04       0.13 r
  busA_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  mem_rd[4] (in)                           0.00       0.00 f
  U84/ZN (XNOR2_X1)                        0.05       0.05 r
  U80/ZN (NAND4_X1)                        0.03       0.09 f
  U77/ZN (NOR4_X1)                         0.04       0.13 r
  busB_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[0] (in)                           0.00       0.00 f
  U103/ZN (XNOR2_X1)                       0.04       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.09 f
  U94/ZN (NOR4_X1)                         0.04       0.13 r
  busA_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[0] (in)                           0.00       0.00 f
  U81/ZN (XNOR2_X1)                        0.04       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.09 f
  U77/ZN (NOR4_X1)                         0.04       0.13 r
  busB_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U107/ZN (NOR3_X1)                        0.07       0.13 r
  busA_sel[0] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[31] (in)                        0.00       0.00 f
  U109/ZN (INV_X1)                         0.02       0.02 r
  U108/ZN (NOR3_X1)                        0.04       0.06 f
  U85/ZN (NOR3_X1)                         0.07       0.13 r
  busB_sel[0] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[1] (in)                           0.00       0.00 f
  U104/ZN (XNOR2_X1)                       0.04       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.09 f
  U94/ZN (NOR4_X1)                         0.04       0.13 r
  busA_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[1] (in)                           0.00       0.00 f
  U82/ZN (XNOR2_X1)                        0.04       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.09 f
  U77/ZN (NOR4_X1)                         0.04       0.13 r
  busB_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[17]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[17] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.13 f
  memWrData_sel[0] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[4]
              (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[4] (in)                         0.00       0.00 f
  U59/ZN (NAND4_X1)                        0.05       0.05 r
  U48/ZN (NOR4_X1)                         0.04       0.09 f
  U46/ZN (NAND2_X1)                        0.04       0.13 r
  memWrData_sel[1] (out)                   0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[18]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[18] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.13 f
  memWrData_sel[0] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[2] (in)                           0.00       0.00 f
  U105/ZN (XNOR2_X1)                       0.04       0.05 r
  U102/ZN (NAND4_X1)                       0.04       0.08 f
  U94/ZN (NOR4_X1)                         0.04       0.13 r
  busA_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[2] (in)                           0.00       0.00 f
  U83/ZN (XNOR2_X1)                        0.04       0.05 r
  U80/ZN (NAND4_X1)                        0.04       0.08 f
  U77/ZN (NOR4_X1)                         0.04       0.13 r
  busB_sel[1] (out)                        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U106/ZN (XNOR2_X1)                       0.05       0.05 f
  U102/ZN (NAND4_X1)                       0.04       0.10 r
  U94/ZN (NOR4_X1)                         0.03       0.13 f
  busA_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U84/ZN (XNOR2_X1)                        0.05       0.05 f
  U80/ZN (NAND4_X1)                        0.04       0.10 r
  U77/ZN (NOR4_X1)                         0.03       0.13 f
  busB_sel[1] (out)                        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[10]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[10] (in)                        0.00       0.00 f
  U73/ZN (NOR2_X1)                         0.03       0.04 r
  U69/ZN (NAND4_X1)                        0.03       0.07 f
  U48/ZN (NOR4_X1)                         0.06       0.13 r
  memWrData_sel[0] (out)                   0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[23]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[23] (in)                        0.00       0.00 r
  U51/ZN (NOR2_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.13 f
  memWrData_sel[0] (out)                   0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  takeLeap (in)                            0.00       0.00 f
  U97/ZN (INV_X1)                          0.05       0.05 r
  U45/ZN (NAND2_X1)                        0.03       0.08 f
  U129/Z (BUF_X4)                          0.05       0.12 f
  pc_enable (out)                          0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[5]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[5] (in)                         0.00       0.00 r
  U56/ZN (NOR2_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[21]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[21] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_instr[16]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[16] (in)                        0.00       0.00 r
  U70/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.07       0.09 r
  U48/ZN (NOR4_X1)                         0.04       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[31]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[31] (in)                        0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[22]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[22] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U95/Z (XOR2_X1)                          0.08       0.08 r
  U94/ZN (NOR4_X1)                         0.04       0.12 f
  busA_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U78/Z (XOR2_X1)                          0.08       0.08 r
  U77/ZN (NOR4_X1)                         0.04       0.12 f
  busB_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[24]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[24] (in)                        0.00       0.00 r
  U51/ZN (NOR2_X1)                         0.01       0.01 f
  U49/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U103/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.07       0.09 r
  U94/ZN (NOR4_X1)                         0.03       0.12 f
  busA_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[0] (in)                           0.00       0.00 r
  U81/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.07       0.09 r
  U77/ZN (NOR4_X1)                         0.03       0.12 f
  busB_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[3]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[3] (in)                         0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U107/ZN (NOR3_X1)                        0.04       0.12 f
  busA_sel[0] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_instr[29] (in)                        0.00       0.00 f
  U108/ZN (NOR3_X1)                        0.08       0.08 r
  U85/ZN (NOR3_X1)                         0.04       0.12 f
  busB_sel[0] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[6]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[6] (in)                         0.00       0.00 r
  U56/ZN (NOR2_X1)                         0.01       0.01 f
  U54/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs1[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs1[4] (in)                           0.00       0.00 f
  U106/ZN (XNOR2_X1)                       0.04       0.05 r
  U102/ZN (NAND4_X1)                       0.03       0.08 f
  U94/ZN (NOR4_X1)                         0.04       0.12 r
  busA_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs2[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  id_rs2[4] (in)                           0.00       0.00 f
  U84/ZN (XNOR2_X1)                        0.04       0.05 r
  U80/ZN (NAND4_X1)                        0.03       0.08 f
  U77/ZN (NOR4_X1)                         0.04       0.12 r
  busB_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs1[0] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[0] (in)                           0.00       0.00 r
  U103/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.07       0.09 r
  U94/ZN (NOR4_X1)                         0.03       0.12 f
  busA_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs2[0] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[0] (in)                           0.00       0.00 r
  U81/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.07       0.09 r
  U77/ZN (NOR4_X1)                         0.03       0.12 f
  busB_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[20]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[20] (in)                        0.00       0.00 r
  U52/ZN (NOR3_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U95/Z (XOR2_X1)                          0.08       0.08 r
  U94/ZN (NOR4_X1)                         0.04       0.12 f
  busA_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U78/Z (XOR2_X1)                          0.08       0.08 r
  U77/ZN (NOR4_X1)                         0.04       0.12 f
  busB_sel[1] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs1[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[3] (in)                           0.00       0.00 r
  U95/Z (XOR2_X1)                          0.02       0.02 f
  U94/ZN (NOR4_X1)                         0.09       0.12 r
  busA_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs2[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[3] (in)                           0.00       0.00 r
  U78/Z (XOR2_X1)                          0.02       0.02 f
  U77/ZN (NOR4_X1)                         0.09       0.12 r
  busB_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_valid (in)                           0.00       0.00 r
  U96/ZN (NAND2_X1)                        0.03       0.03 f
  U94/ZN (NOR4_X1)                         0.09       0.12 r
  busA_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_valid (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_valid (in)                           0.00       0.00 r
  U96/ZN (NAND2_X1)                        0.03       0.03 f
  U77/ZN (NOR4_X1)                         0.09       0.12 r
  busB_sel[1] (out)                        0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_memWr (input port clocked by clk)
  Endpoint: memWrData_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ex_memWr (in)                            0.00       0.00 f
  U59/ZN (NAND4_X1)                        0.04       0.04 r
  U48/ZN (NOR4_X1)                         0.04       0.08 f
  U46/ZN (NAND2_X1)                        0.04       0.12 r
  memWrData_sel[1] (out)                   0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U57/ZN (NOR3_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.05       0.12 f
  memWrData_sel[0] (out)                   0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_rd[1] (in)                            0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U107/ZN (NOR3_X1)                        0.03       0.12 f
  busA_sel[0] (out)                        0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_instr[4]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[4] (in)                         0.00       0.00 r
  U59/ZN (NAND4_X1)                        0.03       0.03 f
  U48/ZN (NOR4_X1)                         0.09       0.12 r
  memWrData_sel[0] (out)                   0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U104/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.06       0.09 r
  U94/ZN (NOR4_X1)                         0.03       0.11 f
  busA_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[1] (in)                           0.00       0.00 r
  U82/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.06       0.09 r
  U77/ZN (NOR4_X1)                         0.03       0.11 f
  busB_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U92/Z (XOR2_X1)                          0.02       0.02 f
  U86/ZN (NAND4_X1)                        0.07       0.09 r
  U85/ZN (NOR3_X1)                         0.03       0.11 f
  busB_sel[0] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U95/Z (XOR2_X1)                          0.02       0.02 f
  U94/ZN (NOR4_X1)                         0.09       0.11 r
  busA_sel[1] (out)                        0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mem_rd[3] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[3] (in)                           0.00       0.00 r
  U78/Z (XOR2_X1)                          0.02       0.02 f
  U77/ZN (NOR4_X1)                         0.09       0.11 r
  busB_sel[1] (out)                        0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U122/ZN (XNOR2_X1)                       0.02       0.02 f
  U110/ZN (NAND4_X1)                       0.07       0.09 r
  U107/ZN (NOR3_X1)                        0.03       0.11 f
  busA_sel[0] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[14]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[14] (in)                        0.00       0.00 r
  U71/ZN (NOR2_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.06       0.08 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[12]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[12] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.08 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: id_rs1[1] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[1] (in)                           0.00       0.00 r
  U104/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.06       0.08 r
  U94/ZN (NOR4_X1)                         0.03       0.11 f
  busA_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: id_rs2[1] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[1] (in)                           0.00       0.00 r
  U82/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.06       0.08 r
  U77/ZN (NOR4_X1)                         0.03       0.11 f
  busB_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[13]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[13] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[15]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[15] (in)                        0.00       0.00 r
  U71/ZN (NOR2_X1)                         0.01       0.01 f
  U69/ZN (NAND4_X1)                        0.06       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_memWr (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_memWr (in)                            0.00       0.00 r
  U59/ZN (NAND4_X1)                        0.02       0.02 f
  U48/ZN (NOR4_X1)                         0.09       0.11 r
  memWrData_sel[0] (out)                   0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[11]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[11] (in)                        0.00       0.00 r
  U72/ZN (NOR3_X1)                         0.02       0.02 f
  U69/ZN (NAND4_X1)                        0.05       0.07 r
  U48/ZN (NOR4_X1)                         0.04       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[19]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[19] (in)                        0.00       0.00 r
  U53/ZN (NOR2_X1)                         0.02       0.02 f
  U49/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U105/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.05       0.08 r
  U94/ZN (NOR4_X1)                         0.03       0.11 f
  busA_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: mem_rd[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[2] (in)                           0.00       0.00 r
  U83/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.05       0.08 r
  U77/ZN (NOR4_X1)                         0.03       0.11 f
  busB_sel[1] (out)                        0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[28]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[28] (in)                        0.00       0.00 r
  U58/ZN (NOR2_X1)                         0.02       0.02 f
  U54/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.11 f
  memWrData_sel[0] (out)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: takeLeap (input port clocked by clk)
  Endpoint: pc_enable (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  takeLeap (in)                            0.00       0.00 r
  U97/ZN (INV_X1)                          0.02       0.02 f
  U45/ZN (NAND2_X1)                        0.04       0.07 r
  U129/Z (BUF_X4)                          0.04       0.10 r
  pc_enable (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ex_instr[1]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[1] (in)                         0.00       0.00 r
  U53/ZN (NOR2_X1)                         0.01       0.01 f
  U49/ZN (NAND4_X1)                        0.04       0.05 r
  U48/ZN (NOR4_X1)                         0.05       0.10 f
  memWrData_sel[0] (out)                   0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: id_rs1[2] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs1[2] (in)                           0.00       0.00 r
  U105/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.05       0.07 r
  U94/ZN (NOR4_X1)                         0.03       0.10 f
  busA_sel[1] (out)                        0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: id_rs2[2] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  id_rs2[2] (in)                           0.00       0.00 r
  U83/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.05       0.07 r
  U77/ZN (NOR4_X1)                         0.03       0.10 f
  busB_sel[1] (out)                        0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U58/ZN (NOR2_X1)                         0.01       0.01 f
  U54/ZN (NAND4_X1)                        0.04       0.06 r
  U48/ZN (NOR4_X1)                         0.05       0.10 f
  memWrData_sel[0] (out)                   0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U107/ZN (NOR3_X1)                        0.07       0.10 r
  busA_sel[0] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[30]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[30] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U85/ZN (NOR3_X1)                         0.07       0.10 r
  busB_sel[0] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[10]
              (input port clocked by clk)
  Endpoint: memWrData_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[10] (in)                        0.00       0.00 r
  U73/ZN (NOR2_X1)                         0.01       0.01 f
  U69/ZN (NAND4_X1)                        0.05       0.06 r
  U48/ZN (NOR4_X1)                         0.04       0.10 f
  memWrData_sel[0] (out)                   0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busA_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U106/ZN (XNOR2_X1)                       0.02       0.02 f
  U102/ZN (NAND4_X1)                       0.04       0.07 r
  U94/ZN (NOR4_X1)                         0.03       0.10 f
  busA_sel[1] (out)                        0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: mem_rd[4] (input port clocked by clk)
  Endpoint: busB_sel[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  mem_rd[4] (in)                           0.00       0.00 r
  U84/ZN (XNOR2_X1)                        0.02       0.02 f
  U80/ZN (NAND4_X1)                        0.04       0.07 r
  U77/ZN (NOR4_X1)                         0.03       0.10 f
  busB_sel[1] (out)                        0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: busA_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U107/ZN (NOR3_X1)                        0.07       0.10 r
  busA_sel[0] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_instr[29]
              (input port clocked by clk)
  Endpoint: busB_sel[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hazard_detect      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ex_instr[29] (in)                        0.00       0.00 r
  U108/ZN (NOR3_X1)                        0.03       0.03 f
  U85/ZN (NOR3_X1)                         0.07       0.10 r
  busB_sel[0] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


1
