{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 21:34:51 2013 " "Info: Processing started: Wed Nov 13 21:34:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NS3_HWrev2_8 -c NS3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NS3_HWrev2_8 -c NS3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NS3 EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"NS3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 94 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_CLK1 " "Info: Pin ADC_CLK1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_CLK1 } } } { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1872 -616 -568 -1840 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/" 0 { } { { 0 { 0 ""} 0 2606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "IN_CLK Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"IN_CLK\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_CLK " "Info: Destination \"SRAM_CLK\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1400 696 872 -1384 "SRAM_CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst17 " "Info: Destination \"inst17\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1800 -688 -624 -1752 "inst17" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst16 " "Info: Destination \"inst16\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1880 -688 -624 -1832 "inst16" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WR Global clock " "Info: Automatically promoted signal \"WR\" to use Global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1088 -904 -736 -1072 "WR" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "WR " "Info: Pin \"WR\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WR } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } } { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1088 -904 -736 -1072 "WR" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/" 0 { } { { 0 { 0 ""} 0 2570 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RS Global clock " "Info: Automatically promoted some destinations of signal \"RS\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[0\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[0\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 105 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[1\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[1\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 105 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[3\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[3\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 105 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[4\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[4\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 105 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Decoder0~4 " "Info: Destination \"Registers:inst\|Decoder0~4\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 113 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[2\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[2\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 105 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux0~7 " "Info: Destination \"Registers:inst\|Mux0~7\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 138 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux1~7 " "Info: Destination \"Registers:inst\|Mux1~7\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 138 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux2~7 " "Info: Destination \"Registers:inst\|Mux2~7\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 138 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux3~7 " "Info: Destination \"Registers:inst\|Mux3~7\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 138 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1104 -904 -736 -1088 "RS" "" } { -1672 640 672 -1656 "RS" "" } { -1040 192 256 -1024 "RS" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RS " "Info: Pin \"RS\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RS } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS" } } } } { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1104 -904 -736 -1088 "RS" "" } { -1672 640 672 -1656 "RS" "" } { -1040 192 256 -1024 "RS" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/" 0 { } { { 0 { 0 ""} 0 2569 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Registers:inst\|Start_Write_s Global clock " "Info: Automatically promoted some destinations of signal \"Registers:inst\|Start_Write_s\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[7\] " "Info: Destination \"SRAM_DATA\[7\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[6\] " "Info: Destination \"SRAM_DATA\[6\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[5\] " "Info: Destination \"SRAM_DATA\[5\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[4\] " "Info: Destination \"SRAM_DATA\[4\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[3\] " "Info: Destination \"SRAM_DATA\[3\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[2\] " "Info: Destination \"SRAM_DATA\[2\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[1\] " "Info: Destination \"SRAM_DATA\[1\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[0\] " "Info: Destination \"SRAM_DATA\[0\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[15\] " "Info: Destination \"SRAM_DATA\[15\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_DATA\[14\] " "Info: Destination \"SRAM_DATA\[14\]\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/NS3.bdf" { { -1848 720 896 -1832 "SRAM_DATA\[7..0\]" "" } { -1592 720 896 -1576 "SRAM_DATA\[15..8\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "Registers.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/Registers.v" 39 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 50 6 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 50 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 43 17 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 43 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 147 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 147 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 4 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:04" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.532 ns register register " "Info: Estimated most critical path is register to register delay of 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Synchronization:inst4\|trigger:trigger_1\|first_event_reg_RTM14_RTM153_RTM1159_RTM0218 1 REG LAB_X3_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y5; Fanout = 1; REG Node = 'Synchronization:inst4\|trigger:trigger_1\|first_event_reg_RTM14_RTM153_RTM1159_RTM0218'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Synchronization:inst4|trigger:trigger_1|first_event_reg_RTM14_RTM153_RTM1159_RTM0218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.914 ns) 1.758 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg~0_RTM256 2 COMB LAB_X2_Y5 2 " "Info: 2: + IC(0.844 ns) + CELL(0.914 ns) = 1.758 ns; Loc. = LAB_X2_Y5; Fanout = 2; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg~0_RTM256'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { Synchronization:inst4|trigger:trigger_1|first_event_reg_RTM14_RTM153_RTM1159_RTM0218 Synchronization:inst4|trigger:trigger_1|last_event_reg~0_RTM256 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 2.941 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM16~_Duplicate 3 COMB LAB_X2_Y5 2 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 2.941 ns; Loc. = LAB_X2_Y5; Fanout = 2; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM16~_Duplicate'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg~0_RTM256 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM16~_Duplicate } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.740 ns) 6.434 ns Synchronization:inst4\|WIN_Counter:WIN_Counter_1\|WINcnt~37 4 COMB LAB_X9_Y7 18 " "Info: 4: + IC(2.753 ns) + CELL(0.740 ns) = 6.434 ns; Loc. = LAB_X9_Y7; Fanout = 18; COMB Node = 'Synchronization:inst4\|WIN_Counter:WIN_Counter_1\|WINcnt~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM16~_Duplicate Synchronization:inst4|WIN_Counter:WIN_Counter_1|WINcnt~37 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/WIN_Counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(1.243 ns) 9.532 ns Synchronization:inst4\|WIN_Counter:WIN_Counter_1\|WINcnt\[0\] 5 REG LAB_X7_Y7 4 " "Info: 5: + IC(1.855 ns) + CELL(1.243 ns) = 9.532 ns; Loc. = LAB_X7_Y7; Fanout = 4; REG Node = 'Synchronization:inst4\|WIN_Counter:WIN_Counter_1\|WINcnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Synchronization:inst4|WIN_Counter:WIN_Counter_1|WINcnt~37 Synchronization:inst4|WIN_Counter:WIN_Counter_1|WINcnt[0] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Radio/Projects/Altera/NS3_HWrev2_8____07_12_12/WIN_Counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 32.49 % ) " "Info: Total cell delay = 3.097 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.435 ns ( 67.51 % ) " "Info: Total interconnect delay = 6.435 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { Synchronization:inst4|trigger:trigger_1|first_event_reg_RTM14_RTM153_RTM1159_RTM0218 Synchronization:inst4|trigger:trigger_1|last_event_reg~0_RTM256 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM16~_Duplicate Synchronization:inst4|WIN_Counter:WIN_Counter_1|WINcnt~37 Synchronization:inst4|WIN_Counter:WIN_Counter_1|WINcnt[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Info: Average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 21:35:01 2013 " "Info: Processing ended: Wed Nov 13 21:35:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
