2:56:01 PM
"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 14:57:04 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game_TB.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module State_Machine_Project_Top
@E: CG389 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":43:53:43:64|Reference to undefined module Debounce_Filter
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 14:57:05 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 14:57:05 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 15:01:00 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module State_Machine_Project_Top
@E: CG389 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":43:53:43:64|Reference to undefined module Debounce_Filter
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:01:01 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:01:01 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 15:05:30 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
@I::"C:\Users\tapiw\Desktop\Debounce_Filter.v" (library work)
Verilog syntax check successful!
Selecting top level module State_Machine_Project_Top
@N: CG364 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":9:7:9:21|Synthesizing module Debounce_Filter in library work.

	DEBOUNCE_LIMIT=32'b00000000000000111101000010010000
   Generated name = Debounce_Filter_250000s

@A: CG412 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":22:8:22:29|Treating === and !== as == and != -- possible simulation mismatch
@E: CG389 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":202:51:202:60|Reference to undefined module Count_And_Toggle
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:05:30 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:05:31 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 15:07:47 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
@I::"C:\Users\tapiw\Desktop\Debounce_Filter.v" (library work)
@I::"C:\Users\tapiw\Desktop\LED_Toggle_Project.v" (library work)
Verilog syntax check successful!
Selecting top level module LED_Toggle_Project
@N: CG364 :"C:\Users\tapiw\Desktop\LED_Toggle_Project.v":1:7:1:24|Synthesizing module LED_Toggle_Project in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:07:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\tapiw\Desktop\LED_Toggle_Project.v":1:7:1:24|Selected library: work cell: LED_Toggle_Project view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\LED_Toggle_Project.v":1:7:1:24|Selected library: work cell: LED_Toggle_Project view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:07:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:07:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\tapiw\Desktop\LED_Toggle_Project.v":1:7:1:24|Selected library: work cell: LED_Toggle_Project view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\LED_Toggle_Project.v":1:7:1:24|Selected library: work cell: LED_Toggle_Project view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:07:49 2024

###########################################################]
Pre-mapping Report

# Sat Jun 15 15:07:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt 
Printing clock  summary report in "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Toggle_Project

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                        Requested     Requested     Clock        Clock                     Clock
Clock                        Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
LED_Toggle_Project|i_Clk     918.8 MHz     1.088         inferred     Autoconstr_clkgroup_0     2    
=====================================================================================================

@W: MT529 :"c:\users\tapiw\desktop\led_toggle_project.v":10:2:10:7|Found inferred clock LED_Toggle_Project|i_Clk which controls 2 sequential elements including r_LED_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:07:50 2024

###########################################################]
Map & Optimize Report

# Sat Jun 15 15:07:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\tapiw\desktop\led_toggle_project.v":10:2:10:7|User-specified initial value defined for instance r_LED_1 is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\led_toggle_project.v":10:2:10:7|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   1 /         2



@N: FX1016 :"c:\users\tapiw\desktop\led_toggle_project.v":2:9:2:13|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               2          r_Switch_1     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\synwork\memorygame_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_Toggle_Project|i_Clk with period 3.53ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 15 15:07:51 2024
#


Top view:               LED_Toggle_Project
Requested Frequency:    283.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.623

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
LED_Toggle_Project|i_Clk     283.4 MHz     240.9 MHz     3.528         4.151         -0.623     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
LED_Toggle_Project|i_Clk  LED_Toggle_Project|i_Clk  |  3.528       -0.623  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: LED_Toggle_Project|i_Clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                                       Arrival           
Instance       Reference                    Type       Pin     Net            Time        Slack 
               Clock                                                                            
------------------------------------------------------------------------------------------------
r_LED_1        LED_Toggle_Project|i_Clk     SB_DFF     Q       o_LED_1_c      0.540       -0.623
r_Switch_1     LED_Toggle_Project|i_Clk     SB_DFF     Q       r_Switch_1     0.540       -0.602
================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                    Required           
Instance     Reference                    Type       Pin     Net         Time         Slack 
             Clock                                                                          
--------------------------------------------------------------------------------------------
r_LED_1      LED_Toggle_Project|i_Clk     SB_DFF     D       r_LED_1     3.423        -0.623
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.623

    Number of logic level(s):                1
    Starting point:                          r_LED_1 / Q
    Ending point:                            r_LED_1 / D
    The start point is clocked by            LED_Toggle_Project|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Toggle_Project|i_Clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
r_LED_1            SB_DFF      Q        Out     0.540     0.540       -         
o_LED_1_c          Net         -        -       1.599     -           2         
r_LED_1_RNO        SB_LUT4     I1       In      -         2.139       -         
r_LED_1_RNO        SB_LUT4     O        Out     0.400     2.539       -         
r_LED_1            Net         -        -       1.507     -           1         
r_LED_1            SB_DFF      D        In      -         4.046       -         
================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.423

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.602

    Number of logic level(s):                1
    Starting point:                          r_Switch_1 / Q
    Ending point:                            r_LED_1 / D
    The start point is clocked by            LED_Toggle_Project|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Toggle_Project|i_Clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
r_Switch_1         SB_DFF      Q        Out     0.540     0.540       -         
r_Switch_1         Net         -        -       1.599     -           1         
r_LED_1_RNO        SB_LUT4     I2       In      -         2.139       -         
r_LED_1_RNO        SB_LUT4     O        Out     0.379     2.518       -         
r_LED_1            Net         -        -       1.507     -           1         
r_LED_1            SB_DFF      D        In      -         4.025       -         
================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_Toggle_Project 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_DFF          2 uses
SB_LUT4         1 use

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   LED_Toggle_Project|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:07:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation memorygame_Implmnt its sbt path: C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 15:21:42 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
@I::"C:\Users\tapiw\Desktop\Debounce_Filter.v" (library work)
@I::"C:\Users\tapiw\Desktop\Count_And_Toggle.v" (library work)
@I::"C:\Users\tapiw\Desktop\LFSR_22.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module State_Machine_Project_Top
@N: CG364 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":9:7:9:21|Synthesizing module Debounce_Filter in library work.

	DEBOUNCE_LIMIT=32'b00000000000000111101000010010000
   Generated name = Debounce_Filter_250000s

@A: CG412 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":22:8:22:29|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\Users\tapiw\Desktop\Count_And_Toggle.v":5:7:5:22|Synthesizing module Count_And_Toggle in library work.

	COUNT_LIMIT=32'b00000000010111110101111000010000
   Generated name = Count_And_Toggle_6250000s

@N: CG364 :"C:\Users\tapiw\Desktop\LFSR_22.v":2:7:2:13|Synthesizing module LFSR_22 in library work.

@N: CG364 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":11:7:11:24|Synthesizing module State_Machine_Game in library work.

	CLKS_PER_SEC=32'b00000001011111010111100001000000
	GAME_LIMIT=32'b00000000000000000000000000000111
	START=3'b000
	PATTERN_OFF=3'b001
	PATTERN_SHOW=3'b010
	WAIT_PLAYER=3'b011
	INCR_SCORE=3'b100
	LOSER=3'b101
	WINNER=3'b110
   Generated name = State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6

@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_8_[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_9_[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_10_[1:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\tapiw\Desktop\Binary_To_7Segment.v":13:7:13:24|Synthesizing module Binary_To_7Segment in library work.

@N: CG364 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Synthesizing module State_Machine_Project_Top in library work.

@N: CL201 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":42:2:42:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:21:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:21:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:21:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\synwork\memorygame_comp.srs changed - recompiling
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:21:44 2024

###########################################################]
Pre-mapping Report

# Sat Jun 15 15:21:44 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt 
Printing clock  summary report in "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist State_Machine_Project_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock        Clock                     Clock
Clock                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------
State_Machine_Project_Top|i_Clk     122.2 MHz     8.183         inferred     Autoconstr_clkgroup_0     168  
============================================================================================================

@W: MT529 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|Found inferred clock State_Machine_Project_Top|i_Clk which controls 168 sequential elements including Debounce_SW1.r_Count[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine r_SM_Main[6:0] (in view: work.State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:21:44 2024

###########################################################]
Map & Optimize Report

# Sat Jun 15 15:21:44 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_To_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_To_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|Found ROM .delname. (in view: work.Binary_To_7Segment(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW1.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW2.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW3.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW4.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW4.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\lfsr_22.v":10:0:10:5|User-specified initial value defined for instance Game_Inst.LFSR_Inst.r_LFSR[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_SM_Main[6:0] (in view: work.State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 254 /       164
   2		0h:00m:00s		    -3.03ns		 250 /       164
   3		0h:00m:00s		    -3.03ns		 250 /       164

   4		0h:00m:00s		    -3.03ns		 278 /       164
   5		0h:00m:00s		    -3.03ns		 278 /       164


   6		0h:00m:00s		    -3.03ns		 276 /       164
@A: BN291 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|Boundary register Debounce_SW3.r_State (in view: work.State_Machine_Project_Top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|Boundary register Debounce_SW2.r_State (in view: work.State_Machine_Project_Top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|Boundary register Debounce_SW1.r_State (in view: work.State_Machine_Project_Top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\tapiw\desktop\state_machine_project_top.v":13:8:13:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_216.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW4.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 151MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 151MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 164 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance               
-------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               164        Scoreboard.r_Hex_Encoding_i[0]
=======================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 151MB)

Writing Analyst data base C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\synwork\memorygame_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 151MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 151MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 151MB)

@W: MT420 |Found inferred clock State_Machine_Project_Top|i_Clk with period 10.95ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 15 15:21:46 2024
#


Top view:               State_Machine_Project_Top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
State_Machine_Project_Top|i_Clk     91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred     Autoconstr_clkgroup_0
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
State_Machine_Project_Top|i_Clk  State_Machine_Project_Top|i_Clk  |  10.953      -1.933  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: State_Machine_Project_Top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                     Arrival           
Instance                      Reference                           Type         Pin     Net                 Time        Slack 
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]          State_Machine_Project_Top|i_Clk     SB_DFFSR     Q       r_Index[0]          0.540       -1.933
Game_Inst.r_Index[1]          State_Machine_Project_Top|i_Clk     SB_DFFSR     Q       r_Index[1]          0.540       -1.884
Game_Inst.r_Pattern_0_[0]     State_Machine_Project_Top|i_Clk     SB_DFFE      Q       r_Pattern_0_[0]     0.540       -1.863
Game_Inst.r_Pattern_4_[0]     State_Machine_Project_Top|i_Clk     SB_DFFE      Q       r_Pattern_4_[0]     0.540       -1.842
Game_Inst.r_Pattern_1_[0]     State_Machine_Project_Top|i_Clk     SB_DFFE      Q       r_Pattern_1_[0]     0.540       -1.800
Game_Inst.r_Pattern_5_[0]     State_Machine_Project_Top|i_Clk     SB_DFFE      Q       r_Pattern_5_[0]     0.540       -1.779
Game_Inst.r_SM_Main[0]        State_Machine_Project_Top|i_Clk     SB_DFF       Q       r_SM_Main[0]        0.540       -0.428
Debounce_SW1.r_State_e_0      State_Machine_Project_Top|i_Clk     SB_DFFE      Q       w_Switch_1          0.540       -0.414
Game_Inst.r_Button_DV         State_Machine_Project_Top|i_Clk     SB_DFF       Q       r_Button_DV         0.540       -0.407
Debounce_SW2.r_State_e_0      State_Machine_Project_Top|i_Clk     SB_DFFE      Q       w_Switch_2          0.540       -0.407
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                      Required           
Instance                          Reference                           Type         Pin     Net                  Time         Slack 
                                  Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------
Game_Inst.r_Index[1]              State_Machine_Project_Top|i_Clk     SB_DFFSR     D       N_266_0              10.847       -1.933
Game_Inst.r_Index[2]              State_Machine_Project_Top|i_Clk     SB_DFFSR     D       N_268_0              10.847       -0.428
Game_Inst.r_SM_Main[1]            State_Machine_Project_Top|i_Clk     SB_DFF       D       N_322_0              10.847       -0.309
Game_Inst.r_Index[0]              State_Machine_Project_Top|i_Clk     SB_DFFSR     R       r_Index_0_sqmuxa     10.847       -0.274
Game_Inst.r_Index[1]              State_Machine_Project_Top|i_Clk     SB_DFFSR     R       r_Index_0_sqmuxa     10.847       -0.274
Game_Inst.r_Index[2]              State_Machine_Project_Top|i_Clk     SB_DFFSR     R       r_Index_0_sqmuxa     10.847       -0.274
Game_Inst.r_SM_Main[0]            State_Machine_Project_Top|i_Clk     SB_DFF       D       N_320_0              10.847       -0.274
Game_Inst.r_SM_Main[2]            State_Machine_Project_Top|i_Clk     SB_DFF       D       N_324_0              10.847       -0.274
Game_Inst.r_Index[0]              State_Machine_Project_Top|i_Clk     SB_DFFSR     D       N_264_0              10.847       -0.204
Game_Inst.Count_Inst.o_Toggle     State_Machine_Project_Top|i_Clk     SB_DFF       D       o_Toggle             10.847       1.363 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          Game_Inst.r_Index[0] / Q
    Ending point:                            Game_Inst.r_Index[1] / D
    The start point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C
    The end   point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]                   SB_DFFSR     Q        Out     0.540     0.540       -         
r_Index[0]                             Net          -        -       1.599     -           17        
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      I0       In      -         2.139       -         
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_r_Pattern_0__3_ns_1[0]             Net          -        -       1.371     -           1         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      I3       In      -         3.959       -         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      O        Out     0.316     4.274       -         
N_6                                    Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      I1       In      -         5.645       -         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      O        Out     0.400     6.045       -         
N_32                                   Net          -        -       1.371     -           12        
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      I3       In      -         7.416       -         
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      O        Out     0.316     7.732       -         
N_13                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      I2       In      -         9.103       -         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      O        Out     0.351     9.453       -         
N_302                                  Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO[1]               SB_LUT4      I0       In      -         10.824      -         
Game_Inst.r_Index_RNO[1]               SB_LUT4      O        Out     0.449     11.273      -         
N_266_0                                Net          -        -       1.507     -           1         
Game_Inst.r_Index[1]                   SB_DFFSR     D        In      -         12.780      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          Game_Inst.r_Index[0] / Q
    Ending point:                            Game_Inst.r_Index[1] / D
    The start point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C
    The end   point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]                   SB_DFFSR     Q        Out     0.540     0.540       -         
r_Index[0]                             Net          -        -       1.599     -           17        
Game_Inst.r_Pattern_5__RNIAL8P[0]      SB_LUT4      I0       In      -         2.139       -         
Game_Inst.r_Pattern_5__RNIAL8P[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_r_Pattern_0__6_ns_1[0]             Net          -        -       1.371     -           1         
Game_Inst.r_Pattern_6__RNI28LD1[0]     SB_LUT4      I3       In      -         3.959       -         
Game_Inst.r_Pattern_6__RNI28LD1[0]     SB_LUT4      O        Out     0.316     4.274       -         
N_12                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      I2       In      -         5.645       -         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      O        Out     0.379     6.024       -         
N_32                                   Net          -        -       1.371     -           12        
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      I3       In      -         7.395       -         
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      O        Out     0.316     7.711       -         
N_13                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      I2       In      -         9.082       -         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      O        Out     0.351     9.432       -         
N_302                                  Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO[1]               SB_LUT4      I0       In      -         10.803      -         
Game_Inst.r_Index_RNO[1]               SB_LUT4      O        Out     0.449     11.252      -         
N_266_0                                Net          -        -       1.507     -           1         
Game_Inst.r_Index[1]                   SB_DFFSR     D        In      -         12.759      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          Game_Inst.r_Index[1] / Q
    Ending point:                            Game_Inst.r_Index[1] / D
    The start point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C
    The end   point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[1]                   SB_DFFSR     Q        Out     0.540     0.540       -         
r_Index[1]                             Net          -        -       1.599     -           16        
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      I1       In      -         2.139       -         
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      O        Out     0.400     2.539       -         
un1_r_Pattern_0__3_ns_1[0]             Net          -        -       1.371     -           1         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      I3       In      -         3.910       -         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      O        Out     0.316     4.225       -         
N_6                                    Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      I1       In      -         5.596       -         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      O        Out     0.400     5.996       -         
N_32                                   Net          -        -       1.371     -           12        
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      I3       In      -         7.367       -         
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      O        Out     0.316     7.683       -         
N_13                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      I2       In      -         9.054       -         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      O        Out     0.351     9.404       -         
N_302                                  Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO[1]               SB_LUT4      I0       In      -         10.775      -         
Game_Inst.r_Index_RNO[1]               SB_LUT4      O        Out     0.449     11.224      -         
N_266_0                                Net          -        -       1.507     -           1         
Game_Inst.r_Index[1]                   SB_DFFSR     D        In      -         12.731      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          Game_Inst.r_Pattern_0_[0] / Q
    Ending point:                            Game_Inst.r_Index[1] / D
    The start point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C
    The end   point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
Game_Inst.r_Pattern_0_[0]              SB_DFFE      Q        Out     0.540     0.540       -         
r_Pattern_0_[0]                        Net          -        -       1.599     -           1         
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      I2       In      -         2.139       -         
Game_Inst.r_Pattern_1__RNI2LNN[0]      SB_LUT4      O        Out     0.379     2.518       -         
un1_r_Pattern_0__3_ns_1[0]             Net          -        -       1.371     -           1         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      I3       In      -         3.889       -         
Game_Inst.r_Pattern_2__RNII7JA1[0]     SB_LUT4      O        Out     0.316     4.204       -         
N_6                                    Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      I1       In      -         5.575       -         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      O        Out     0.400     5.975       -         
N_32                                   Net          -        -       1.371     -           12        
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      I3       In      -         7.346       -         
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      O        Out     0.316     7.662       -         
N_13                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      I2       In      -         9.033       -         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      O        Out     0.351     9.383       -         
N_302                                  Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO[1]               SB_LUT4      I0       In      -         10.754      -         
Game_Inst.r_Index_RNO[1]               SB_LUT4      O        Out     0.449     11.203      -         
N_266_0                                Net          -        -       1.507     -           1         
Game_Inst.r_Index[1]                   SB_DFFSR     D        In      -         12.710      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          Game_Inst.r_Index[1] / Q
    Ending point:                            Game_Inst.r_Index[1] / D
    The start point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C
    The end   point is clocked by            State_Machine_Project_Top|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[1]                   SB_DFFSR     Q        Out     0.540     0.540       -         
r_Index[1]                             Net          -        -       1.599     -           16        
Game_Inst.r_Pattern_5__RNIAL8P[0]      SB_LUT4      I1       In      -         2.139       -         
Game_Inst.r_Pattern_5__RNIAL8P[0]      SB_LUT4      O        Out     0.400     2.539       -         
un1_r_Pattern_0__6_ns_1[0]             Net          -        -       1.371     -           1         
Game_Inst.r_Pattern_6__RNI28LD1[0]     SB_LUT4      I3       In      -         3.910       -         
Game_Inst.r_Pattern_6__RNI28LD1[0]     SB_LUT4      O        Out     0.316     4.225       -         
N_12                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      I2       In      -         5.596       -         
Game_Inst.r_Index_RNIC4TT2[2]          SB_LUT4      O        Out     0.379     5.975       -         
N_32                                   Net          -        -       1.371     -           12        
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      I3       In      -         7.346       -         
Game_Inst.r_Index_RNO_4[1]             SB_LUT4      O        Out     0.316     7.662       -         
N_13                                   Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      I2       In      -         9.033       -         
Game_Inst.r_Index_RNO_0[1]             SB_LUT4      O        Out     0.351     9.383       -         
N_302                                  Net          -        -       1.371     -           1         
Game_Inst.r_Index_RNO[1]               SB_LUT4      I0       In      -         10.754      -         
Game_Inst.r_Index_RNO[1]               SB_LUT4      O        Out     0.449     11.203      -         
N_266_0                                Net          -        -       1.507     -           1         
Game_Inst.r_Index[1]                   SB_DFFSR     D        In      -         12.710      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 151MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 151MB)

---------------------------------------
Resource Usage Report for State_Machine_Project_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        86 uses
SB_DFF          46 uses
SB_DFFE         19 uses
SB_DFFSR        99 uses
SB_GB           5 uses
VCC             8 uses
SB_LUT4         273 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   164 (12%)
Total load per clock:
   State_Machine_Project_Top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 273 (21%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 151MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:21:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation memorygame_Implmnt its sbt path: C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "memorygame_syn.prj" -log "memorygame_Implmnt/memorygame.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of memorygame_Implmnt/memorygame.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\synpbase
#OS: Windows 8 6.2
#Hostname: FRANCIS360

# Sat Jun 15 15:28:41 2024

#Implementation: memorygame_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\tapiw\Desktop\State_Machine_Game.v" (library work)
@I::"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v" (library work)
@I::"C:\Users\tapiw\Desktop\Binary_To_7Segment.v" (library work)
@I::"C:\Users\tapiw\Desktop\Debounce_Filter.v" (library work)
@I::"C:\Users\tapiw\Desktop\Count_And_Toggle.v" (library work)
@I::"C:\Users\tapiw\Desktop\LFSR_22.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module State_Machine_Project_Top
@N: CG364 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":9:7:9:21|Synthesizing module Debounce_Filter in library work.

	DEBOUNCE_LIMIT=32'b00000000000000111101000010010000
   Generated name = Debounce_Filter_250000s

@A: CG412 :"C:\Users\tapiw\Desktop\Debounce_Filter.v":22:8:22:29|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\Users\tapiw\Desktop\Count_And_Toggle.v":5:7:5:22|Synthesizing module Count_And_Toggle in library work.

	COUNT_LIMIT=32'b00000000010111110101111000010000
   Generated name = Count_And_Toggle_6250000s

@N: CG364 :"C:\Users\tapiw\Desktop\LFSR_22.v":2:7:2:13|Synthesizing module LFSR_22 in library work.

@N: CG364 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":11:7:11:24|Synthesizing module State_Machine_Game in library work.

	CLKS_PER_SEC=32'b00000001011111010111100001000000
	GAME_LIMIT=32'b00000000000000000000000000000111
	START=3'b000
	PATTERN_OFF=3'b001
	PATTERN_SHOW=3'b010
	WAIT_PLAYER=3'b011
	INCR_SCORE=3'b100
	LOSER=3'b101
	WINNER=3'b110
   Generated name = State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6

@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_8_[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_9_[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":134:2:134:7|Pruning unused register r_Pattern_10_[1:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\tapiw\Desktop\Binary_To_7Segment.v":13:7:13:24|Synthesizing module Binary_To_7Segment in library work.

@N: CG364 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Synthesizing module State_Machine_Project_Top in library work.

@N: CL201 :"C:\Users\tapiw\Desktop\State_Machine_Game.v":42:2:42:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:28:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:28:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:28:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\synwork\memorygame_comp.srs changed - recompiling
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level
@N: NF107 :"C:\Users\tapiw\Desktop\State_Machine_Project_Top.v":12:7:12:31|Selected library: work cell: State_Machine_Project_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 15 15:28:42 2024

###########################################################]
Pre-mapping Report

# Sat Jun 15 15:28:42 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: C:\Users\tapiw\Downloads\Go_Board_Clock_Constraint.sdc
@L: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt 
Printing clock  summary report in "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist State_Machine_Project_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     168  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine r_SM_Main[6:0] (in view: work.State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:28:42 2024

###########################################################]
Map & Optimize Report

# Sat Jun 15 15:28:42 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_To_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_To_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\tapiw\desktop\binary_to_7segment.v":30:6:30:9|Found ROM .delname. (in view: work.Binary_To_7Segment(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW1.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW2.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW3.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW4.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\debounce_filter.v":18:2:18:7|User-specified initial value defined for instance Debounce_SW4.r_State is being ignored. 
@W: FX1039 :"c:\users\tapiw\desktop\lfsr_22.v":10:0:10:5|User-specified initial value defined for instance Game_Inst.LFSR_Inst.r_LFSR[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_SM_Main[6:0] (in view: work.State_Machine_Game_25000000s_7s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.53ns		 244 /       164
@N: FX1016 :"c:\users\tapiw\desktop\state_machine_project_top.v":13:8:13:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_213.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW4.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Debounce_SW1.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 164 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance               
-------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               164        Scoreboard.r_Hex_Encoding_i[0]
=======================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 141MB)

Writing Analyst data base C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\synwork\memorygame_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\memorygame.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 15 15:28:44 2024
#


Top view:               State_Machine_Project_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\tapiw\Downloads\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 23.517

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      60.7 MHz      40.000        16.483        23.517     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      23.517  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type        Pin     Net                 Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]          i_Clk         SB_DFF      Q       r_Index[0]          0.540       23.517
Game_Inst.r_Pattern_0_[1]     i_Clk         SB_DFFE     Q       r_Pattern_0_[1]     0.540       23.587
Game_Inst.r_Pattern_1_[1]     i_Clk         SB_DFFE     Q       r_Pattern_1_[1]     0.540       23.615
Game_Inst.r_Pattern_0_[0]     i_Clk         SB_DFFE     Q       r_Pattern_0_[0]     0.540       23.650
Game_Inst.r_Pattern_2_[1]     i_Clk         SB_DFFE     Q       r_Pattern_2_[1]     0.540       23.650
Game_Inst.r_Pattern_1_[0]     i_Clk         SB_DFFE     Q       r_Pattern_1_[0]     0.540       23.678
Game_Inst.r_Pattern_3_[1]     i_Clk         SB_DFFE     Q       r_Pattern_3_[1]     0.540       23.678
Game_Inst.r_Pattern_2_[0]     i_Clk         SB_DFFE     Q       r_Pattern_2_[0]     0.540       23.713
Game_Inst.r_Pattern_3_[0]     i_Clk         SB_DFFE     Q       r_Pattern_3_[0]     0.540       23.741
Game_Inst.r_Index[1]          i_Clk         SB_DFF      Q       r_Index[1]          0.540       25.267
======================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                       Required           
Instance                          Reference     Type       Pin     Net           Time         Slack 
                                  Clock                                                             
----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[2]              i_Clk         SB_DFF     D       r_Index_1     39.895       23.517
Game_Inst.r_Index[1]              i_Clk         SB_DFF     D       r_Index_0     39.895       25.274
Game_Inst.r_Index[0]              i_Clk         SB_DFF     D       r_Index       39.895       25.302
Game_Inst.r_SM_Main[0]            i_Clk         SB_DFF     D       N_320_0       39.895       27.031
Game_Inst.r_SM_Main[1]            i_Clk         SB_DFF     D       N_322_0       39.895       28.843
Game_Inst.r_SM_Main[2]            i_Clk         SB_DFF     D       N_324_0       39.895       28.843
Game_Inst.o_Score[3]              i_Clk         SB_DFF     D       o_Score_2     39.895       30.343
Game_Inst.Count_Inst.o_Toggle     i_Clk         SB_DFF     D       o_Toggle      39.895       30.411
Game_Inst.o_Score[0]              i_Clk         SB_DFF     D       o_Score       39.895       30.453
Game_Inst.o_Score[2]              i_Clk         SB_DFF     D       o_Score_1     39.895       30.453
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      16.378
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     23.517

    Number of logic level(s):                8
    Starting point:                          Game_Inst.r_Index[0] / Q
    Ending point:                            Game_Inst.r_Index[2] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]                  SB_DFF      Q        Out     0.540     0.540       -         
r_Index[0]                            Net         -        -       1.599     -           12        
Game_Inst.r_Pattern_1__RNID33I[1]     SB_LUT4     I0       In      -         2.139       -         
Game_Inst.r_Pattern_1__RNID33I[1]     SB_LUT4     O        Out     0.449     2.588       -         
r_Pattern_1__RNID33I[1]               Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNIDV7G1[1]         SB_LUT4     I2       In      -         3.959       -         
Game_Inst.r_Index_RNIDV7G1[1]         SB_LUT4     O        Out     0.379     4.338       -         
un1_r_Pattern_0__7_ns_1[1]            Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNIJBTT2[2]         SB_LUT4     I1       In      -         5.708       -         
Game_Inst.r_Index_RNIJBTT2[2]         SB_LUT4     O        Out     0.400     6.108       -         
N_31                                  Net         -        -       1.371     -           5         
Game_Inst.r_Button_ID_RNIBUVL6[0]     SB_LUT4     I2       In      -         7.479       -         
Game_Inst.r_Button_ID_RNIBUVL6[0]     SB_LUT4     O        Out     0.379     7.858       -         
un1_r_Pattern_0__1_i_0                Net         -        -       1.371     -           5         
Game_Inst.r_SM_Main_RNIVHER7[2]       SB_LUT4     I3       In      -         9.229       -         
Game_Inst.r_SM_Main_RNIVHER7[2]       SB_LUT4     O        Out     0.316     9.544       -         
N_269_0                               Net         -        -       1.371     -           1         
Game_Inst.r_SM_Main_RNI1KGC8[1]       SB_LUT4     I0       In      -         10.916      -         
Game_Inst.r_SM_Main_RNI1KGC8[1]       SB_LUT4     O        Out     0.386     11.301      -         
N_314                                 Net         -        -       1.371     -           3         
Game_Inst.r_Index_RNO_0[2]            SB_LUT4     I2       In      -         12.672      -         
Game_Inst.r_Index_RNO_0[2]            SB_LUT4     O        Out     0.379     13.051      -         
N_268_0                               Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNO[2]              SB_LUT4     I0       In      -         14.422      -         
Game_Inst.r_Index_RNO[2]              SB_LUT4     O        Out     0.449     14.871      -         
r_Index_1                             Net         -        -       1.507     -           1         
Game_Inst.r_Index[2]                  SB_DFF      D        In      -         16.378      -         
===================================================================================================
Total path delay (propagation time + setup) of 16.483 is 3.780(22.9%) logic and 12.703(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

---------------------------------------
Resource Usage Report for State_Machine_Project_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        89 uses
SB_DFF          52 uses
SB_DFFE         16 uses
SB_DFFSR        96 uses
SB_GB           5 uses
VCC             8 uses
SB_LUT4         240 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   164 (12%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 240 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 240 = 240 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 15 15:28:44 2024

###########################################################]


Synthesis exit by 0.
Current Implementation memorygame_Implmnt its sbt path: C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/sbt_backend/bin/win32/opt\edifparser.exe" "C:\sbt_backend\devices\ICE40P01.dev" "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.edf " "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/tapiw/Downloads/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.edf...
Parsing constraint file: C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf ...
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf 
parse file C:/Users/tapiw/Downloads/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.scf
sdc_reader OK C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/memorygame.scf
Stored edif netlist at C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top...

write Timing Constraint to C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: State_Machine_Project_Top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --outdir "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer" --device-file "C:\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc"
starting placerrunning placerExecuting : C:\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top --outdir C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer --device-file C:\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top
SDC file             - C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer
Timing library       - C:\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	240
    Number of DFFs      	:	164
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	42
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	282
    Number of DFFs      	:	164
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	83
        LUT, DFF and CARRY	:	81
    Combinational LogicCells
        Only LUT         	:	115
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	287/1280
    PLBs                        :	41/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	282
    Number of DFFs      	:	164
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	287/1280
    PLBs                        :	67/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 122.50 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/sbt_backend/bin/win32/opt\packer.exe" "C:\sbt_backend\devices\ICE40P01.dev" "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --package VQ100 --outdir "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc" --dst_sdc_file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 540
used logic cells: 287
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/sbt_backend/bin/win32/opt\packer.exe" "C:\sbt_backend\devices\ICE40P01.dev" "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --package VQ100 --outdir "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer" --translator "C:\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc" --dst_sdc_file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 540
used logic cells: 287
Translating sdc file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc...
Translated sdc file is C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\sbt_backend\devices\ICE40P01.dev" "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" "C:\sbt_backend\devices\ice40HX1K.lib" "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc" --outdir "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\sbt_backend\bin\win32\opt\sbrouter.exe C:\sbt_backend\devices\ICE40P01.dev C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top C:\sbt_backend\devices\ice40HX1K.lib C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc --outdir C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\router --sdf_file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design State_Machine_Project_Top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 401 
I1212: Iteration  1 :    32 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design State_Machine_Project_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.v" --vhdl "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/sbt/outputs/simulation_netlist\State_Machine_Project_Top_sbt.vhd" --lib "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --view rt --device "C:\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc" --out-sdc-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\netlister\State_Machine_Project_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.v
Writing C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt/sbt/outputs/simulation_netlist\State_Machine_Project_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --lib-file "C:\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\netlister\State_Machine_Project_Top_sbt.sdc" --sdf-file "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.sdf" --report-file "C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\timer\State_Machine_Project_Top_timing.rpt" --device-file "C:\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top --lib-file C:\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\netlister\State_Machine_Project_Top_sbt.sdc --sdf-file C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\simulation_netlist\State_Machine_Project_Top_sbt.sdf --report-file C:\Users\tapiw\Documents\memorygame\memorygame_Implmnt\sbt\outputs\timer\State_Machine_Project_Top_timing.rpt --device-file C:\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/sbt_backend/bin/win32/opt\bitmap.exe" "C:\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
