Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 02:25:45 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file ./report/solution_timing_routed.rpt
| Design       : solution
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 169 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 146 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.799        0.000                      0                29691        0.049        0.000                      0                29691        3.750        0.000                       0                 12454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.799        0.000                      0                29691        0.049        0.000                      0                29691        3.750        0.000                       0                 12454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 3.712ns (40.585%)  route 5.434ns (59.415%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.071     9.255    count_U/solution_count_ram_U/ram_reg_0_7_10_10/A0
    SLICE_X26Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.246     9.501 r  count_U/solution_count_ram_U/ram_reg_0_7_10_10/SP/O
                         net (fo=1, routed)           0.493     9.995    count_U/solution_count_ram_U/q00[10]
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.119 r  count_U/solution_count_ram_U/q0[10]_i_1__4/O
                         net (fo=1, routed)           0.000    10.119    count_U/solution_count_ram_U/p_0_in[10]
    SLICE_X27Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y32         FDRE                                         r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][15]
    SLICE_X66Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X66Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK



