Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun  3 11:29:19 2019
| Host         : MacBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Seven_Segment_BCD_control_sets_placed.rpt
| Design       : Seven_Segment_BCD
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            2 |
| No           | No                    | Yes                    |              18 |            4 |
| No           | Yes                   | No                     |              56 |            7 |
| Yes          | No                    | No                     |              66 |           14 |
| Yes          | No                    | Yes                    |              58 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ovf_i_1_n_0         |                  |                1 |              2 |
|  clk_IBUF_BUFG | eq_i_1_n_0          |                  |                1 |              2 |
|  clk_IBUF_BUFG | brw_i_1_n_0         |                  |                1 |              2 |
|  clk_IBUF_BUFG | bcd[3]_i_1_n_0      |                  |                1 |              8 |
|  clk_IBUF_BUFG |                     | rst_IBUF         |                4 |             18 |
|  clk_IBUF_BUFG | result[11]_i_1_n_0  |                  |                5 |             20 |
|  clk_IBUF_BUFG |                     |                  |                2 |             22 |
|  clk_IBUF_BUFG | display[15]_i_1_n_0 |                  |                5 |             32 |
|  clk_IBUF_BUFG |                     | toggle           |                7 |             56 |
|  clk_IBUF_BUFG | clkCnt              | rst_IBUF         |                8 |             58 |
+----------------+---------------------+------------------+------------------+----------------+


