// Seed: 1789084757
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply0 id_4,
    output wand id_5,
    input wire id_6,
    output tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    output uwire id_11,
    input tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    output supply1 id_16,
    input supply0 id_17,
    input uwire id_18,
    input wire id_19,
    output wor id_20,
    input uwire id_21,
    output supply1 id_22,
    output wand id_23,
    output wor id_24,
    input supply0 id_25,
    input uwire id_26,
    input supply0 id_27,
    input tri id_28,
    output supply1 id_29,
    output tri id_30
);
  id_32(
      .id_0(1 < id_21), .id_1(id_3)
  );
  always begin : LABEL_0
    assign id_24.id_26 = ~id_26;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input supply0 id_3
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2
  );
endmodule
