Analysis & Synthesis report for project_2_wiith_RAM
Mon May 18 14:45:45 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated
 15. Parameter Settings for User Entity Instance: ram:memory|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_164
 17. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_165
 18. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_166
 19. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_167
 20. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_168
 21. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_169
 22. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_170
 23. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_IR
 24. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_A
 25. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_Addr
 26. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_Dout
 27. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_w
 28. Parameter Settings for User Entity Instance: processor_2:comb_12|counter_N_bits:comb_171
 29. Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_G
 30. Parameter Settings for User Entity Instance: regn:comb_13
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "processor_2:comb_12|counter_N_bits:comb_171"
 33. Port Connectivity Checks: "processor_2:comb_12|regn:reg_w"
 34. Port Connectivity Checks: "processor_2:comb_12|regn:reg_Dout"
 35. Port Connectivity Checks: "processor_2:comb_12|regn:reg_Addr"
 36. Port Connectivity Checks: "processor_2:comb_12|regn:reg_A"
 37. Port Connectivity Checks: "processor_2:comb_12|regn:comb_170"
 38. Port Connectivity Checks: "processor_2:comb_12|regn:comb_169"
 39. Port Connectivity Checks: "processor_2:comb_12|regn:comb_168"
 40. Port Connectivity Checks: "processor_2:comb_12|regn:comb_167"
 41. Port Connectivity Checks: "processor_2:comb_12|regn:comb_166"
 42. Port Connectivity Checks: "processor_2:comb_12|regn:comb_165"
 43. Port Connectivity Checks: "processor_2:comb_12|regn:comb_164"
 44. Port Connectivity Checks: "processor_2:comb_12|dec3to8:comb_7"
 45. Port Connectivity Checks: "processor_2:comb_12|dec3to8:comb_6"
 46. Port Connectivity Checks: "processor_2:comb_12"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 18 14:45:45 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; project_2_wiith_RAM                         ;
; Top-level Entity Name           ; project_2_wiith_RAM                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 66                                          ;
; Total pins                      ; 12                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CSEMA6F31C6        ;                     ;
; Top-level entity name                                                           ; project_2_wiith_RAM ; project_2_wiith_RAM ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Optimization Technique                                                          ; Balanced            ; Balanced            ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; project_2_wiith_RAM.v            ; yes             ; User Verilog HDL File                  ; C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v  ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_fko1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/db/altsyncram_fko1.tdf ;         ;
; inst_mem.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/inst_mem.mif           ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 43             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 57             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 10             ;
;     -- 5 input functions                    ; 16             ;
;     -- 4 input functions                    ; 4              ;
;     -- <=3 input functions                  ; 27             ;
;                                             ;                ;
; Dedicated logic registers                   ; 66             ;
;                                             ;                ;
; I/O pins                                    ; 12             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1152           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 75             ;
; Total fan-out                               ; 579            ;
; Average fan-out                             ; 3.71           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; |project_2_wiith_RAM                      ; 57 (2)              ; 66 (0)                    ; 1152              ; 0          ; 12   ; 0            ; |project_2_wiith_RAM                                                                           ; project_2_wiith_RAM ; work         ;
;    |processor_2:comb_12|                  ; 55 (41)             ; 57 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12                                                       ; processor_2         ; work         ;
;       |counter_N_bits:comb_171|           ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|counter_N_bits:comb_171                               ; counter_N_bits      ; work         ;
;       |dec3to8:comb_6|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|dec3to8:comb_6                                        ; dec3to8             ; work         ;
;       |regn:reg_Addr|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_Addr                                         ; regn                ; work         ;
;       |regn:reg_A|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_A                                            ; regn                ; work         ;
;       |regn:reg_Dout|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_Dout                                         ; regn                ; work         ;
;       |regn:reg_G|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_G                                            ; regn                ; work         ;
;       |regn:reg_IR|                       ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_IR                                           ; regn                ; work         ;
;       |regn:reg_w|                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|processor_2:comb_12|regn:reg_w                                            ; regn                ; work         ;
;    |ram:memory|                           ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|ram:memory                                                                ; ram                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|ram:memory|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;          |altsyncram_fko1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|ram:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated ; altsyncram_fko1     ; work         ;
;    |regn:comb_13|                         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project_2_wiith_RAM|regn:comb_13                                                              ; regn                ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; ram:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 9            ; --           ; --           ; 1152 ; inst_mem.mif ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |project_2_wiith_RAM|ram:memory ; ram.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; processor_2:comb_12|BusWires[9]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[2]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[1]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[8]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[7]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[6]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[5]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[4]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; processor_2:comb_12|BusWires[3]                    ; processor_2:comb_12|Mux14 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; processor_2:comb_12|Tstep_Q[0]         ; 24      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |project_2_wiith_RAM|processor_2:comb_12|counter_N_bits:comb_171|Q[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ram:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 9                    ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; inst_mem.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_fko1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_164 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_165 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_166 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_167 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_168 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_169 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:comb_170 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_IR ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_A ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_Addr ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_Dout ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_w ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|counter_N_bits:comb_171 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_2:comb_12|regn:reg_G ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:comb_13 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 9     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ram:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 9                                          ;
;     -- NUMWORDS_A                         ; 128                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|counter_N_bits:comb_171"                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:reg_w"                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; D      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "D[8..1]" will be connected to GND. ;
; Enable ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; Q      ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[8..1]" have no fanouts                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:reg_Dout"                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:reg_Addr"                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:reg_A"                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_170"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_169"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_168"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_167"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_166"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_165"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|regn:comb_164"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|dec3to8:comb_7"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; En      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Y[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12|dec3to8:comb_6" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_2:comb_12"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 66                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 54                          ;
;     ENA CLR SCLR SLD  ; 9                           ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 57                          ;
;     arith             ; 19                          ;
;         1 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 9                           ;
;     normal            ; 38                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 12                          ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 18 14:45:34 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_2_wiith_RAM -c project_2_wiith_RAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file mem.v is missing
Info (12021): Found 5 design units, including 5 entities, in source file project_2_wiith_ram.v
    Info (12023): Found entity 1: project_2_wiith_RAM File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 1
    Info (12023): Found entity 2: processor_2 File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 32
    Info (12023): Found entity 3: regn File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 257
    Info (12023): Found entity 4: dec3to8 File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 276
    Info (12023): Found entity 5: counter_N_bits File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 304
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(25): created implicit net for "Done" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(236): created implicit net for "sel" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 236
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(49): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 49
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(50): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 50
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(208): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 208
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(209): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 209
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(210): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 210
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(211): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 211
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(212): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 212
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(213): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 213
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(214): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 214
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(221): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 221
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(25): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at project_2_wiith_RAM.v(27): instance has no name File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 27
Info (12127): Elaborating entity "project_2_wiith_RAM" for the top level hierarchy
Info (12128): Elaborating entity "ram" for hierarchy "ram:memory" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:memory|altsyncram:altsyncram_component" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:memory|altsyncram:altsyncram_component" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fko1.tdf
    Info (12023): Found entity 1: altsyncram_fko1 File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/db/altsyncram_fko1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fko1" for hierarchy "ram:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "processor_2" for hierarchy "processor_2:comb_12" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 25
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(57): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 57
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(58): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 58
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(61): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 61
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(65): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 65
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(66): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 66
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(70): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 70
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(71): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 71
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(73): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 73
Warning (10235): Verilog HDL Always Construct warning at project_2_wiith_RAM.v(133): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 133
Warning (10270): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(98): incomplete case statement has no default case item File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 98
Warning (10270): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(145): incomplete case statement has no default case item File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 145
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(176): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 176
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(204): truncated value with size 3 to match size of target (2) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 204
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(225): truncated value with size 10 to match size of target (9) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 225
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(227): truncated value with size 10 to match size of target (9) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 227
Warning (10230): Verilog HDL assignment warning at project_2_wiith_RAM.v(236): truncated value with size 10 to match size of target (1) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 236
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(240): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 240
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(241): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 241
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(242): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 242
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(243): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 243
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(244): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 244
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(245): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 245
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(246): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 246
Warning (10235): Verilog HDL Always Construct warning at project_2_wiith_RAM.v(247): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 247
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(248): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 248
Warning (10199): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(249): case item expression never matches the case expression File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 249
Warning (10270): Verilog HDL Case Statement warning at project_2_wiith_RAM.v(239): incomplete case statement has no default case item File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at project_2_wiith_RAM.v(238): inferring latch(es) for variable "BusWires", which holds its previous value in one or more paths through the always construct File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[9]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[8]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[7]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[6]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[5]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[4]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[3]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[2]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[1]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (10041): Inferred latch for "BusWires[0]" at project_2_wiith_RAM.v(238) File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 238
Info (12128): Elaborating entity "dec3to8" for hierarchy "processor_2:comb_12|dec3to8:comb_6" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 49
Info (12128): Elaborating entity "regn" for hierarchy "processor_2:comb_12|regn:comb_164" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 208
Info (12128): Elaborating entity "counter_N_bits" for hierarchy "processor_2:comb_12|counter_N_bits:comb_171" File: C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v Line: 221
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 124 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 103 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Mon May 18 14:45:45 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


