library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sentido_mem is
port ( clk_up, clk_down:     in std_logic;
          clear:               in std_logic;
          sentido:       					  out std_logic_vector(1 downto 0);
           reset:              in std_logic);
end sentido_mem;

--architecture of entity
architecture Behavioral of sentido_mem is
--signal declaration.
signal sent: std_logic_vector :='00';
	begin
	sentido <= sent;

	process(clk_up,reset)
		begin
		if(reset = '1') then
		 sent <= '00';
		elsif(rising_edge(clk_up) and sent < '11') then
		 sent <= sent + 1;
		else
		 sent <= '00';
		end if;
	end process;

	process(clk_down,reset)
		begin
		if(reset = '1') then
		 sent <= '00';
		elsif(rising_edge(clk_down) and sent > '00') then
		 sent <= sent - 1;
		else
		 sent <= '11';
		end if;
	end process;
	
end Behavioral;